I 000049 55 12583         1620296565846 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620296565846 2021.05.06 13:22:45)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296565811)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{0~to~1}~1310 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{0~to~1}~1310 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{0~to~3}~13 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{0~to~1}~1312 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{0~to~3}~1314 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{0~to~2}~13 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{0~to~3}~1316 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~1}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~1}~1312 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1320 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1320 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1320 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1322 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1322 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1324 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1324 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000049 55 1565          1620296565894 arh_comp
(_unit VHDL (circuit_comparare 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620296565893 2021.05.06 13:22:45)
  (_source (\./src/afisor_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296565856)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal IN1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_out ))))
    (_port (_internal Y1 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 3 3 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
  )
  (_model . arh_comp 1 -1
  )
)
V 000053 55 1113          1620296566103 arh_bistabil
(_unit VHDL (bistabil_t 0 36 (arh_bistabil 0 41 ))
  (_version v33)
  (_time 1620296566103 2021.05.06 13:22:46)
  (_source (\./src/afisor_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296566063)
    (_use )
  )
  (_object
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in )(_event))))
    (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ((i 2))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((Qn)(S)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_bistabil 2 -1
  )
)
V 000048 55 1418          1620296566264 arh_mux
(_unit VHDL (mux_2_1_afisor 0 56 (arh_mux 0 62 ))
  (_version v33)
  (_time 1620296566264 2021.05.06 13:22:46)
  (_source (\./src/afisor_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296566219)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{3~downto~0}~128 0 57 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{3~downto~0}~128 0 57 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 59 (_entity (_out ))))
    (_process
      (line__64(_architecture 0 0 64 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux 1 -1
  )
)
V 000052 55 967           1620296566380 arh_DCD_2_1
(_unit VHDL (dcd_2_1 0 75 (arh_dcd_2_1 0 80 ))
  (_version v33)
  (_time 1620296566379 2021.05.06 13:22:46)
  (_source (\./src/afisor_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296566333)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
    (_process
      (line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_DCD_2_1 1 -1
  )
)
V 000062 55 2469          1620296566490 arh_DCD_BCD_7segmente
(_unit VHDL (dcd_bcd_7segmente 0 97 (arh_dcd_bcd_7segmente 0 102 ))
  (_version v33)
  (_time 1620296566490 2021.05.06 13:22:46)
  (_source (\./src/afisor_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296566437)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A_in ~std_logic_vector{3~downto~0}~1212 0 98 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal led ~std_logic_vector{6~downto~0}~12 0 99 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal MEMORIE 0 103 (_array ~std_logic_vector{6~downto~0}~13 ((_to (i 0)(i 11))))))
    (_signal (_internal mem MEMORIE 0 104 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
  )
  (_model . arh_DCD_BCD_7segmente 1 -1
  )
)
V 000058 55 1581          1620296566661 arh_div_frecventa
(_unit VHDL (div_frecventa 0 129 (arh_div_frecventa 0 134 ))
  (_version v33)
  (_time 1620296566661 2021.05.06 13:22:46)
  (_source (\./src/afisor_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296566591)
    (_use )
  )
  (_object
    (_port (_internal Clock_in ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in )(_event))))
    (_port (_internal Clock_out ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{16~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal count ~std_logic_vector{16~downto~0}~13 0 138 (_process 0 ((_others(i 2))))))
    (_process
      (line__137(_architecture 0 0 137 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((Clock_out)(T)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_div_frecventa 2 -1
  )
)
V 000051 55 5956          1620296566805 arh_afisor
(_unit VHDL (afisor 0 153 (arh_afisor 0 160 ))
  (_version v33)
  (_time 1620296566804 2021.05.06 13:22:46)
  (_source (\./src/afisor_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296566776)
    (_use )
  )
  (_component
    (Circuit_comparare
      (_object
        (_port (_internal IN1 ~std_logic_vector{3~downto~0}~13 0 162 (_entity (_in ))))
        (_port (_internal Y0 ~std_logic_vector{3~downto~0}~1322 0 163 (_entity (_out ))))
        (_port (_internal Y1 ~std_logic_vector{3~downto~0}~1322 0 163 (_entity (_out ))))
      )
    )
    (div_frecventa
      (_object
        (_port (_internal Clock_in ~extieee.std_logic_1164.std_logic 0 183 (_entity (_in ))))
        (_port (_internal Clock_out ~extieee.std_logic_1164.std_logic 0 184 (_entity (_out ))))
      )
    )
    (Bistabil_T
      (_object
        (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 167 (_entity (_out ))))
      )
    )
    (MUX_2_1_afisor
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1326 0 170 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1326 0 170 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 172 (_entity (_out ))))
      )
    )
    (DCD_2_1
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ))))
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
      )
    )
    (DCD_BCD_7segmente
      (_object
        (_port (_internal A_in ~std_logic_vector{3~downto~0}~1330 0 179 (_entity (_in ))))
        (_port (_internal led ~std_logic_vector{6~downto~0}~1332 0 180 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 190 (_component Circuit_comparare )
    (_port
      ((IN1)(digit))
      ((Y0)(cifra_zeci))
      ((Y1)(cifra_unitati))
    )
    (_use (_entity . circuit_comparare)
    )
  )
  (_instantiation c2 0 191 (_component div_frecventa )
    (_port
      ((Clock_in)(Clock))
      ((Clock_out)(c_div))
    )
    (_use (_entity . div_frecventa)
    )
  )
  (_instantiation c3 0 192 (_component Bistabil_T )
    (_port
      ((Clk)(c_div))
      ((Qn)(T))
    )
    (_use (_entity . bistabil_t)
    )
  )
  (_instantiation c4 0 193 (_component MUX_2_1_afisor )
    (_port
      ((I0)(cifra_zeci))
      ((I1)(cifra_unitati))
      ((S)(T))
      ((Y)(cifra))
    )
    (_use (_entity . mux_2_1_afisor)
    )
  )
  (_instantiation c5 0 194 (_component DCD_2_1 )
    (_port
      ((A)(T))
      ((I0)(anod(0)))
      ((I1)(anod(1)))
    )
    (_use (_entity . dcd_2_1)
    )
  )
  (_instantiation c6 0 195 (_component DCD_BCD_7segmente )
    (_port
      ((A_in)(cifra))
      ((led)(catod))
    )
    (_use (_entity . dcd_bcd_7segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal digit ~std_logic_vector{3~downto~0}~1214 0 154 (_entity (_in ))))
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~1216 0 156 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~1218 0 157 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal cifra_zeci ~std_logic_vector{3~downto~0}~1334 0 186 (_architecture (_uni ))))
    (_signal (_internal cifra_unitati ~std_logic_vector{3~downto~0}~1334 0 186 (_architecture (_uni ))))
    (_signal (_internal cifra ~std_logic_vector{3~downto~0}~1334 0 186 (_architecture (_uni ))))
    (_signal (_internal c_div ~extieee.std_logic_1164.std_logic 0 187 (_architecture (_uni ))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 188 (_architecture (_uni ))))
    (_process
      (line__196(_architecture 0 0 196 (_assignment (_simple)(_target(2(2))))))
      (line__197(_architecture 1 0 197 (_assignment (_simple)(_target(2(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_afisor 2 -1
  )
)
I 000049 55 1890          1620296566927 ARH_COMP
(_unit VHDL (numarator_memorie 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620296566927 2021.05.06 13:22:46)
  (_source (\./src/numarator_parcurgere_memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296566868)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal D ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal Q ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_variable (_internal n ~std_logic_vector{0~to~3}~13 0 12 (_process 0 )))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5))(_sensitivity(2)(1)(0)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1592          1620296567103 ARH_COMP
(_unit VHDL (numarator_5_sec 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620296567102 2021.05.06 13:22:47)
  (_source (\./src/numarator_5_secunde.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296567056)
    (_use )
  )
  (_object
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal Q ~std_logic_vector{0~to~2}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_variable (_internal n ~std_logic_vector{0~to~2}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000057 55 981           1620296567238 arh_bistabil_D_1
(_unit VHDL (bistabil_d_1 0 4 (arh_bistabil_d_1 0 9 ))
  (_version v33)
  (_time 1620296567237 2021.05.06 13:22:47)
  (_source (\./src/buton.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296567207)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_bistabil_D_1 1 -1
  )
)
I 000050 55 1038          1620296567444 arh_AND_3
(_unit VHDL (and_3 0 22 (arh_and_3 0 27 ))
  (_version v33)
  (_time 1620296567443 2021.05.06 13:22:47)
  (_source (\./src/buton.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296567320)
    (_use )
  )
  (_object
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_AND_3 1 -1
  )
)
I 000049 55 2787          1620296567860 ARH_COMP
(_unit VHDL (memorie_ram 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620296567860 2021.05.06 13:22:47)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296567728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal A_RAM ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal I_RAM ~std_logic_vector{0~to~1}~12 0 6 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{0~to~1}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal D_RAM ~std_logic_vector{0~to~1}~122 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal MEMORIE 0 11 (_array ~std_logic_vector{0~to~1}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal M MEMORIE 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(2)(4)(0)(3))(_read(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1692          1620296568172 ARH_COMP
(_unit VHDL (numarator_etaje 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620296568172 2021.05.06 13:22:48)
  (_source (\./src/numarator_reversibil_etaje.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296568022)
    (_use )
  )
  (_object
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal Q ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_variable (_internal n ~std_logic_vector{0~to~3}~13 0 13 (_process 0 (_string \"0000"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000056 55 13190         1620296568464 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620296568464 2021.05.06 13:22:48)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296568335)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{0~to~3}~1314 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{0~to~3}~1314 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{0~to~3}~1314 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{0~to~3}~1314 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{0~to~1}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{0~to~3}~1316 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{0~to~3}~1318 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{0~to~1}~1320 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{0~to~1}~1322 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~3}~1324 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~2}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{0~to~3}~1328 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{0~to~3}~1328 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{0~to~3}~1330 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~3}~1332 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~13 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1334 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 70 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
  )
  (_instantiation C2 0 73 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK_div))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 74 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(RESET))
      ((MODE)(S_sgn))
      ((CLK)(CLK_div))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 76 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 77 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
  )
  (_instantiation C6 0 79 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK_div))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 80 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK_div))
      ((anod)(AN))
      ((catod)(CAT))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 81 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div))
    )
  )
  (_instantiation C9 0 82 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK_div))
      ((Qn)(S_sgn))
    )
  )
  (_instantiation C10 0 83 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal Date_in ~std_logic_vector{0~to~1}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{0~to~1}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal SW ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CAT ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal Date_out ~std_logic_vector{0~to~1}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal Etaj_curent ~std_logic_vector{0~to~3}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal T5 ~std_logic_vector{0~to~2}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal E0 ~std_logic_vector{0~to~3}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1318 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~1}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~1}~1322 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1328 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1330 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1336 0 61 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{0~to~3}~1336 0 61 (_architecture (_uni ))))
    (_signal (_internal CLK_div ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{0~to~3}~1336 0 63 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{0~to~3}~1336 0 64 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{0~to~3}~1336 0 65 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(19))(_sensitivity(26)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(21))(_sensitivity(25)))))
      (line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(18))(_sensitivity(28)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(17))(_sensitivity(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
I 000055 55 977           1620296569196 arh_bistabil_d
(_unit VHDL (bistabil_d 0 4 (arh_bistabil_d 0 9 ))
  (_version v33)
  (_time 1620296569195 2021.05.06 13:22:49)
  (_source (\./src/bistabil_dmux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296569067)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_bistabil_d 1 -1
  )
)
I 000052 55 1048          1620296569482 arh_mux_2_1
(_unit VHDL (mux_2_1 0 22 (arh_mux_2_1 0 27 ))
  (_version v33)
  (_time 1620296569482 2021.05.06 13:22:49)
  (_source (\./src/bistabil_dmux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296569346)
    (_use )
  )
  (_object
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_mux_2_1 1 -1
  )
)
I 000062 55 1583          1620296569795 arh_divizor_frecventa
(_unit VHDL (divizor_frecventa 0 5 (arh_divizor_frecventa 0 10 ))
  (_version v33)
  (_time 1620296569795 2021.05.06 13:22:49)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296569641)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal count ~std_logic_vector{26~downto~0}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((Q)(T)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_divizor_frecventa 2 -1
  )
)
I 000049 55 1806          1620296570159 ARH_COMP
(_unit VHDL (mux_4_1 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620296570158 2021.05.06 13:22:50)
  (_source (\./src/mux_4_1_calea_4_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296570044)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal Y ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(4))(_read(3)(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1209          1620296570443 ARH_COMP
(_unit VHDL (comparator_4_biti 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620296570443 2021.05.06 13:22:50)
  (_source (\./src/comparator_4_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296570311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal N1 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal N2 ~std_logic_vector{0~to~3}~122 0 6 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000057 55 981           1620296570758 arh_bistabil_D_1
(_unit VHDL (bistabil_d_1 0 4 (arh_bistabil_d_1 0 9 ))
  (_version v33)
  (_time 1620296570757 2021.05.06 13:22:50)
  (_source (\./src/buton.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296567207)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_bistabil_D_1 1 -1
  )
)
I 000050 55 1038          1620296570995 arh_AND_3
(_unit VHDL (and_3 0 22 (arh_and_3 0 27 ))
  (_version v33)
  (_time 1620296570994 2021.05.06 13:22:50)
  (_source (\./src/buton.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296567320)
    (_use )
  )
  (_object
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_AND_3 1 -1
  )
)
I 000056 55 13542         1620296571884 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620296571884 2021.05.06 13:22:51)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296568335)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{0~to~3}~1314 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{0~to~3}~1314 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{0~to~3}~1314 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{0~to~3}~1314 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{0~to~1}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{0~to~3}~1316 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{0~to~3}~1318 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{0~to~1}~1320 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{0~to~1}~1322 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~3}~1324 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~2}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{0~to~3}~1328 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{0~to~3}~1328 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{0~to~3}~1330 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~3}~1332 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~13 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1334 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 70 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
    (_use (_entity . mux_4_1)
      (_port
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((S)(S))
        ((Y)(Y))
      )
    )
  )
  (_instantiation C2 0 73 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK_div))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 74 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(RESET))
      ((MODE)(S_sgn))
      ((CLK)(CLK_div))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 76 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 77 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
    (_use (_entity . comparator_4_biti)
    )
  )
  (_instantiation C6 0 79 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK_div))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 80 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK_div))
      ((anod)(AN))
      ((catod)(CAT))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 81 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation C9 0 82 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK_div))
      ((Qn)(S_sgn))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C10 0 83 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
    (_use (_entity . mux_2_1)
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal Date_in ~std_logic_vector{0~to~1}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{0~to~1}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal SW ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CAT ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal Date_out ~std_logic_vector{0~to~1}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal Etaj_curent ~std_logic_vector{0~to~3}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal T5 ~std_logic_vector{0~to~2}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal E0 ~std_logic_vector{0~to~3}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1318 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~1}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~1}~1322 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1328 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1330 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1336 0 61 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{0~to~3}~1336 0 61 (_architecture (_uni ))))
    (_signal (_internal CLK_div ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{0~to~3}~1336 0 63 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{0~to~3}~1336 0 64 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{0~to~3}~1336 0 65 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(19))(_sensitivity(26)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(21))(_sensitivity(25)))))
      (line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(18))(_sensitivity(28)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(17))(_sensitivity(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
I 000049 55 12724         1620296572152 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620296572151 2021.05.06 13:22:52)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296565811)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{0~to~1}~1310 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{0~to~1}~1310 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{0~to~3}~13 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{0~to~1}~1312 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{0~to~3}~1314 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{0~to~2}~13 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{0~to~3}~1316 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~1}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~1}~1312 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1320 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1320 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1320 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1322 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1322 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1324 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1324 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 981           1620296572304 arh_bistabil_D_1
(_unit VHDL (bistabil_d_1 0 4 (arh_bistabil_d_1 0 9 ))
  (_version v33)
  (_time 1620296572304 2021.05.06 13:22:52)
  (_source (\./src/buton.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296567207)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_bistabil_D_1 1 -1
  )
)
I 000050 55 1038          1620296572568 arh_AND_3
(_unit VHDL (and_3 0 22 (arh_and_3 0 27 ))
  (_version v33)
  (_time 1620296572568 2021.05.06 13:22:52)
  (_source (\./src/buton.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296567320)
    (_use )
  )
  (_object
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_AND_3 1 -1
  )
)
I 000056 55 13542         1620296573063 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620296573062 2021.05.06 13:22:53)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296568335)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{0~to~3}~1314 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{0~to~3}~1314 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{0~to~3}~1314 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{0~to~3}~1314 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{0~to~1}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{0~to~3}~1316 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{0~to~3}~1318 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{0~to~1}~1320 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{0~to~1}~1322 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~3}~1324 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~2}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{0~to~3}~1328 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{0~to~3}~1328 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{0~to~3}~1330 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~3}~1332 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~13 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1334 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 70 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
    (_use (_entity . mux_4_1)
      (_port
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((S)(S))
        ((Y)(Y))
      )
    )
  )
  (_instantiation C2 0 73 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK_div))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 74 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(RESET))
      ((MODE)(S_sgn))
      ((CLK)(CLK_div))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 76 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 77 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
    (_use (_entity . comparator_4_biti)
    )
  )
  (_instantiation C6 0 79 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK_div))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 80 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK_div))
      ((anod)(AN))
      ((catod)(CAT))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 81 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation C9 0 82 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK_div))
      ((Qn)(S_sgn))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C10 0 83 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
    (_use (_entity . mux_2_1)
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~1}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal Date_in ~std_logic_vector{0~to~1}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{0~to~1}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal SW ~std_logic_vector{0~to~3}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CAT ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal Date_out ~std_logic_vector{0~to~1}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal Etaj_curent ~std_logic_vector{0~to~3}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~2}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_port (_internal T5 ~std_logic_vector{0~to~2}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal E0 ~std_logic_vector{0~to~3}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1318 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~1}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~1}~1322 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1328 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1330 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1336 0 61 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{0~to~3}~1336 0 61 (_architecture (_uni ))))
    (_signal (_internal CLK_div ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{0~to~3}~1336 0 63 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{0~to~3}~1336 0 64 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{0~to~3}~1336 0 65 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(19))(_sensitivity(26)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(21))(_sensitivity(25)))))
      (line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(18))(_sensitivity(28)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(17))(_sensitivity(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
I 000049 55 12724         1620296573179 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620296573178 2021.05.06 13:22:53)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296565811)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{0~to~1}~1310 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{0~to~1}~1310 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{0~to~3}~13 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{0~to~1}~1312 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{0~to~3}~1314 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{0~to~2}~13 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{0~to~3}~1316 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~1}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~1}~1312 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1320 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1320 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1320 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1322 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1322 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1324 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1324 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 981           1620296581858 arh_bistabil_D_1
(_unit VHDL (bistabil_d_1 0 4 (arh_bistabil_d_1 0 9 ))
  (_version v33)
  (_time 1620296581858 2021.05.06 13:23:01)
  (_source (\./src/buton.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296567207)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_bistabil_D_1 1 -1
  )
)
I 000050 55 1038          1620296582209 arh_AND_3
(_unit VHDL (and_3 0 22 (arh_and_3 0 27 ))
  (_version v33)
  (_time 1620296582209 2021.05.06 13:23:02)
  (_source (\./src/buton.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296567320)
    (_use )
  )
  (_object
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_AND_3 1 -1
  )
)
V 000057 55 981           1620296591296 arh_bistabil_D_1
(_unit VHDL (bistabil_d_1 0 4 (arh_bistabil_d_1 0 9 ))
  (_version v33)
  (_time 1620296591296 2021.05.06 13:23:11)
  (_source (\./src/buton.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296567207)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_bistabil_D_1 1 -1
  )
)
V 000050 55 1038          1620296591673 arh_AND_3
(_unit VHDL (and_3 0 22 (arh_and_3 0 27 ))
  (_version v33)
  (_time 1620296591672 2021.05.06 13:23:11)
  (_source (\./src/buton.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296567320)
    (_use )
  )
  (_object
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_AND_3 1 -1
  )
)
V 000056 55 2545          1620296592080 arh_verif_Buton
(_unit VHDL (verif_buton 0 35 (arh_verif_buton 0 40 ))
  (_version v33)
  (_time 1620296592079 2021.05.06 13:23:12)
  (_source (\./src/buton.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296567590)
    (_use )
  )
  (_component
    (Bistabil_D_1
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (AND_3
      (_object
        (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 51 (_component Bistabil_D_1 )
    (_port
      ((D)(BTN))
      ((Clock)(CLK))
      ((Q)(Q1))
    )
    (_use (_entity . bistabil_d_1)
    )
  )
  (_instantiation c2 0 52 (_component Bistabil_D_1 )
    (_port
      ((D)(Q1))
      ((Clock)(CLK))
      ((Q)(Q2))
    )
    (_use (_entity . bistabil_d_1)
    )
  )
  (_instantiation c3 0 53 (_component Bistabil_D_1 )
    (_port
      ((D)(Q2))
      ((Clock)(CLK))
      ((Q)(Q3))
    )
    (_use (_entity . bistabil_d_1)
    )
  )
  (_instantiation c4 0 54 (_component AND_3 )
    (_port
      ((X1)(Q1))
      ((X2)(Q2))
      ((X3)(Q3))
      ((Y)(BTN_DB))
    )
    (_use (_entity . and_3)
    )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000047 55 4892          1620296610038 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620296610038 2021.05.06 13:23:30)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296568908)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 (_to (i 0)(i 26)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(26))(_sensitivity(0))(_read(27)))))
      (TRANZITII(_architecture 1 0 24 (_process (_simple)(_target(27))(_sensitivity(26)(9)(10)(11)(6)(8)(4)(2)(1)(3)(5)(7)))))
      (IESIRI(_architecture 2 0 145 (_process (_simple)(_target(14)(20)(21)(22)(23)(15)(16)(17)(13)(18)(19)(12)(24)(25))(_sensitivity(26))(_read(6)(8)(2)(1)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000049 55 1926          1620297888317 ARH_COMP
(_unit VHDL (numarator_memorie 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620297888329 2021.05.06 13:44:48)
  (_source (\./src/numarator_parcurgere_memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297888182)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 12 (_process 0 )))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5))(_sensitivity(3)(1)(0)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1926          1620297950420 ARH_COMP
(_unit VHDL (numarator_memorie 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620297950420 2021.05.06 13:45:50)
  (_source (\./src/numarator_parcurgere_memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297888182)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 12 (_process 0 )))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5))(_sensitivity(3)(0)(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1616          1620297974680 ARH_COMP
(_unit VHDL (numarator_5_sec 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620297974680 2021.05.06 13:46:14)
  (_source (\./src/numarator_5_secunde.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297974632)
    (_use )
  )
  (_object
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal n ~std_logic_vector{2~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 2835          1620298019607 ARH_COMP
(_unit VHDL (memorie_ram 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620298019607 2021.05.06 13:46:59)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620298019565)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~122 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal MEMORIE 0 11 (_array ~std_logic_vector{1~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal M MEMORIE 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(3)(0)(4)(2))(_read(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1820          1620298073512 ARH_COMP
(_unit VHDL (mux_4_1 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620298073511 2021.05.06 13:47:53)
  (_source (\./src/mux_4_1_calea_4_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620298073482)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~128 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(4))(_read(2)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1716          1620298080790 ARH_COMP
(_unit VHDL (numarator_etaje 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620298080790 2021.05.06 13:48:00)
  (_source (\./src/numarator_reversibil_etaje.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620298080720)
    (_use )
  )
  (_object
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 13 (_process 0 (_string \"0000"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(1)(3)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000056 55 13690         1620298243897 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620298243897 2021.05.06 13:50:43)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620298243861)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1314 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1314 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1314 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1314 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1316 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~1318 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~1322 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{3~downto~0}~1328 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{3~downto~0}~1328 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1330 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~1334 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1336 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 70 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
    (_use (_entity . mux_4_1)
    )
  )
  (_instantiation C2 0 73 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK_div))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 74 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(RESET))
      ((MODE)(S_sgn))
      ((CLK)(CLK_div))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 76 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 77 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
    (_use (_entity . comparator_4_biti)
      (_port
        ((N1)(N1))
        ((N2)(N2))
        ((F)(F))
      )
    )
  )
  (_instantiation C6 0 79 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK_div))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 80 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK_div))
      ((anod)(AN))
      ((catod)(CAT))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 81 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation C9 0 82 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK_div))
      ((Qn)(S_sgn))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C10 0 83 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
    (_use (_entity . mux_2_1)
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CAT ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal E0 ~std_logic_vector{0~to~3}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{0~to~3}~13 0 61 (_architecture (_uni ))))
    (_signal (_internal CLK_div ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{0~to~3}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{0~to~3}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{0~to~3}~13 0 65 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(19))(_sensitivity(26)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(21))(_sensitivity(25)))))
      (line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(18))(_sensitivity(28)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(17))(_sensitivity(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
I 000049 55 1225          1620298270204 ARH_COMP
(_unit VHDL (comparator_4_biti 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620298270205 2021.05.06 13:51:10)
  (_source (\./src/comparator_4_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620298270082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal N1 ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal N2 ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_COMP 1 -1
  )
)
V 000049 55 1225          1620298322057 ARH_COMP
(_unit VHDL (comparator_4_biti 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620298322057 2021.05.06 13:52:02)
  (_source (\./src/comparator_4_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620298270082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal N1 ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal N2 ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 12792         1620298333084 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620298333083 2021.05.06 13:52:13)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296565811)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{0~to~3}~13 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1326 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1326 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1328 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 12792         1620298354563 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620298354563 2021.05.06 13:52:34)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296565811)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{0~to~3}~13 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1326 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1326 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1328 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 12792         1620299145912 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620299145911 2021.05.06 14:05:45)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296565811)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{0~to~3}~13 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1326 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1326 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1328 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000056 55 13609         1620299157733 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620299157732 2021.05.06 14:05:57)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620298243861)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1314 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1314 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1314 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1314 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1316 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~1318 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~1322 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{3~downto~0}~1328 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{3~downto~0}~1328 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1330 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~1334 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1336 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 70 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
    (_use (_entity . mux_4_1)
    )
  )
  (_instantiation C2 0 73 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK_div))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 74 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(RESET))
      ((MODE)(S_sgn))
      ((CLK)(CLK_div))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 76 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 77 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
    (_use (_entity . comparator_4_biti)
    )
  )
  (_instantiation C6 0 79 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK_div))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 80 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK_div))
      ((anod)(AN))
      ((catod)(CAT))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 81 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation C9 0 82 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK_div))
      ((Qn)(S_sgn))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C10 0 83 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
    (_use (_entity . mux_2_1)
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CAT ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal E0 ~std_logic_vector{0~to~3}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{0~to~3}~13 0 61 (_architecture (_uni ))))
    (_signal (_internal CLK_div ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{0~to~3}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{0~to~3}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{0~to~3}~13 0 65 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(19))(_sensitivity(26)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(21))(_sensitivity(25)))))
      (line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(18))(_sensitivity(28)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(17))(_sensitivity(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
I 000049 55 2794          1620299631321 ARH_COMP
(_unit VHDL (memorie_ram 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620299631321 2021.05.06 14:13:51)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620298019565)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~122 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal MEMORIE 0 11 (_array ~std_logic_vector{1~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal M MEMORIE 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(3)(2)(4)(0))(_read(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 2819          1620299906395 ARH_COMP
(_unit VHDL (memorie_ram 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620299906396 2021.05.06 14:18:26)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620298019565)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~122 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal MEMORIE 0 11 (_array ~std_logic_vector{1~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal M MEMORIE 0 12 (_architecture (_uni ((_others((i 2))((i 2))))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(2)(0)(3)(4))(_read(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 2819          1620299924146 ARH_COMP
(_unit VHDL (memorie_ram 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620299924146 2021.05.06 14:18:44)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620298019565)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~122 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal MEMORIE 0 11 (_array ~std_logic_vector{1~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal M MEMORIE 0 12 (_architecture (_uni ((_others((i 2))((i 2))))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(2)(0)(3)(4))(_read(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000047 55 4980          1620300491499 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620300491500 2021.05.06 14:28:11)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 (_to (i 0)(i 26)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(10)(11)(12)(5)(7)(4)(8)(9)(2)(3)(1)))))
      (IESIRI(_architecture 2 0 147 (_process (_simple)(_target(24)(26)(25)(17)(15)(18)(19)(20)(21)(22)(23)(13)(14)(16))(_sensitivity(27))(_read(7)(8)(9)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000049 55 12985         1620300522047 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620300522046 2021.05.06 14:28:42)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300521924)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{0~to~3}~13 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((RST)(RST))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1326 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1326 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1328 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000056 55 13605         1620307501852 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620307501851 2021.05.06 16:25:01)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620298243861)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1314 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1314 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1314 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1314 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1316 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~1318 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~1322 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{3~downto~0}~1328 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{3~downto~0}~1328 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1330 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~1334 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1336 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 70 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
    (_use (_entity . mux_4_1)
    )
  )
  (_instantiation C2 0 73 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK_div))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 74 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(RESET))
      ((MODE)(S_sgn))
      ((CLK)(CLK_div))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 76 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 77 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
    (_use (_entity . comparator_4_biti)
    )
  )
  (_instantiation C6 0 79 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK_div))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 80 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK))
      ((anod)(AN))
      ((catod)(CAT))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 81 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation C9 0 82 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK_div))
      ((Qn)(S_sgn))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C10 0 83 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
    (_use (_entity . mux_2_1)
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CAT ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal E0 ~std_logic_vector{0~to~3}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{0~to~3}~13 0 61 (_architecture (_uni ))))
    (_signal (_internal CLK_div ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{0~to~3}~13 0 63 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{0~to~3}~13 0 64 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{0~to~3}~13 0 65 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(19))(_sensitivity(26)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(21))(_sensitivity(25)))))
      (line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(18))(_sensitivity(28)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(17))(_sensitivity(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
I 000049 55 1561          1620309769603 ARH_COMP
(_unit VHDL (numarator_5_sec 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620309769663 2021.05.06 17:02:49)
  (_source (\./src/numarator_5_secunde.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297974632)
    (_use )
  )
  (_object
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal n ~std_logic_vector{2~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1561          1620309911759 ARH_COMP
(_unit VHDL (numarator_5_sec 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620309911759 2021.05.06 17:05:11)
  (_source (\./src/numarator_5_secunde.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297974632)
    (_use )
  )
  (_object
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal n ~std_logic_vector{2~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000062 55 1583          1620313243337 arh_divizor_frecventa
(_unit VHDL (divizor_frecventa 0 5 (arh_divizor_frecventa 0 10 ))
  (_version v33)
  (_time 1620313243360 2021.05.06 18:00:43)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296569641)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal count ~std_logic_vector{26~downto~0}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((Q)(T)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_divizor_frecventa 2 -1
  )
)
I 000049 55 1589          1620376600408 ARH_COMP
(_unit VHDL (numarator_5_sec 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620376600408 2021.05.07 11:36:40)
  (_source (\./src/numarator_5_secunde.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297974632)
    (_use )
  )
  (_object
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal n ~std_logic_vector{2~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 )
    (3 3 3 )
    (3 2 3 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1589          1620376606385 ARH_COMP
(_unit VHDL (numarator_5_sec 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620376606385 2021.05.07 11:36:46)
  (_source (\./src/numarator_5_secunde.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297974632)
    (_use )
  )
  (_object
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal n ~std_logic_vector{2~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 )
    (3 3 3 )
    (3 2 3 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000062 55 1645          1620376645246 arh_divizor_frecventa
(_unit VHDL (divizor_frecventa 0 5 (arh_divizor_frecventa 0 10 ))
  (_version v33)
  (_time 1620376645246 2021.05.07 11:37:25)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296569641)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal count ~std_logic_vector{26~downto~0}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((Q)(T)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_divizor_frecventa 2 -1
  )
)
V 000049 55 1589          1620376650984 ARH_COMP
(_unit VHDL (numarator_5_sec 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620376650984 2021.05.07 11:37:30)
  (_source (\./src/numarator_5_secunde.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297974632)
    (_use )
  )
  (_object
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal n ~std_logic_vector{2~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 )
    (3 3 3 )
    (3 2 3 )
  )
  (_model . ARH_COMP 1 -1
  )
)
V 000049 55 1780          1620379096060 ARH_COMP
(_unit VHDL (numarator_etaje 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620379096060 2021.05.07 12:18:16)
  (_source (\./src/numarator_reversibil_etaje.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620298080720)
    (_use )
  )
  (_object
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 13 (_process 0 (_string \"0000"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 3 )
    (3 3 2 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 2008          1620382229715 ARH_COMP
(_unit VHDL (numarator_memorie 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620382229715 2021.05.07 13:10:29)
  (_source (\./src/numarator_parcurgere_memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297888182)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 12 (_process 0 (_string \"0000"\))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5))(_sensitivity(2)(0)(3)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 3 )
    (3 3 2 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
V 000049 55 1805          1620382330157 ARH_COMP
(_unit VHDL (mux_4_1 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1620382330157 2021.05.07 13:12:10)
  (_source (\./src/mux_4_1_calea_4_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620298073482)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~128 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 2819          1620383217127 ARH_COMP
(_unit VHDL (memorie_ram 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620383217126 2021.05.07 13:26:57)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620298019565)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~122 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal MEMORIE 0 11 (_array ~std_logic_vector{1~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal M MEMORIE 0 12 (_architecture (_uni ((_others((i 2))((i 2))))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(3)(0)(2)(4))(_read(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 2839          1620385312797 ARH_COMP
(_unit VHDL (memorie_ram 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620385312796 2021.05.07 14:01:52)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620385312769)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I_RAM ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D_RAM ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal MEMORIE 0 11 (_array ~std_logic_vector{3~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal M MEMORIE 0 12 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(3)(0)(2)(4))(_read(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 4 4 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 2819          1620395887258 ARH_COMP
(_unit VHDL (memorie_ram 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620395887258 2021.05.07 16:58:07)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620395878548)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~122 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal MEMORIE 0 11 (_array ~std_logic_vector{1~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal M MEMORIE 0 12 (_architecture (_uni ((_others((i 2))((i 2))))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(3)(2)(4)(0))(_read(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 2819          1620395900673 ARH_COMP
(_unit VHDL (memorie_ram 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620395900673 2021.05.07 16:58:20)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620395878548)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~122 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal MEMORIE 0 11 (_array ~std_logic_vector{1~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal M MEMORIE 0 12 (_architecture (_uni ((_others((i 2))((i 2))))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(4)(3)(2)(0))(_read(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 )
  )
  (_model . ARH_COMP 1 -1
  )
)
V 000049 55 2819          1620395904027 ARH_COMP
(_unit VHDL (memorie_ram 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1620395904028 2021.05.07 16:58:24)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620395878548)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~122 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal MEMORIE 0 11 (_array ~std_logic_vector{1~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal M MEMORIE 0 12 (_architecture (_uni ((_others((i 2))((i 2))))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(0)(4)(2)(3))(_read(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000056 55 13655         1620397384091 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620397384090 2021.05.07 17:23:04)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620397383981)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1318 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~1322 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~1324 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1326 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1334 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~1336 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1338 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 70 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
    (_use (_entity . mux_4_1)
    )
  )
  (_instantiation C2 0 73 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 74 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(RESET))
      ((MODE)(S_sgn))
      ((CLK)(CLK_div))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 76 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 77 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
    (_use (_entity . comparator_4_biti)
    )
  )
  (_instantiation C6 0 79 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 80 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 81 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation C9 0 82 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK_div))
      ((Qn)(S_sgn))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C10 0 83 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
    (_use (_entity . mux_2_1)
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal E0 ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{3~downto~0}~1340 0 61 (_architecture (_uni ))))
    (_signal (_internal CLK_div ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{3~downto~0}~1340 0 63 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1340 0 64 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{3~downto~0}~1340 0 65 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(19))(_sensitivity(26)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(21))(_sensitivity(25)))))
      (line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(18))(_sensitivity(28)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(17))(_sensitivity(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
I 000056 55 13655         1620397580865 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620397580865 2021.05.07 17:26:20)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620397383981)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1318 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~1322 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~1324 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1326 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1334 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~1336 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1338 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 70 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
    (_use (_entity . mux_4_1)
    )
  )
  (_instantiation C2 0 73 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 74 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(RESET))
      ((MODE)(S_sgn))
      ((CLK)(CLK_div))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 76 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 77 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
    (_use (_entity . comparator_4_biti)
    )
  )
  (_instantiation C6 0 79 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 80 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 81 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation C9 0 82 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK_div))
      ((Qn)(S_sgn))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C10 0 83 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
    (_use (_entity . mux_2_1)
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal E0 ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{3~downto~0}~1340 0 61 (_architecture (_uni ))))
    (_signal (_internal CLK_div ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{3~downto~0}~1340 0 63 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1340 0 64 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{3~downto~0}~1340 0 65 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(19))(_sensitivity(26)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(21))(_sensitivity(25)))))
      (line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(18))(_sensitivity(28)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(17))(_sensitivity(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
I 000056 55 13647         1620397648418 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620397648418 2021.05.07 17:27:28)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620397648286)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1318 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~1322 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~1324 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1326 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1334 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~1336 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1338 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 70 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
    (_use (_entity . mux_4_1)
    )
  )
  (_instantiation C2 0 73 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 74 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(RESET))
      ((MODE)(S_sgn))
      ((CLK)(CLK_div))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 76 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 77 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
    (_use (_entity . comparator_4_biti)
    )
  )
  (_instantiation C6 0 79 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 80 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK))
      ((anod)(AN))
      ((catod)(CAT))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 81 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation C9 0 82 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK_div))
      ((Qn)(S_sgn))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C10 0 83 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
    (_use (_entity . mux_2_1)
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CAT ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal E0 ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{3~downto~0}~1340 0 61 (_architecture (_uni ))))
    (_signal (_internal CLK_div ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{3~downto~0}~1340 0 63 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1340 0 64 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{3~downto~0}~1340 0 65 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(19))(_sensitivity(26)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(21))(_sensitivity(25)))))
      (line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(18))(_sensitivity(28)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(17))(_sensitivity(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
I 000049 55 13001         1620397651250 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620397651249 2021.05.07 17:27:31)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300521924)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1324 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((RST)(RST))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1330 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 4980          1620399218447 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620399218466 2021.05.07 17:53:38)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 (_to (i 0)(i 26)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(2)(1)(7)(8)(4)(3)(5)(9)(12)(10)(11)))))
      (IESIRI(_architecture 2 0 148 (_process (_simple)(_target(24)(14)(15)(16)(17)(18)(20)(13)(19)(21)(22)(23)(25)(26))(_sensitivity(27))(_read(2)(1)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 4980          1620399649483 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620399649483 2021.05.07 18:00:49)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 (_to (i 0)(i 26)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(10)(12)(11)(5)(7)(8)(9)(2)(3)(4)(1)))))
      (IESIRI(_architecture 2 0 148 (_process (_simple)(_target(24)(20)(22)(23)(17)(14)(16)(19)(15)(13)(18)(21)(26)(25))(_sensitivity(27))(_read(7)(8)(9)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 4985          1620401559144 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620401559144 2021.05.07 18:32:39)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 (_to (i 0)(i 27)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(1)(7)(9)(5)(8)(4)(2)(3)(12)(11)(10)))))
      (IESIRI(_architecture 2 0 150 (_process (_simple)(_target(24)(20)(17)(21)(22)(23)(14)(13)(15)(16)(18)(19)(26)(25))(_sensitivity(27))(_read(1)(7)(9)(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000049 55 13001         1620402438177 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620402438177 2021.05.07 18:47:18)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300521924)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1324 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((RST)(RST))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1330 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1073          1620402807282 arh_bistabil_d
(_unit VHDL (bistabil_d 0 4 (arh_bistabil_d 0 9 ))
  (_version v33)
  (_time 1620402807282 2021.05.07 18:53:27)
  (_source (\./src/bistabil_dmux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620402807240)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_bistabil_d 1 -1
  )
)
I 000052 55 1048          1620402807536 arh_mux_2_1
(_unit VHDL (mux_2_1 0 22 (arh_mux_2_1 0 28 ))
  (_version v33)
  (_time 1620402807536 2021.05.07 18:53:27)
  (_source (\./src/bistabil_dmux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296569346)
    (_use )
  )
  (_object
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_mux_2_1 1 -1
  )
)
V 000055 55 1066          1620402816088 arh_bistabil_d
(_unit VHDL (bistabil_d 0 4 (arh_bistabil_d 0 9 ))
  (_version v33)
  (_time 1620402816088 2021.05.07 18:53:36)
  (_source (\./src/bistabil_dmux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620402807240)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_bistabil_d 1 -1
  )
)
V 000052 55 1048          1620402816241 arh_mux_2_1
(_unit VHDL (mux_2_1 0 22 (arh_mux_2_1 0 28 ))
  (_version v33)
  (_time 1620402816241 2021.05.07 18:53:36)
  (_source (\./src/bistabil_dmux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296569346)
    (_use )
  )
  (_object
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_mux_2_1 1 -1
  )
)
I 000056 55 13758         1620402913095 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620402913095 2021.05.07 18:55:13)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620397648286)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1318 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~1322 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~1324 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1326 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1334 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~1336 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1338 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 70 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
    (_use (_entity . mux_4_1)
    )
  )
  (_instantiation C2 0 73 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 74 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(Reset))
      ((MODE)(S_sgn))
      ((CLK)(CLK_div))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 76 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 77 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
    (_use (_entity . comparator_4_biti)
    )
  )
  (_instantiation C6 0 79 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 80 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK))
      ((anod)(AN))
      ((catod)(CAT))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 81 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation C9 0 82 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK))
      ((Reset)(Reset))
      ((Qn)(S_sgn))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C10 0 83 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
    (_use (_entity . mux_2_1)
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CAT ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal E0 ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{3~downto~0}~1340 0 61 (_architecture (_uni ))))
    (_signal (_internal CLK_div ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{3~downto~0}~1340 0 63 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1340 0 64 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{3~downto~0}~1340 0 65 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(19))(_sensitivity(26)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(21))(_sensitivity(25)))))
      (line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(18))(_sensitivity(28)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(17))(_sensitivity(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
I 000047 55 4985          1620404121615 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620404121615 2021.05.07 19:15:21)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 (_to (i 0)(i 27)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(10)(12)(11)(8)(7)(3)(9)(1)(2)(5)(4)))))
      (IESIRI(_architecture 2 0 150 (_process (_simple)(_target(24)(18)(23)(19)(15)(14)(17)(16)(20)(21)(13)(22)(26)(25))(_sensitivity(27))(_read(8)(7)(9)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 4985          1620404454334 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620404454335 2021.05.07 19:20:54)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 (_to (i 0)(i 27)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(8)(3)(1)(5)(2)(4)(7)(9)(10)(11)(12)))))
      (IESIRI(_architecture 2 0 150 (_process (_simple)(_target(24)(23)(18)(14)(20)(15)(17)(19)(16)(21)(13)(22)(25)(26))(_sensitivity(27))(_read(8)(1)(2)(7)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5067          1620405955433 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620405955433 2021.05.07 19:45:55)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 (_to (i 0)(i 31)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(8)(9)(1)(4)(7)(3)(5)(2)(10)(12)(11)))))
      (IESIRI(_architecture 2 0 165 (_process (_simple)(_target(24)(15)(18)(14)(16)(17)(21)(13)(22)(20)(19)(23)(25)(26))(_sensitivity(27))(_read(8)(9)(1)(7)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5067          1620405962142 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620405962142 2021.05.07 19:46:02)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 (_to (i 0)(i 31)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(3)(2)(7)(9)(5)(1)(8)(4)(12)(11)(10)))))
      (IESIRI(_architecture 2 0 165 (_process (_simple)(_target(24)(14)(15)(17)(16)(19)(18)(20)(13)(22)(21)(23)(25)(26))(_sensitivity(27))(_read(2)(7)(9)(1)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000056 55 13758         1620406930808 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620406930808 2021.05.07 20:02:10)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620397648286)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1318 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~1322 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~1324 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1326 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1334 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~1336 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1338 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 70 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
    (_use (_entity . mux_4_1)
    )
  )
  (_instantiation C2 0 73 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 74 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(Reset))
      ((MODE)(S_sgn))
      ((CLK)(CLK_div))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 76 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 77 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
    (_use (_entity . comparator_4_biti)
    )
  )
  (_instantiation C6 0 79 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 80 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK))
      ((anod)(AN))
      ((catod)(CAT))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 81 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation C9 0 82 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK))
      ((Reset)(Reset))
      ((Qn)(S_sgn))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C10 0 83 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
    (_use (_entity . mux_2_1)
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CAT ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal E0 ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{3~downto~0}~1340 0 61 (_architecture (_uni ))))
    (_signal (_internal CLK_div ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{3~downto~0}~1340 0 63 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1340 0 64 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{3~downto~0}~1340 0 65 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(19))(_sensitivity(26)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(21))(_sensitivity(25)))))
      (line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(18))(_sensitivity(28)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(17))(_sensitivity(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
I 000047 55 4985          1620406989796 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620406989796 2021.05.07 20:03:09)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 (_to (i 0)(i 27)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(4)(2)(7)(1)(3)(8)(9)(5)(11)(12)(10)))))
      (IESIRI(_architecture 2 0 150 (_process (_simple)(_target(24)(15)(14)(18)(16)(20)(21)(19)(22)(17)(23)(13)(25)(26))(_sensitivity(27))(_read(2)(7)(1)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5009          1620408542736 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620408542736 2021.05.07 20:29:02)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 (_to (i 0)(i 29)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(10)(11)(12)(7)(2)(8)(4)(9)(1)(3)(5)))))
      (IESIRI(_architecture 2 0 157 (_process (_simple)(_target(24)(17)(16)(20)(21)(22)(23)(19)(18)(13)(14)(15)(26)(25))(_sensitivity(27))(_read(7)(2)(8)(9)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5009          1620408576458 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620408576459 2021.05.07 20:29:36)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 (_to (i 0)(i 29)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(11)(12)(10)(9)(8)(4)(1)(2)(3)(7)(5)))))
      (IESIRI(_architecture 2 0 157 (_process (_simple)(_target(24)(17)(16)(13)(18)(19)(14)(20)(15)(21)(22)(23)(25)(26))(_sensitivity(27))(_read(9)(8)(1)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5009          1620408633012 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620408633012 2021.05.07 20:30:33)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 (_to (i 0)(i 29)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(1)(7)(4)(5)(2)(3)(8)(9)(10)(12)(11)))))
      (IESIRI(_architecture 2 0 157 (_process (_simple)(_target(24)(23)(13)(14)(17)(20)(21)(15)(16)(18)(19)(22)(25)(26))(_sensitivity(27))(_read(1)(7)(2)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000056 55 13758         1620408635590 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620408635589 2021.05.07 20:30:35)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620397648286)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1318 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~1322 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~1324 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1326 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1334 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~1336 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1338 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 70 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
    (_use (_entity . mux_4_1)
    )
  )
  (_instantiation C2 0 73 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 74 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(Reset))
      ((MODE)(S_sgn))
      ((CLK)(CLK_div))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 76 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 77 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
    (_use (_entity . comparator_4_biti)
    )
  )
  (_instantiation C6 0 79 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 80 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK))
      ((anod)(AN))
      ((catod)(CAT))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 81 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation C9 0 82 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK))
      ((Reset)(Reset))
      ((Qn)(S_sgn))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C10 0 83 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
    (_use (_entity . mux_2_1)
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CAT ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal E0 ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{3~downto~0}~1340 0 61 (_architecture (_uni ))))
    (_signal (_internal CLK_div ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{3~downto~0}~1340 0 63 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1340 0 64 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{3~downto~0}~1340 0 65 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(19))(_sensitivity(26)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(21))(_sensitivity(25)))))
      (line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(18))(_sensitivity(28)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(17))(_sensitivity(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
I 000047 55 5009          1620408659199 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620408659199 2021.05.07 20:30:59)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 (_to (i 0)(i 29)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(4)(5)(7)(8)(3)(9)(1)(2)(12)(11)(10)))))
      (IESIRI(_architecture 2 0 157 (_process (_simple)(_target(24)(13)(16)(18)(17)(14)(19)(15)(20)(21)(22)(23)(26)(25))(_sensitivity(27))(_read(7)(8)(9)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5009          1620408834741 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620408834742 2021.05.07 20:33:54)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 (_to (i 0)(i 29)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(12)(11)(10)(5)(8)(3)(7)(9)(2)(1)(4)))))
      (IESIRI(_architecture 2 0 157 (_process (_simple)(_target(24)(17)(22)(15)(23)(14)(16)(18)(13)(19)(20)(21)(26)(25))(_sensitivity(27))(_read(8)(7)(9)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5009          1620409733395 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620409733395 2021.05.07 20:48:53)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 (_to (i 0)(i 29)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(10)(11)(12)(9)(8)(7)(2)(4)(3)(1)(5)))))
      (IESIRI(_architecture 2 0 157 (_process (_simple)(_target(24)(13)(14)(15)(18)(17)(19)(21)(22)(16)(23)(20)(26)(25))(_sensitivity(27))(_read(9)(8)(7)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5009          1620409793645 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620409793645 2021.05.07 20:49:53)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 (_to (i 0)(i 29)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(1)(5)(4)(2)(8)(3)(7)(9)(11)(12)(10)))))
      (IESIRI(_architecture 2 0 157 (_process (_simple)(_target(24)(19)(20)(15)(16)(21)(22)(23)(17)(18)(13)(14)(26)(25))(_sensitivity(27))(_read(1)(2)(8)(7)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5009          1620411220668 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620411220668 2021.05.07 21:13:40)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 (_to (i 0)(i 29)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(2)(3)(7)(1)(4)(5)(8)(9)(11)(10)(12)))))
      (IESIRI(_architecture 2 0 157 (_process (_simple)(_target(24)(20)(14)(15)(19)(18)(23)(21)(16)(17)(13)(22)(26)(25))(_sensitivity(27))(_read(2)(7)(1)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5009          1620411354286 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620411354286 2021.05.07 21:15:54)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 (_to (i 0)(i 29)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(11)(12)(10)(5)(4)(8)(9)(2)(3)(7)(1)))))
      (IESIRI(_architecture 2 0 157 (_process (_simple)(_target(24)(20)(21)(22)(23)(15)(18)(14)(17)(13)(16)(19)(26)(25))(_sensitivity(27))(_read(8)(9)(2)(7)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5077          1620414662046 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620414662046 2021.05.07 22:11:02)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 (_to (i 0)(i 33)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(5)(7)(2)(3)(4)(1)(9)(8)(10)(12)(11)))))
      (IESIRI(_architecture 2 0 165 (_process (_simple)(_target(24)(19)(17)(21)(13)(18)(20)(15)(14)(16)(23)(22)(26)(25))(_sensitivity(27))(_read(7)(2)(1)(9)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5101          1620460325892 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620460325892 2021.05.08 10:52:05)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 (_to (i 0)(i 33)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(11)(12)(10)(2)(1)(3)(4)(5)(7)(9)(8)))))
      (IESIRI(_architecture 2 0 165 (_process (_simple)(_target(24)(16)(20)(22)(23)(21)(14)(15)(17)(13)(18)(19)(26)(25))(_sensitivity(27))(_read(2)(1)(7)(9)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5077          1620461054416 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620461054416 2021.05.08 11:04:14)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 (_to (i 0)(i 33)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(1)(7)(3)(5)(9)(4)(2)(8)(12)(11)(10)))))
      (IESIRI(_architecture 2 0 165 (_process (_simple)(_target(24)(22)(13)(15)(23)(14)(20)(19)(16)(17)(18)(21)(25)(26))(_sensitivity(27))(_read(1)(7)(9)(2)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5106          1620461339637 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620461339637 2021.05.08 11:08:59)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 (_to (i 0)(i 34)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(5)(9)(4)(7)(1)(3)(2)(8)(10)(12)(11)))))
      (IESIRI(_architecture 2 0 167 (_process (_simple)(_target(24)(13)(21)(22)(18)(23)(14)(15)(16)(19)(17)(20)(25)(26))(_sensitivity(27))(_read(9)(7)(1)(2)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5106          1620470947879 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620470947879 2021.05.08 13:49:07)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 (_to (i 0)(i 34)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(8)(9)(2)(1)(3)(7)(4)(5)(12)(11)(10)))))
      (IESIRI(_architecture 2 0 167 (_process (_simple)(_target(24)(15)(19)(20)(16)(21)(22)(23)(14)(17)(13)(18)(25)(26))(_sensitivity(27))(_read(8)(9)(2)(1)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5038          1620471982884 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620471982885 2021.05.08 14:06:22)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st33 (_to (i 0)(i 30)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(11)(12)(10)(8)(1)(5)(4)(2)(9)(7)(3)))))
      (IESIRI(_architecture 2 0 159 (_process (_simple)(_target(24)(13)(14)(16)(19)(22)(20)(23)(15)(17)(21)(18)(25)(26))(_sensitivity(27))(_read(8)(1)(2)(9)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5106          1620472324807 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 15 ))
  (_version v33)
  (_time 1620472324807 2021.05.08 14:12:04)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 16 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 (_to (i 0)(i 34)))))
    (_signal (_internal STARE STARE_TYPE 0 17 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 17 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 19 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 27 (_process (_simple)(_target(28))(_sensitivity(27)(11)(10)(12)(2)(7)(1)(9)(8)(4)(3)(5)))))
      (IESIRI(_architecture 2 0 168 (_process (_simple)(_target(24)(13)(17)(20)(16)(21)(23)(14)(15)(19)(22)(18)(25)(26))(_sensitivity(27))(_read(2)(7)(1)(9)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5038          1620472812396 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 15 ))
  (_version v33)
  (_time 1620472812396 2021.05.08 14:20:12)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 16 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st33 (_to (i 0)(i 30)))))
    (_signal (_internal STARE STARE_TYPE 0 17 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 17 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 19 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 27 (_process (_simple)(_target(28))(_sensitivity(27)(2)(1)(9)(8)(3)(4)(5)(7)(12)(11)(10)))))
      (IESIRI(_architecture 2 0 160 (_process (_simple)(_target(24)(14)(16)(20)(21)(19)(15)(18)(17)(13)(22)(23)(26)(25))(_sensitivity(27))(_read(2)(1)(9)(8)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (3 3 2 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000049 55 1944          1620576143917 ARH_COMP
(_unit VHDL (numarator_memorie 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620576143918 2021.05.09 19:02:23)
  (_source (\./src/numarator_parcurgere_memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297888182)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 12 (_process 0 (_string \"0000"\))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5))(_sensitivity(2)(0)(1)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000047 55 5038          1620576251472 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 15 ))
  (_version v33)
  (_time 1620576251472 2021.05.09 19:04:11)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 16 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st33 (_to (i 0)(i 30)))))
    (_signal (_internal STARE STARE_TYPE 0 17 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 17 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 19 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 27 (_process (_simple)(_target(28))(_sensitivity(27)(11)(12)(10)(9)(1)(2)(4)(8)(7)(3)(5)))))
      (IESIRI(_architecture 2 0 160 (_process (_simple)(_target(24)(20)(13)(21)(22)(18)(19)(23)(14)(15)(16)(17)(26)(25))(_sensitivity(27))(_read(9)(1)(2)(8)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5038          1620576775261 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 15 ))
  (_version v33)
  (_time 1620576775261 2021.05.09 19:12:55)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 16 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st33 (_to (i 0)(i 30)))))
    (_signal (_internal STARE STARE_TYPE 0 17 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 17 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 19 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 27 (_process (_simple)(_target(28))(_sensitivity(27)(10)(12)(11)(9)(1)(5)(7)(3)(2)(8)(4)))))
      (IESIRI(_architecture 2 0 160 (_process (_simple)(_target(24)(19)(20)(21)(22)(23)(13)(14)(16)(17)(15)(18)(25)(26))(_sensitivity(27))(_read(9)(1)(7)(2)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000049 55 2008          1620576835489 ARH_COMP
(_unit VHDL (numarator_memorie 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620576835489 2021.05.09 19:13:55)
  (_source (\./src/numarator_parcurgere_memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297888182)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 12 (_process 0 (_string \"0000"\))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5))(_sensitivity(3)(0)(2)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 3 )
    (3 3 2 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 2008          1620576986768 ARH_COMP
(_unit VHDL (numarator_memorie 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620576986767 2021.05.09 19:16:26)
  (_source (\./src/numarator_parcurgere_memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297888182)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 12 (_process 0 (_string \"0000"\))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5))(_sensitivity(0)(2)(3)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 3 3 )
    (3 3 2 3 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 2008          1620577050730 ARH_COMP
(_unit VHDL (numarator_memorie 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620577050729 2021.05.09 19:17:30)
  (_source (\./src/numarator_parcurgere_memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297888182)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 12 (_process 0 (_string \"0000"\))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 3 3 )
    (3 3 2 3 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1944          1620578851063 ARH_COMP
(_unit VHDL (numarator_memorie 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620578851063 2021.05.09 19:47:31)
  (_source (\./src/numarator_parcurgere_memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297888182)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 12 (_process 0 (_string \"0000"\))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5))(_sensitivity(2)(1)(3)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1944          1620578892544 ARH_COMP
(_unit VHDL (numarator_memorie 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620578892545 2021.05.09 19:48:12)
  (_source (\./src/numarator_parcurgere_memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297888182)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 12 (_process 0 (_string \"0000"\))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5))(_sensitivity(3)(0)(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1976          1620579794898 ARH_COMP
(_unit VHDL (numarator_memorie 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620579794898 2021.05.09 20:03:14)
  (_source (\./src/numarator_parcurgere_memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297888182)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 12 (_process 0 (_string \"0000"\))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5))(_sensitivity(1)(3)(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1944          1620579845278 ARH_COMP
(_unit VHDL (numarator_memorie 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620579845278 2021.05.09 20:04:05)
  (_source (\./src/numarator_parcurgere_memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297888182)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 12 (_process 0 (_string \"0000"\))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5))(_sensitivity(2)(0)(3)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1976          1620580327845 ARH_COMP
(_unit VHDL (numarator_memorie 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620580327845 2021.05.09 20:12:07)
  (_source (\./src/numarator_parcurgere_memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297888182)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 12 (_process 0 (_string \"0000"\))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5))(_sensitivity(3)(0)(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
  )
  (_model . ARH_COMP 1 -1
  )
)
V 000049 55 1944          1620585593142 ARH_COMP
(_unit VHDL (numarator_memorie 0 5 (arh_comp 0 9 ))
  (_version v33)
  (_time 1620585593209 2021.05.09 21:39:53)
  (_source (\./src/numarator_parcurgere_memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620297888182)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal n ~std_logic_vector{3~downto~0}~13 0 12 (_process 0 (_string \"0000"\))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5))(_sensitivity(3)(1)(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 )
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000047 55 5096          1620586459091 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620586459091 2021.05.09 21:54:19)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st33 (_to (i 0)(i 32)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(2)(7)(3)(8)(9)(1)(5)(4)(12)(11)(10)))))
      (IESIRI(_architecture 2 0 167 (_process (_simple)(_target(24)(15)(13)(16)(17)(14)(18)(22)(19)(21)(20)(23)(26)(25))(_sensitivity(27))(_read(2)(7)(8)(9)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5096          1620587878375 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620587878438 2021.05.09 22:17:58)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st33 (_to (i 0)(i 32)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(10)(11)(12)(1)(2)(9)(3)(7)(5)(8)(4)))))
      (IESIRI(_architecture 2 0 167 (_process (_simple)(_target(24)(19)(22)(15)(14)(20)(21)(23)(13)(17)(18)(16)(25)(26))(_sensitivity(27))(_read(1)(2)(9)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5096          1620587916633 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620587916633 2021.05.09 22:18:36)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st33 (_to (i 0)(i 32)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(10)(12)(11)(2)(3)(7)(5)(8)(9)(4)(1)))))
      (IESIRI(_architecture 2 0 167 (_process (_simple)(_target(24)(19)(20)(22)(23)(13)(16)(15)(14)(18)(17)(21)(26)(25))(_sensitivity(27))(_read(2)(7)(8)(9)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5038          1620588446940 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620588446941 2021.05.09 22:27:26)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st33 (_to (i 0)(i 30)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(12)(10)(11)(8)(4)(5)(9)(7)(2)(3)(1)))))
      (IESIRI(_architecture 2 0 159 (_process (_simple)(_target(24)(15)(17)(20)(13)(14)(21)(22)(23)(16)(18)(19)(25)(26))(_sensitivity(27))(_read(8)(9)(7)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5038          1620654405502 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620654405503 2021.05.10 16:46:45)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st33 (_to (i 0)(i 30)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(1)(2)(9)(5)(7)(4)(8)(3)(12)(11)(10)))))
      (IESIRI(_architecture 2 0 159 (_process (_simple)(_target(24)(15)(16)(20)(19)(21)(22)(23)(18)(13)(14)(17)(26)(25))(_sensitivity(27))(_read(1)(2)(9)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5108          1620658366290 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620658366290 2021.05.10 17:52:46)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st33 (_to (i 0)(i 32)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(2)(8)(7)(3)(4)(5)(1)(9)(11)(12)(10)(27)))))
      (IESIRI(_architecture 2 0 173 (_process (_simple)(_target(24)(13)(17)(19)(21)(20)(15)(18)(22)(23)(14)(16)(25)(26))(_sensitivity(27))(_read(2)(8)(7)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5050          1620659871858 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620659871858 2021.05.10 18:17:51)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st33 (_to (i 0)(i 30)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(11)(12)(10)(2)(4)(5)(7)(8)(1)(9)(3)))))
      (IESIRI(_architecture 2 0 165 (_process (_simple)(_target(24)(22)(13)(16)(17)(15)(19)(21)(23)(20)(14)(18)(25)(26))(_sensitivity(27))(_read(2)(7)(8)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5108          1620661186327 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620661186327 2021.05.10 18:39:46)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st33 (_to (i 0)(i 32)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(7)(8)(2)(5)(3)(1)(9)(4)(12)(10)(11)))))
      (IESIRI(_architecture 2 0 173 (_process (_simple)(_target(24)(14)(16)(20)(21)(23)(22)(13)(15)(17)(18)(19)(25)(26))(_sensitivity(27))(_read(7)(8)(2)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5096          1620662264048 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620662264049 2021.05.10 18:57:44)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st33 (_to (i 0)(i 32)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(27)(9)(7)(8)(2)(4)(5)(3)(1)(10)(11)(12)))))
      (IESIRI(_architecture 2 0 167 (_process (_simple)(_target(24)(22)(16)(19)(21)(23)(17)(18)(14)(13)(15)(20)(26)(25))(_sensitivity(27))(_read(9)(7)(8)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5220          1620664645477 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620664645477 2021.05.10 19:37:25)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 (_to (i 0)(i 36)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(8)(2)(5)(4)(1)(7)(9)(3)(12)(11)(10)(27)))))
      (IESIRI(_architecture 2 0 198 (_process (_simple)(_target(24)(22)(23)(13)(16)(18)(14)(15)(17)(19)(20)(21)(25)(26))(_sensitivity(27))(_read(8)(2)(1)(7)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5215          1620665008362 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620665008363 2021.05.10 19:43:28)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 (_to (i 0)(i 35)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(7)(2)(3)(1)(4)(8)(9)(5)(10)(11)(12)(27)))))
      (IESIRI(_architecture 2 0 196 (_process (_simple)(_target(24)(23)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(26)(25))(_sensitivity(27))(_read(7)(2)(1)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000049 55 13001         1620666288438 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620666288437 2021.05.10 20:04:48)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300521924)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1324 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((RST)(RST))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1330 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 13001         1620666307446 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620666307445 2021.05.10 20:05:07)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300521924)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1324 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((RST)(RST))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1330 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 13001         1620666580930 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620666580929 2021.05.10 20:09:40)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300521924)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1324 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((RST)(RST))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1330 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 13001         1620668350373 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620668350372 2021.05.10 20:39:10)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300521924)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1324 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((RST)(RST))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1330 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 13001         1620668726476 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620668726476 2021.05.10 20:45:26)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300521924)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1324 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((RST)(RST))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1330 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 13001         1620669158178 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620669158177 2021.05.10 20:52:38)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300521924)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1324 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((RST)(RST))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1330 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 13001         1620669612763 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620669612762 2021.05.10 21:00:12)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300521924)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1324 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((RST)(RST))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1330 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 5220          1620671006864 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620671006864 2021.05.10 21:23:26)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 (_to (i 0)(i 36)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(2)(3)(7)(5)(4)(1)(8)(9)(12)(11)(10)(27)))))
      (IESIRI(_architecture 2 0 201 (_process (_simple)(_target(24)(15)(20)(14)(19)(21)(22)(16)(23)(18)(13)(17)(25)(26))(_sensitivity(27))(_read(2)(7)(1)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5220          1620671910049 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620671910049 2021.05.10 21:38:30)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 (_to (i 0)(i 36)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(10)(11)(12)(1)(9)(5)(8)(3)(2)(4)(7)(27)))))
      (IESIRI(_architecture 2 0 201 (_process (_simple)(_target(24)(14)(15)(18)(20)(16)(21)(22)(23)(17)(13)(19)(26)(25))(_sensitivity(27))(_read(1)(9)(8)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5215          1620672146001 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620672146001 2021.05.10 21:42:26)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 (_to (i 0)(i 35)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(2)(5)(1)(3)(4)(7)(8)(9)(11)(12)(10)(27)))))
      (IESIRI(_architecture 2 0 201 (_process (_simple)(_target(24)(22)(13)(14)(17)(18)(15)(19)(20)(21)(16)(23)(25)(26))(_sensitivity(27))(_read(2)(1)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5220          1620672573768 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620672573768 2021.05.10 21:49:33)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 (_to (i 0)(i 36)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(10)(11)(12)(1)(9)(3)(7)(5)(4)(8)(2)(27)))))
      (IESIRI(_architecture 2 0 201 (_process (_simple)(_target(24)(15)(16)(17)(18)(19)(20)(21)(22)(23)(13)(14)(25)(26))(_sensitivity(27))(_read(1)(9)(7)(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5237          1620673138706 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620673138706 2021.05.10 21:58:58)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 (_to (i 0)(i 37)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(1)(2)(4)(5)(7)(9)(8)(3)(12)(10)(11)(27)))))
      (IESIRI(_architecture 2 0 203 (_process (_simple)(_target(24)(14)(15)(16)(19)(20)(18)(21)(13)(17)(23)(22)(25)(26))(_sensitivity(27))(_read(1)(2)(7)(9)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5220          1620673445603 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620673445603 2021.05.10 22:04:05)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 (_to (i 0)(i 36)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(11)(12)(10)(3)(7)(8)(9)(2)(1)(5)(4)(27)))))
      (IESIRI(_architecture 2 0 201 (_process (_simple)(_target(24)(19)(20)(15)(21)(22)(23)(16)(13)(18)(14)(17)(25)(26))(_sensitivity(27))(_read(7)(8)(9)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5237          1620674098673 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620674098673 2021.05.10 22:14:58)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 (_to (i 0)(i 37)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(4)(1)(2)(3)(8)(9)(7)(5)(12)(11)(10)(27)))))
      (IESIRI(_architecture 2 0 202 (_process (_simple)(_target(24)(14)(17)(23)(15)(20)(21)(13)(18)(16)(19)(22)(26)(25))(_sensitivity(27))(_read(1)(2)(8)(9)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5225          1620674361504 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620674361504 2021.05.10 22:19:21)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 (_to (i 0)(i 37)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(10)(12)(11)(1)(9)(4)(3)(8)(2)(7)(5)(27)))))
      (IESIRI(_architecture 2 0 202 (_process (_simple)(_target(24)(15)(13)(16)(18)(20)(21)(17)(19)(22)(23)(14)(26)(25))(_sensitivity(27))(_read(1)(9)(8)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5292          1620674996682 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620674996682 2021.05.10 22:29:56)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 (_to (i 0)(i 38)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(5)(8)(4)(7)(3)(9)(1)(2)(11)(12)(10)(27)))))
      (IESIRI(_architecture 2 0 202 (_process (_simple)(_target(24)(22)(23)(13)(18)(16)(20)(14)(15)(17)(19)(21)(26)(25(0))(25(1))(25))(_sensitivity(27))(_read(8)(7)(9)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5292          1620675012407 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620675012407 2021.05.10 22:30:12)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 (_to (i 0)(i 38)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(1)(7)(8)(9)(5)(3)(2)(4)(11)(10)(12)(27)))))
      (IESIRI(_architecture 2 0 202 (_process (_simple)(_target(24)(22)(23)(13)(14)(15)(16)(17)(20)(18)(21)(19)(25(0))(25(1))(25)(26))(_sensitivity(27))(_read(1)(7)(8)(9)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5292          1620675543682 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620675543682 2021.05.10 22:39:03)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 (_to (i 0)(i 38)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(8)(7)(4)(5)(3)(2)(1)(9)(10)(12)(11)(27)))))
      (IESIRI(_architecture 2 0 203 (_process (_simple)(_target(24)(18)(13)(14)(15)(19)(20)(21)(16)(17)(22)(23)(26)(25(0))(25(1))(25))(_sensitivity(27))(_read(8)(7)(2)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5292          1620676446388 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620676446388 2021.05.10 22:54:06)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 (_to (i 0)(i 38)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(1)(4)(8)(3)(9)(2)(5)(7)(11)(10)(12)(27)))))
      (IESIRI(_architecture 2 0 203 (_process (_simple)(_target(24)(15)(19)(17)(18)(20)(16)(21)(13)(14)(22)(23)(25(0))(25(1))(25)(26))(_sensitivity(27))(_read(1)(8)(9)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5309          1620722201447 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620722201448 2021.05.11 11:36:41)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 st38 (_to (i 0)(i 39)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(11)(10)(12)(5)(1)(3)(8)(9)(7)(4)(2)(27)))))
      (IESIRI(_architecture 2 0 204 (_process (_simple)(_target(24)(18)(20)(19)(21)(22)(23)(13)(14)(16)(15)(17)(26)(25(0))(25(1))(25))(_sensitivity(27))(_read(1)(8)(9)(7)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5271          1620722957916 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620722957916 2021.05.11 11:49:17)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 st38 (_to (i 0)(i 39)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(10)(11)(12)(2)(3)(7)(5)(4)(9)(1)(8)(27)))))
      (IESIRI(_architecture 2 0 204 (_process (_simple)(_target(24)(13)(16)(23)(14)(15)(17)(18)(19)(21)(20)(22)(25)(26))(_sensitivity(27))(_read(2)(7)(9)(1)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5297          1620723295805 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620723295805 2021.05.11 11:54:55)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 st38 (_to (i 0)(i 39)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(11)(12)(10)(2)(7)(9)(1)(5)(8)(4)(3)(27)))))
      (IESIRI(_architecture 2 0 204 (_process (_simple)(_target(24)(21)(14)(16)(13)(17)(18)(19)(15)(20)(22)(23)(26)(25(0))(25(1))(25))(_sensitivity(27))(_read(2)(7)(9)(1)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5280          1620723517782 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620723517782 2021.05.11 11:58:37)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 (_to (i 0)(i 38)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(1)(3)(7)(2)(9)(5)(4)(8)(12)(10)(11)(27)))))
      (IESIRI(_architecture 2 0 204 (_process (_simple)(_target(24)(19)(18)(13)(17)(16)(20)(21)(22)(23)(14)(15)(26)(25(0))(25(1))(25))(_sensitivity(27))(_read(1)(7)(2)(9)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5297          1620724889673 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620724889682 2021.05.11 12:21:29)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 st38 (_to (i 0)(i 39)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(12)(11)(10)(1)(2)(3)(5)(7)(8)(9)(4)(27)))))
      (IESIRI(_architecture 2 0 205 (_process (_simple)(_target(24)(20)(17)(13)(14)(15)(18)(21)(22)(23)(16)(19)(25(0))(25(1))(25)(26))(_sensitivity(27))(_read(1)(2)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5292          1620725167392 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620725167392 2021.05.11 12:26:07)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 (_to (i 0)(i 38)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(12)(11)(10)(3)(2)(8)(9)(7)(4)(5)(1)(27)))))
      (IESIRI(_architecture 2 0 204 (_process (_simple)(_target(24)(16)(13)(14)(17)(19)(15)(20)(21)(22)(18)(23)(25(0))(25(1))(25)(26))(_sensitivity(27))(_read(2)(8)(9)(7)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5292          1620725252677 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620725252677 2021.05.11 12:27:32)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 (_to (i 0)(i 38)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(11)(10)(12)(7)(4)(9)(3)(2)(1)(8)(5)(27)))))
      (IESIRI(_architecture 2 0 204 (_process (_simple)(_target(24)(22)(23)(14)(15)(16)(17)(13)(19)(18)(20)(21)(25(0))(25(1))(25)(26))(_sensitivity(27))(_read(7)(9)(2)(1)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5302          1620727197101 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620727197101 2021.05.11 12:59:57)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 st38 st39 (_to (i 0)(i 40)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(10)(11)(12)(1)(4)(5)(8)(2)(7)(3)(9)(27)))))
      (IESIRI(_architecture 2 0 216 (_process (_simple)(_target(24)(22)(20)(14)(15)(13)(16)(17)(18)(19)(21)(23)(25(0))(25(1))(25)(26))(_sensitivity(27))(_read(1)(8)(2)(7)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5230          1620727372280 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620727372280 2021.05.11 13:02:52)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st38 st39 (_to (i 0)(i 38)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(11)(12)(10)(9)(1)(2)(8)(5)(7)(3)(4)(27)))))
      (IESIRI(_architecture 2 0 216 (_process (_simple)(_target(24)(17)(16)(18)(20)(13)(19)(21)(22)(14)(23)(15)(26)(25))(_sensitivity(27))(_read(9)(1)(2)(8)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5230          1620727936050 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620727936051 2021.05.11 13:12:16)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st38 st39 (_to (i 0)(i 38)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(12)(10)(11)(2)(9)(5)(1)(7)(8)(3)(4)(27)))))
      (IESIRI(_architecture 2 0 216 (_process (_simple)(_target(24)(13)(14)(15)(18)(19)(20)(21)(17)(16)(22)(23)(26)(25))(_sensitivity(27))(_read(2)(9)(1)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5254          1620728161170 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620728161170 2021.05.11 13:16:01)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st38 st39 (_to (i 0)(i 38)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(9)(2)(3)(5)(1)(4)(7)(8)(10)(12)(11)(27)))))
      (IESIRI(_architecture 2 0 216 (_process (_simple)(_target(24)(14)(16)(18)(17)(20)(13)(15)(19)(21)(22)(23)(25)(26))(_sensitivity(27))(_read(9)(2)(1)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5254          1620728404829 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620728404829 2021.05.11 13:20:04)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st38 st39 (_to (i 0)(i 38)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(12)(10)(11)(1)(5)(2)(8)(4)(9)(7)(3)(27)))))
      (IESIRI(_architecture 2 0 216 (_process (_simple)(_target(24)(13)(14)(16)(17)(18)(19)(15)(20)(21)(22)(23)(25)(26))(_sensitivity(27))(_read(1)(2)(8)(9)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5271          1620728742530 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620728742530 2021.05.11 13:25:42)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st38 st39 (_to (i 0)(i 39)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(2)(7)(9)(8)(3)(5)(1)(4)(11)(10)(12)(27)))))
      (IESIRI(_architecture 2 0 216 (_process (_simple)(_target(24)(14)(18)(19)(13)(16)(20)(17)(21)(22)(23)(15)(25)(26))(_sensitivity(27))(_read(2)(7)(9)(8)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5292          1620730619219 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620730619220 2021.05.11 13:56:59)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 (_to (i 0)(i 38)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(12)(11)(10)(3)(7)(8)(4)(5)(9)(1)(2)(27)))))
      (IESIRI(_architecture 2 0 204 (_process (_simple)(_target(24)(16)(23)(13)(15)(19)(18)(22)(14)(20)(21)(17)(26)(25(0))(25(1))(25))(_sensitivity(27))(_read(7)(8)(9)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
V 000056 55 1277          1620741133474 COMPORTAMENTALA
(_unit VHDL (bistabil_j_k 0 5 (comportamentala 0 10 ))
  (_version v33)
  (_time 1620741133474 2021.05.11 16:52:13)
  (_source (\./src/divizor_3_sec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620741133427)
    (_use )
  )
  (_object
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal Q_prev ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . COMPORTAMENTALA 1 -1
  )
)
V 000051 55 3217          1620741133786 STRUCTURAL
(_unit VHDL (divizor_de_frecventa 0 43 (structural 0 49 ))
  (_version v33)
  (_time 1620741133785 2021.05.11 16:52:13)
  (_source (\./src/divizor_3_sec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620741133720)
    (_use )
  )
  (_component
    (BISTABIL_J_K
      (_object
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
  )
  (_generate cnd1 0 60 (_if 0)
    (_instantiation C1 0 61 (_component BISTABIL_J_K )
      (_port
        ((J)(VCC))
        ((K)(VCC))
        ((RESET)(GND))
        ((CLOCK)(CLOCK))
        ((Q)(clk_n(1)))
      )
      (_use (_entity . bistabil_j_k)
      )
    )
  )
  (_generate cnd2 0 64 (_for ~INTEGER~range~1~to~{N-2}~13 )
    (_instantiation Ci 0 65 (_component BISTABIL_J_K )
      (_port
        ((J)(VCC))
        ((K)(VCC))
        ((RESET)(GND))
        ((CLOCK)(clk_n(_index 1)))
        ((Q)(clk_n(_index 2)))
      )
      (_use (_entity . bistabil_j_k)
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~{N-2}~13 0 64 (_architecture )))
      (_subprogram
      )
    )
  )
  (_generate cnd3 0 68 (_if 3)
    (_instantiation Cn 0 69 (_component BISTABIL_J_K )
      (_port
        ((J)(VCC))
        ((K)(VCC))
        ((RESET)(GND))
        ((CLOCK)(clk_n(_index 4)))
        ((Q)(CLK))
      )
      (_use (_entity . bistabil_j_k)
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 44 \34\ (_entity ((i 34)))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~{N-1}}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(c 5))))))
    (_signal (_internal clk_n ~std_logic_vector{1~to~{N-1}}~13 0 56 (_architecture (_uni ))))
    (_signal (_internal VCC ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ((i 3))))))
    (_signal (_internal GND ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ((i 2))))))
    (_type (_internal ~INTEGER~range~1~to~{N-2}~13 0 64 (_scalar (_to (i 1)(c 6)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . STRUCTURAL 7 -1
  )
)
I 000049 55 1475          1620742262119 arh_buff
(_unit VHDL (buff 0 4 (arh_buff 0 10 ))
  (_version v33)
  (_time 1620742262119 2021.05.11 17:11:02)
  (_source (\./src/Buffer.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620742253028)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal SA ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_signal (_internal SB ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)))))
      (P1(_architecture 2 0 15 (_process (_simple)(_target(3))(_sensitivity(4)))))
      (P2(_architecture 3 0 19 (_process (_simple)(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_buff 4 -1
  )
)
I 000047 55 5309          1620743703587 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620743703587 2021.05.11 17:35:03)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 st38 (_to (i 0)(i 39)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(8)(2)(9)(3)(1)(5)(4)(7)(12)(11)(10)(27)))))
      (IESIRI(_architecture 2 0 204 (_process (_simple)(_target(23)(24)(18)(21)(16)(22)(13)(14)(17)(15)(19)(20)(25(0))(25(1))(25)(26))(_sensitivity(27))(_read(8)(2)(9)(1)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5309          1620744422412 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620744422412 2021.05.11 17:47:02)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 st38 (_to (i 0)(i 39)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(12)(10)(11)(1)(2)(3)(4)(7)(9)(8)(5)(27)))))
      (IESIRI(_architecture 2 0 204 (_process (_simple)(_target(24)(23)(20)(13)(17)(18)(19)(21)(22)(14)(15)(16)(25(0))(25(1))(25)(26))(_sensitivity(27))(_read(1)(2)(7)(9)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5316          1620748731810 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620748731810 2021.05.11 18:58:51)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 (_to (i 0)(i 38)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(12)(11)(10)(3)(4)(5)(2)(1)(8)(9)(7)(27)))))
      (IESIRI(_architecture 2 0 204 (_process (_simple)(_target(23)(24)(15)(20)(21)(22)(13)(16)(17)(14)(19)(18)(26)(25(0))(25(1))(25))(_sensitivity(27))(_read(2)(1)(8)(9)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 3 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5220          1620749145829 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620749145829 2021.05.11 19:05:45)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 (_to (i 0)(i 36)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(6)(0))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(8)(4)(5)(9)(3)(2)(1)(7)(10)(11)(12)(27)))))
      (IESIRI(_architecture 2 0 208 (_process (_simple)(_target(23)(24)(14)(18)(19)(20)(21)(22)(13)(15)(16)(17)(26)(25))(_sensitivity(27))(_read(8)(9)(2)(1)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000047 55 5249          1620750737455 arh_UC
(_unit VHDL (unitate_de_control 0 4 (arh_uc 0 14 ))
  (_version v33)
  (_time 1620750737455 2021.05.11 19:32:17)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620300491466)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 15 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 (_to (i 0)(i 37)))))
    (_signal (_internal STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 16 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 18 (_process (_simple)(_target(27))(_sensitivity(0)(6))(_read(28)))))
      (TRANZITII(_architecture 1 0 26 (_process (_simple)(_target(28))(_sensitivity(9)(4)(5)(3)(2)(1)(7)(8)(11)(10)(12)(27)))))
      (IESIRI(_architecture 2 0 212 (_process (_simple)(_target(24)(23)(13)(14)(15)(16)(18)(19)(22)(17)(20)(21)(25)(26))(_sensitivity(27))(_read(9)(2)(1)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000062 55 1672          1620826298502 arh_divizor_frecventa
(_unit VHDL (divizor_frecventa 1 5 (arh_divizor_frecventa 1 10 ))
  (_version v33)
  (_time 1620826298502 2021.05.12 16:31:38)
  (_source (\./src/divizor_de_frecventa.vhd\(\./src/divizor_3_sec.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296569641)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 1 11 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal count ~std_logic_vector{26~downto~0}~13 1 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__25(_architecture 1 1 25 (_assignment (_simple)(_alias((Q)(T)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_divizor_frecventa 2 -1
  )
)
I 000052 55 1362          1620826298767 ARH_DIVIZOR
(_unit VHDL (divizor_frecv_3_sec 0 32 (arh_divizor 0 36 ))
  (_version v33)
  (_time 1620826298767 2021.05.12 16:31:38)
  (_source (\./src/divizor_3_sec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826298714)
    (_use )
  )
  (_object
    (_port (_internal CLK_1_sec ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLK_3_sec ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_signal (_internal SGN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_variable (_internal numaratoare ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2))(_sensitivity(0)))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((CLK_3_sec)(SGN)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_DIVIZOR 2 -1
  )
)
I 000062 55 1672          1620826322861 arh_divizor_frecventa
(_unit VHDL (divizor_frecventa 1 5 (arh_divizor_frecventa 1 10 ))
  (_version v33)
  (_time 1620826322861 2021.05.12 16:32:02)
  (_source (\./src/divizor_de_frecventa.vhd\(\./src/divizor_3_sec.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296569641)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 1 11 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal count ~std_logic_vector{26~downto~0}~13 1 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__25(_architecture 1 1 25 (_assignment (_simple)(_alias((Q)(T)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_divizor_frecventa 2 -1
  )
)
I 000052 55 1362          1620826322962 ARH_DIVIZOR
(_unit VHDL (divizor_frecv_3_sec 0 32 (arh_divizor 0 36 ))
  (_version v33)
  (_time 1620826322962 2021.05.12 16:32:02)
  (_source (\./src/divizor_3_sec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826298714)
    (_use )
  )
  (_object
    (_port (_internal CLK_1_sec ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLK_3_sec ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_signal (_internal SGN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_variable (_internal numaratoare ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2))(_sensitivity(0)))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((CLK_3_sec)(SGN)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_DIVIZOR 2 -1
  )
)
I 000062 55 1672          1620826346530 arh_divizor_frecventa
(_unit VHDL (divizor_frecventa 1 5 (arh_divizor_frecventa 1 10 ))
  (_version v33)
  (_time 1620826346530 2021.05.12 16:32:26)
  (_source (\./src/divizor_de_frecventa.vhd\(\./src/divizor_3_sec.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296569641)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 1 11 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal count ~std_logic_vector{26~downto~0}~13 1 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__25(_architecture 1 1 25 (_assignment (_simple)(_alias((Q)(T)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_divizor_frecventa 2 -1
  )
)
I 000052 55 1362          1620826346625 ARH_DIVIZOR
(_unit VHDL (divizor_frecv_3_sec 0 32 (arh_divizor 0 36 ))
  (_version v33)
  (_time 1620826346625 2021.05.12 16:32:26)
  (_source (\./src/divizor_3_sec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826298714)
    (_use )
  )
  (_object
    (_port (_internal CLK_1_sec ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLK_3_sec ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_signal (_internal SGN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_variable (_internal numaratoare ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2))(_sensitivity(0)))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((CLK_3_sec)(SGN)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_DIVIZOR 2 -1
  )
)
I 000062 55 1672          1620826387161 arh_divizor_frecventa
(_unit VHDL (divizor_frecventa 1 5 (arh_divizor_frecventa 1 10 ))
  (_version v33)
  (_time 1620826387161 2021.05.12 16:33:07)
  (_source (\./src/divizor_de_frecventa.vhd\(\./src/divizor_3_sec.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296569641)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 1 11 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal count ~std_logic_vector{26~downto~0}~13 1 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__25(_architecture 1 1 25 (_assignment (_simple)(_alias((Q)(T)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_divizor_frecventa 2 -1
  )
)
I 000052 55 1362          1620826387254 ARH_DIVIZOR
(_unit VHDL (divizor_frecv_3_sec 0 32 (arh_divizor 0 36 ))
  (_version v33)
  (_time 1620826387253 2021.05.12 16:33:07)
  (_source (\./src/divizor_3_sec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826298714)
    (_use )
  )
  (_object
    (_port (_internal CLK_1_sec ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLK_3_sec ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_signal (_internal SGN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_variable (_internal numaratoare ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2))(_sensitivity(0)))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((CLK_3_sec)(SGN)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_DIVIZOR 2 -1
  )
)
V 000048 55 1711          1620826387342 arh_div
(_unit VHDL (divizor 0 31 (arh_div 0 67 ))
  (_version v33)
  (_time 1620826387341 2021.05.12 16:33:07)
  (_source (\./src/divizor_3_sec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826235964)
    (_use )
  )
  (_component
    (divizor_frecventa
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (divizor_frecv_3_sec
      (_object
        (_port (_internal CLK_1_sec ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal CLK_3_sec ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 77 (_component divizor_frecventa )
    (_port
      ((Clock)(CLK))
      ((Q)(T))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation c2 0 78 (_component divizor_frecv_3_sec )
    (_port
      ((CLK_1_sec)(T))
      ((CLK_3_sec)(CLK_div))
    )
    (_use (_entity . divizor_frecv_3_sec)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal CLK_div ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000049 55 1475          1620829506032 arh_buff
(_unit VHDL (buff 0 4 (arh_buff 0 10 ))
  (_version v33)
  (_time 1620829506033 2021.05.12 17:25:06)
  (_source (\./src/Buffer.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620742253028)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal SA ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_signal (_internal SB ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(5))(_sensitivity(2)(0)))))
      (P1(_architecture 2 0 15 (_process (_simple)(_target(3))(_sensitivity(4)))))
      (P2(_architecture 3 0 19 (_process (_simple)(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_buff 4 -1
  )
)
V 000062 55 1635          1620830321627 arh_divizor_frecventa
(_unit VHDL (divizor_frecventa 0 5 (arh_divizor_frecventa 0 10 ))
  (_version v33)
  (_time 1620830321627 2021.05.12 17:38:41)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620296569641)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal count ~std_logic_vector{26~downto~0}~13 0 14 (_process 0 ((_others(i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((Q)(T)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_divizor_frecventa 2 -1
  )
)
V 000047 55 5218          1620839157254 arh_UC
(_unit VHDL (unitate_de_control 0 5 (arh_uc 0 15 ))
  (_version v33)
  (_time 1620839157254 2021.05.12 20:05:57)
  (_source (\./src/organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620839151758)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~126 0 12 (_entity (_out ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal STARE_TYPE 0 16 (_enum init st0 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 st22 st23 st24 st25 st26 st27 st28 st29 st30 st31 st32 st33 st34 st35 st36 st37 (_to (i 0)(i 38)))))
    (_signal (_internal STARE STARE_TYPE 0 17 (_architecture (_uni ))))
    (_signal (_internal NXT_STARE STARE_TYPE 0 17 (_architecture (_uni ))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 19 (_process (_simple)(_target(26))(_sensitivity(0))(_read(27)))))
      (TRANZITII(_architecture 1 0 27 (_process (_simple)(_target(27))(_sensitivity(9)(10)(11)(4)(2)(1)(3)(5)(6)(7)(8)(26)))))
      (IESIRI(_architecture 2 0 205 (_process (_simple)(_target(23)(16)(13)(14)(17)(21)(22)(18)(12)(19)(15)(20)(25)(24(0))(24(1))(24))(_sensitivity(26))(_read(2)(1)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (3 3 3 3 )
    (2 2 )
    (3 3 2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 3 )
    (3 3 )
    (2 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 3 )
    (3 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (3 2 )
    (3 2 )
  )
  (_model . arh_UC 3 -1
  )
)
I 000049 55 12808         1620839190700 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620839190699 2021.05.12 20:06:30)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620839190646)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1324 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1330 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000052 55 1361          1620839914145 ARH_DIVIZOR
(_unit VHDL (divizor_frecv_3_sec 0 32 (arh_divizor 0 9 ))
  (_version v33)
  (_time 1620839914151 2021.05.12 20:18:34)
  (_source (\./src/divizor_3_sec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826298714)
    (_use )
  )
  (_object
    (_port (_internal CLK_1_sec ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLK_3_sec ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_signal (_internal SGN ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_variable (_internal numaratoare ~extSTD.STANDARD.INTEGER 0 13 (_process 0 ((i 0)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((CLK_3_sec)(SGN)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_DIVIZOR 2 -1
  )
)
I 000056 55 15115         1620843180144 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620843180144 2021.05.12 21:13:00)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620843157345)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1318 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~1322 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~1324 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1326 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1334 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~1336 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1338 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (divizor_frecv_3_sec
      (_object
        (_port (_internal CLK_1_sec ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal CLK_3_sec ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (Buff
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 81 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
    (_use (_entity . mux_4_1)
    )
  )
  (_instantiation C2 0 84 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 85 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(Reset))
      ((MODE)(S_sgn))
      ((CLK)(CLK_final))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 87 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div_1_sec))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 88 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
    (_use (_entity . comparator_4_biti)
    )
  )
  (_instantiation C6 0 90 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 91 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK))
      ((anod)(AN))
      ((catod)(CAT))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 92 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div_1_sec))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation C9 0 93 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK))
      ((Reset)(Reset))
      ((Qn)(S_sgn))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C10 0 94 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
    (_use (_entity . mux_2_1)
    )
  )
  (_instantiation c11 0 95 (_component divizor_frecv_3_sec )
    (_port
      ((CLK_1_sec)(CLK))
      ((CLK_3_sec)(CLK_div_3_sec))
    )
    (_use (_entity . divizor_frecv_3_sec)
    )
  )
  (_instantiation c12 0 96 (_component Buff )
    (_port
      ((S)(viteza))
      ((A)(CLK_div_3_sec))
      ((B)(CLK_div_1_sec))
      ((Y)(CLK_final))
    )
    (_use (_entity . buff)
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal viteza ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CAT ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal E0 ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni ))))
    (_signal (_internal CLK_div_1_sec ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal CLK_div_3_sec ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal CLK_final ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{3~downto~0}~1340 0 74 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1340 0 75 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{3~downto~0}~1340 0 76 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_process
      (line__82(_architecture 0 0 82 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(20))(_sensitivity(29)))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(22))(_sensitivity(28)))))
      (line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(19))(_sensitivity(31)))))
      (line__89(_architecture 3 0 89 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(18))(_sensitivity(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
V 000049 55 13013         1620843225620 arh_lift
(_unit VHDL (automat_lift 0 7 (arh_lift 0 12 ))
  (_version v33)
  (_time 1620843225619 2021.05.12 21:13:45)
  (_source (\./src/automat_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620843225487)
    (_use )
  )
  (_component
    (verif_buton
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal BTN_DB ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (UNITATE_DE_CONTROL
      (_object
        (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~134 0 17 (_entity (_in ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (UNITATE_DE_EXECUTIE
      (_object
        (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal viteza ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Date_in ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1312 0 23 (_entity (_in ))))
        (_port (_internal SW ~std_logic_vector{3~downto~0}~1314 0 23 (_entity (_in ))))
        (_port (_internal CAT ~std_logic_vector{6~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Date_out ~std_logic_vector{1~downto~0}~1316 0 24 (_entity (_out ))))
        (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~1318 0 24 (_entity (_out ))))
        (_port (_internal T5 ~std_logic_vector{2~downto~0}~1320 0 24 (_entity (_out ))))
        (_port (_internal E0 ~std_logic_vector{3~downto~0}~1322 0 24 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~1324 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation b 0 35 (_component verif_buton )
    (_port
      ((BTN)(B_confirmare))
      ((CLK)(CLK))
      ((BTN_DB)(B_conf))
    )
    (_use (_entity . verif_buton)
    )
  )
  (_instantiation uc 0 36 (_component UNITATE_DE_CONTROL )
    (_port
      ((Clock)(CLK))
      ((Loc_comanda)(Loc_comanda))
      ((Directie)(Directie))
      ((z_obstacol)(z_obstacol))
      ((z_greutate)(z_greutate))
      ((B_confirmare)(B_conf))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((E)(E0_sgn))
      ((T5)(T5_sgn))
      ((LED)(LED))
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
    )
    (_use (_entity . unitate_de_control)
    )
  )
  (_instantiation ue 0 37 (_component UNITATE_DE_EXECUTIE )
    (_port
      ((z_buton)(z_buton_sgn))
      ((usa_inchisa)(usa_inchisa_sgn))
      ((RESET)(RESET_sgn))
      ((C_select)(C_select_sgn))
      ((D_in)(D_in_sgn))
      ((EN_T5)(EN_T5_sgn))
      ((R_T5)(R_T5_sgn))
      ((C_up)(C_up_sgn))
      ((SEL_bis)(SEL_bis_sgn))
      ((LD_verif)(LD_verif_sgn))
      ((EN_verif)(EN_verif_sgn))
      ((CLK)(CLK))
      ((viteza)(viteza))
      ((Date_in)(Date_in_sgn))
      ((SEL)(SEL_sgn))
      ((SW)(SW))
      ((CAT)(CATOD))
      ((Date_out)(Date_out_sgn))
      ((Sens_cmp)(Sens_cmp_sgn))
      ((S)(S_sgn))
      ((Etaj_curent)(Etaj_curent_sgn))
      ((T5)(T5_sgn))
      ((E0)(E0_sgn))
      ((AN)(ANOD))
    )
    (_use (_entity . unitate_de_executie)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Loc_comanda ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Directie ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_obstacol ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal z_greutate ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B_confirmare ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal viteza ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal B_conf ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal z_buton_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal usa_inchisa_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal RESET_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_select_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal D_in_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal R_T5_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal C_up_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal SEL_bis_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal LD_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal EN_verif_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Date_in_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal SEL_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_signal (_internal Date_out_sgn ~std_logic_vector{1~downto~0}~1326 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_signal (_internal E0_sgn ~std_logic_vector{3~downto~0}~1328 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal T5_sgn ~std_logic_vector{2~downto~0}~1330 0 33 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000056 55 15125         1620844372950 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620844372949 2021.05.12 21:32:52)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620843157345)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1318 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~1322 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~1324 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1326 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1334 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~1336 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1338 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (divizor_frecv_3_sec
      (_object
        (_port (_internal CLK_1_sec ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal CLK_3_sec ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (Buff
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 81 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
    (_use (_entity . mux_4_1)
    )
  )
  (_instantiation C2 0 84 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 85 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(Reset))
      ((MODE)(S_sgn))
      ((CLK)(CLK_final))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 87 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div_1_sec))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 88 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
    (_use (_entity . comparator_4_biti)
    )
  )
  (_instantiation C6 0 90 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 91 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK))
      ((anod)(AN))
      ((catod)(CAT))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 92 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div_1_sec))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation C9 0 93 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK))
      ((Reset)(Reset))
      ((Qn)(S_sgn))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C10 0 94 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
    (_use (_entity . mux_2_1)
    )
  )
  (_instantiation c11 0 95 (_component divizor_frecv_3_sec )
    (_port
      ((CLK_1_sec)(CLK_div_1_sec))
      ((CLK_3_sec)(CLK_div_3_sec))
    )
    (_use (_entity . divizor_frecv_3_sec)
    )
  )
  (_instantiation c12 0 96 (_component Buff )
    (_port
      ((S)(viteza))
      ((A)(CLK_div_3_sec))
      ((B)(CLK_div_1_sec))
      ((Y)(CLK_final))
    )
    (_use (_entity . buff)
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal viteza ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CAT ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal E0 ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni ))))
    (_signal (_internal CLK_div_1_sec ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal CLK_div_3_sec ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal CLK_final ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{3~downto~0}~1340 0 74 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1340 0 75 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{3~downto~0}~1340 0 76 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_process
      (line__82(_architecture 0 0 82 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(20))(_sensitivity(29)))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(22))(_sensitivity(28)))))
      (line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(19))(_sensitivity(31)))))
      (line__89(_architecture 3 0 89 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(18))(_sensitivity(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
V 000056 55 15125         1620846065123 ARH_STRUCTURALA
(_unit VHDL (unitate_de_executie 0 7 (arh_structurala 0 12 ))
  (_version v33)
  (_time 1620846065123 2021.05.12 22:01:05)
  (_source (\./src/unitate_de_executie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620843157345)
    (_use )
  )
  (_component
    (MUX_4_1
      (_object
        (_port (_internal I0 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1316 0 14 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{1~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1318 0 15 (_entity (_out ))))
      )
    )
    (MEMORIE_RAM
      (_object
        (_port (_internal A_RAM ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal I_RAM ~std_logic_vector{1~downto~0}~1322 0 19 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal WE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D_RAM ~std_logic_vector{1~downto~0}~1324 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_ETAJE
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1326 0 24 (_entity (_out ))))
      )
    )
    (NUMARATOR_5_SEC
      (_object
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (COMPARATOR_4_BITI
      (_object
        (_port (_internal N1 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal N2 ~std_logic_vector{3~downto~0}~1330 0 33 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (NUMARATOR_MEMORIE
      (_object
        (_port (_internal LD ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1334 0 37 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal digit ~std_logic_vector{3~downto~0}~1336 0 41 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1338 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (divizor_frecventa
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (BISTABIL_D
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Qn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (divizor_frecv_3_sec
      (_object
        (_port (_internal CLK_1_sec ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal CLK_3_sec ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (Buff
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 81 (_component MUX_4_1 )
    (_port
      ((I0)(E_sgn))
      ((I1)(SW))
      ((I2)(Etaj_curent_sgn))
      ((I3)(I3_sgn))
      ((S)(SEL))
      ((Y)(Adresa_etaj))
    )
    (_use (_entity . mux_4_1)
    )
  )
  (_instantiation C2 0 84 (_component MEMORIE_RAM )
    (_port
      ((A_RAM)(Adresa_etaj))
      ((I_RAM)(Date_in))
      ((CS)(C_select))
      ((WE)(z_buton))
      ((CLOCK)(CLK))
      ((D_RAM)(Date_out))
    )
    (_use (_entity . memorie_ram)
    )
  )
  (_instantiation C3 0 85 (_component NUMARATOR_ETAJE )
    (_port
      ((R)(Reset))
      ((MODE)(S_sgn))
      ((CLK)(CLK_final))
      ((EN)(usa_inchisa))
      ((Q)(Etaj_curent_sgn))
    )
    (_use (_entity . numarator_etaje)
    )
  )
  (_instantiation C4 0 87 (_component NUMARATOR_5_SEC )
    (_port
      ((R)(R_T5))
      ((EN)(EN_T5))
      ((CLK)(CLK_div_1_sec))
      ((Q)(T5))
    )
    (_use (_entity . numarator_5_sec)
    )
  )
  (_instantiation C5 0 88 (_component COMPARATOR_4_BITI )
    (_port
      ((N1)(SW))
      ((N2)(Etaj_curent_sgn))
      ((F)(Sens_cmp_sgn))
    )
    (_use (_entity . comparator_4_biti)
    )
  )
  (_instantiation C6 0 90 (_component NUMARATOR_MEMORIE )
    (_port
      ((LD)(LD_verif))
      ((CLOCK)(CLK))
      ((MODE)(C_up))
      ((EN)(EN_verif))
      ((D)(Etaj_curent_sgn))
      ((Q)(E_sgn))
    )
    (_use (_entity . numarator_memorie)
    )
  )
  (_instantiation C7 0 91 (_component afisor )
    (_port
      ((digit)(Etaj_curent_sgn))
      ((CLOCK)(CLK))
      ((anod)(AN))
      ((catod)(CAT))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C8 0 92 (_component divizor_frecventa )
    (_port
      ((CLOCK)(CLK))
      ((Q)(CLK_div_1_sec))
    )
    (_use (_entity . divizor_frecventa)
    )
  )
  (_instantiation C9 0 93 (_component BISTABIL_D )
    (_port
      ((D)(Y_sgn))
      ((CLOCK)(CLK))
      ((Reset)(Reset))
      ((Qn)(S_sgn))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C10 0 94 (_component MUX_2_1 )
    (_port
      ((I0)(S_sgn))
      ((I1)(D_in))
      ((S)(SEL_bis))
      ((Y)(Y_sgn))
    )
    (_use (_entity . mux_2_1)
    )
  )
  (_instantiation c11 0 95 (_component divizor_frecv_3_sec )
    (_port
      ((CLK_1_sec)(CLK_div_1_sec))
      ((CLK_3_sec)(CLK_div_3_sec))
    )
    (_use (_entity . divizor_frecv_3_sec)
    )
  )
  (_instantiation c12 0 96 (_component Buff )
    (_port
      ((S)(viteza))
      ((A)(CLK_div_3_sec))
      ((B)(CLK_div_1_sec))
      ((Y)(CLK_final))
    )
    (_use (_entity . buff)
    )
  )
  (_object
    (_port (_internal z_buton ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal usa_inchisa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_select ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R_T5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_up ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal SEL_bis ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LD_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal EN_verif ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal viteza ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_in ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SW ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal CAT ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Date_out ~std_logic_vector{1~downto~0}~124 0 9 (_entity (_out ))))
    (_port (_internal Sens_cmp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Etaj_curent ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal T5 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal E0 ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Adresa_etaj ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni ))))
    (_signal (_internal CLK_div_1_sec ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal CLK_div_3_sec ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal CLK_final ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal E_sgn ~std_logic_vector{3~downto~0}~1340 0 74 (_architecture (_uni ))))
    (_signal (_internal Etaj_curent_sgn ~std_logic_vector{3~downto~0}~1340 0 75 (_architecture (_uni ))))
    (_signal (_internal I3_sgn ~std_logic_vector{3~downto~0}~1340 0 76 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal S_sgn ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Sens_cmp_sgn ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Y_sgn ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_process
      (line__82(_architecture 0 0 82 (_assignment (_simple)(_alias((Etaj_curent)(Etaj_curent_sgn)))(_target(20))(_sensitivity(29)))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_alias((E0)(E_sgn)))(_target(22))(_sensitivity(28)))))
      (line__86(_architecture 2 0 86 (_assignment (_simple)(_alias((S)(S_sgn)))(_target(19))(_sensitivity(31)))))
      (line__89(_architecture 3 0 89 (_assignment (_simple)(_alias((Sens_cmp)(Sens_cmp_sgn)))(_target(18))(_sensitivity(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_STRUCTURALA 4 -1
  )
)
