// Seed: 2251513168
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output tri0 id_2,
    input wire id_3,
    output tri1 id_4,
    input supply0 id_5,
    output wand id_6,
    output wand id_7,
    output wire id_8,
    output tri0 id_9,
    input tri1 id_10,
    input wor id_11
    , id_22,
    output tri0 id_12,
    input uwire id_13,
    input supply1 id_14,
    output tri id_15,
    output tri0 id_16,
    input supply1 id_17,
    input tri0 id_18,
    output uwire id_19,
    input wand id_20
);
  wand id_23 = {id_20, id_5} ? 1'b0 : {1{id_17}};
  module_0();
  assign id_23 = id_0 == 1 ? id_23 : id_11;
  wire id_24, id_25, id_26;
endmodule
