#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x105af40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x105b0d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x104c2d0 .functor NOT 1, L_0x10b7e70, C4<0>, C4<0>, C4<0>;
L_0x10b7c50 .functor XOR 2, L_0x10b7af0, L_0x10b7bb0, C4<00>, C4<00>;
L_0x10b7d60 .functor XOR 2, L_0x10b7c50, L_0x10b7cc0, C4<00>, C4<00>;
v0x10af7b0_0 .net *"_ivl_10", 1 0, L_0x10b7cc0;  1 drivers
v0x10af8b0_0 .net *"_ivl_12", 1 0, L_0x10b7d60;  1 drivers
v0x10af990_0 .net *"_ivl_2", 1 0, L_0x10b2b70;  1 drivers
v0x10afa50_0 .net *"_ivl_4", 1 0, L_0x10b7af0;  1 drivers
v0x10afb30_0 .net *"_ivl_6", 1 0, L_0x10b7bb0;  1 drivers
v0x10afc60_0 .net *"_ivl_8", 1 0, L_0x10b7c50;  1 drivers
v0x10afd40_0 .net "a", 0 0, v0x10aa470_0;  1 drivers
v0x10afde0_0 .net "b", 0 0, v0x10aa510_0;  1 drivers
v0x10afe80_0 .net "c", 0 0, v0x10aa5b0_0;  1 drivers
v0x10aff20_0 .var "clk", 0 0;
v0x10affc0_0 .net "d", 0 0, v0x10aa6f0_0;  1 drivers
v0x10b0060_0 .net "out_pos_dut", 0 0, L_0x10b7740;  1 drivers
v0x10b0100_0 .net "out_pos_ref", 0 0, L_0x10b1630;  1 drivers
v0x10b01a0_0 .net "out_sop_dut", 0 0, L_0x10b2590;  1 drivers
v0x10b0240_0 .net "out_sop_ref", 0 0, L_0x1084c20;  1 drivers
v0x10b02e0_0 .var/2u "stats1", 223 0;
v0x10b0380_0 .var/2u "strobe", 0 0;
v0x10b0420_0 .net "tb_match", 0 0, L_0x10b7e70;  1 drivers
v0x10b04f0_0 .net "tb_mismatch", 0 0, L_0x104c2d0;  1 drivers
v0x10b0590_0 .net "wavedrom_enable", 0 0, v0x10aa9c0_0;  1 drivers
v0x10b0660_0 .net "wavedrom_title", 511 0, v0x10aaa60_0;  1 drivers
L_0x10b2b70 .concat [ 1 1 0 0], L_0x10b1630, L_0x1084c20;
L_0x10b7af0 .concat [ 1 1 0 0], L_0x10b1630, L_0x1084c20;
L_0x10b7bb0 .concat [ 1 1 0 0], L_0x10b7740, L_0x10b2590;
L_0x10b7cc0 .concat [ 1 1 0 0], L_0x10b1630, L_0x1084c20;
L_0x10b7e70 .cmp/eeq 2, L_0x10b2b70, L_0x10b7d60;
S_0x105b260 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x105b0d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x104c6b0 .functor AND 1, v0x10aa5b0_0, v0x10aa6f0_0, C4<1>, C4<1>;
L_0x104ca90 .functor NOT 1, v0x10aa470_0, C4<0>, C4<0>, C4<0>;
L_0x104ce70 .functor NOT 1, v0x10aa510_0, C4<0>, C4<0>, C4<0>;
L_0x104d0f0 .functor AND 1, L_0x104ca90, L_0x104ce70, C4<1>, C4<1>;
L_0x1065b50 .functor AND 1, L_0x104d0f0, v0x10aa5b0_0, C4<1>, C4<1>;
L_0x1084c20 .functor OR 1, L_0x104c6b0, L_0x1065b50, C4<0>, C4<0>;
L_0x10b0ab0 .functor NOT 1, v0x10aa510_0, C4<0>, C4<0>, C4<0>;
L_0x10b0b20 .functor OR 1, L_0x10b0ab0, v0x10aa6f0_0, C4<0>, C4<0>;
L_0x10b0c30 .functor AND 1, v0x10aa5b0_0, L_0x10b0b20, C4<1>, C4<1>;
L_0x10b0cf0 .functor NOT 1, v0x10aa470_0, C4<0>, C4<0>, C4<0>;
L_0x10b0dc0 .functor OR 1, L_0x10b0cf0, v0x10aa510_0, C4<0>, C4<0>;
L_0x10b0e30 .functor AND 1, L_0x10b0c30, L_0x10b0dc0, C4<1>, C4<1>;
L_0x10b0fb0 .functor NOT 1, v0x10aa510_0, C4<0>, C4<0>, C4<0>;
L_0x10b1020 .functor OR 1, L_0x10b0fb0, v0x10aa6f0_0, C4<0>, C4<0>;
L_0x10b0f40 .functor AND 1, v0x10aa5b0_0, L_0x10b1020, C4<1>, C4<1>;
L_0x10b11b0 .functor NOT 1, v0x10aa470_0, C4<0>, C4<0>, C4<0>;
L_0x10b12b0 .functor OR 1, L_0x10b11b0, v0x10aa6f0_0, C4<0>, C4<0>;
L_0x10b1370 .functor AND 1, L_0x10b0f40, L_0x10b12b0, C4<1>, C4<1>;
L_0x10b1520 .functor XNOR 1, L_0x10b0e30, L_0x10b1370, C4<0>, C4<0>;
v0x104bc00_0 .net *"_ivl_0", 0 0, L_0x104c6b0;  1 drivers
v0x104c000_0 .net *"_ivl_12", 0 0, L_0x10b0ab0;  1 drivers
v0x104c3e0_0 .net *"_ivl_14", 0 0, L_0x10b0b20;  1 drivers
v0x104c7c0_0 .net *"_ivl_16", 0 0, L_0x10b0c30;  1 drivers
v0x104cba0_0 .net *"_ivl_18", 0 0, L_0x10b0cf0;  1 drivers
v0x104cf80_0 .net *"_ivl_2", 0 0, L_0x104ca90;  1 drivers
v0x104d200_0 .net *"_ivl_20", 0 0, L_0x10b0dc0;  1 drivers
v0x10a89e0_0 .net *"_ivl_24", 0 0, L_0x10b0fb0;  1 drivers
v0x10a8ac0_0 .net *"_ivl_26", 0 0, L_0x10b1020;  1 drivers
v0x10a8ba0_0 .net *"_ivl_28", 0 0, L_0x10b0f40;  1 drivers
v0x10a8c80_0 .net *"_ivl_30", 0 0, L_0x10b11b0;  1 drivers
v0x10a8d60_0 .net *"_ivl_32", 0 0, L_0x10b12b0;  1 drivers
v0x10a8e40_0 .net *"_ivl_36", 0 0, L_0x10b1520;  1 drivers
L_0x7f092f92c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x10a8f00_0 .net *"_ivl_38", 0 0, L_0x7f092f92c018;  1 drivers
v0x10a8fe0_0 .net *"_ivl_4", 0 0, L_0x104ce70;  1 drivers
v0x10a90c0_0 .net *"_ivl_6", 0 0, L_0x104d0f0;  1 drivers
v0x10a91a0_0 .net *"_ivl_8", 0 0, L_0x1065b50;  1 drivers
v0x10a9280_0 .net "a", 0 0, v0x10aa470_0;  alias, 1 drivers
v0x10a9340_0 .net "b", 0 0, v0x10aa510_0;  alias, 1 drivers
v0x10a9400_0 .net "c", 0 0, v0x10aa5b0_0;  alias, 1 drivers
v0x10a94c0_0 .net "d", 0 0, v0x10aa6f0_0;  alias, 1 drivers
v0x10a9580_0 .net "out_pos", 0 0, L_0x10b1630;  alias, 1 drivers
v0x10a9640_0 .net "out_sop", 0 0, L_0x1084c20;  alias, 1 drivers
v0x10a9700_0 .net "pos0", 0 0, L_0x10b0e30;  1 drivers
v0x10a97c0_0 .net "pos1", 0 0, L_0x10b1370;  1 drivers
L_0x10b1630 .functor MUXZ 1, L_0x7f092f92c018, L_0x10b0e30, L_0x10b1520, C4<>;
S_0x10a9940 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x105b0d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x10aa470_0 .var "a", 0 0;
v0x10aa510_0 .var "b", 0 0;
v0x10aa5b0_0 .var "c", 0 0;
v0x10aa650_0 .net "clk", 0 0, v0x10aff20_0;  1 drivers
v0x10aa6f0_0 .var "d", 0 0;
v0x10aa7e0_0 .var/2u "fail", 0 0;
v0x10aa880_0 .var/2u "fail1", 0 0;
v0x10aa920_0 .net "tb_match", 0 0, L_0x10b7e70;  alias, 1 drivers
v0x10aa9c0_0 .var "wavedrom_enable", 0 0;
v0x10aaa60_0 .var "wavedrom_title", 511 0;
E_0x10598b0/0 .event negedge, v0x10aa650_0;
E_0x10598b0/1 .event posedge, v0x10aa650_0;
E_0x10598b0 .event/or E_0x10598b0/0, E_0x10598b0/1;
S_0x10a9c70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x10a9940;
 .timescale -12 -12;
v0x10a9eb0_0 .var/2s "i", 31 0;
E_0x1059750 .event posedge, v0x10aa650_0;
S_0x10a9fb0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x10a9940;
 .timescale -12 -12;
v0x10aa1b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10aa290 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x10a9940;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x10aac40 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x105b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10b17e0 .functor NOT 1, v0x10aa510_0, C4<0>, C4<0>, C4<0>;
L_0x10b1980 .functor AND 1, v0x10aa470_0, L_0x10b17e0, C4<1>, C4<1>;
L_0x10b1a60 .functor NOT 1, v0x10aa5b0_0, C4<0>, C4<0>, C4<0>;
L_0x10b1be0 .functor AND 1, L_0x10b1980, L_0x10b1a60, C4<1>, C4<1>;
L_0x10b1d20 .functor NOT 1, v0x10aa6f0_0, C4<0>, C4<0>, C4<0>;
L_0x10b1ea0 .functor AND 1, L_0x10b1be0, L_0x10b1d20, C4<1>, C4<1>;
L_0x10b1ff0 .functor NOT 1, v0x10aa470_0, C4<0>, C4<0>, C4<0>;
L_0x10b2170 .functor AND 1, L_0x10b1ff0, v0x10aa510_0, C4<1>, C4<1>;
L_0x10b2280 .functor AND 1, L_0x10b2170, v0x10aa5b0_0, C4<1>, C4<1>;
L_0x10b2340 .functor AND 1, L_0x10b2280, v0x10aa6f0_0, C4<1>, C4<1>;
L_0x10b2460 .functor OR 1, L_0x10b1ea0, L_0x10b2340, C4<0>, C4<0>;
L_0x10b2520 .functor AND 1, v0x10aa470_0, v0x10aa510_0, C4<1>, C4<1>;
L_0x10b2600 .functor AND 1, L_0x10b2520, v0x10aa5b0_0, C4<1>, C4<1>;
L_0x10b26c0 .functor AND 1, L_0x10b2600, v0x10aa6f0_0, C4<1>, C4<1>;
L_0x10b2590 .functor OR 1, L_0x10b2460, L_0x10b26c0, C4<0>, C4<0>;
L_0x10b28f0 .functor NOT 1, v0x10aa470_0, C4<0>, C4<0>, C4<0>;
L_0x10b29f0 .functor NOT 1, v0x10aa510_0, C4<0>, C4<0>, C4<0>;
L_0x10b2a60 .functor OR 1, L_0x10b28f0, L_0x10b29f0, C4<0>, C4<0>;
L_0x10b2c10 .functor NOT 1, v0x10aa5b0_0, C4<0>, C4<0>, C4<0>;
L_0x10b2c80 .functor OR 1, L_0x10b2a60, L_0x10b2c10, C4<0>, C4<0>;
L_0x10b2e40 .functor NOT 1, v0x10aa6f0_0, C4<0>, C4<0>, C4<0>;
L_0x10b2eb0 .functor OR 1, L_0x10b2c80, L_0x10b2e40, C4<0>, C4<0>;
L_0x10b3080 .functor NOT 1, v0x10aa470_0, C4<0>, C4<0>, C4<0>;
L_0x10b30f0 .functor NOT 1, v0x10aa510_0, C4<0>, C4<0>, C4<0>;
L_0x10b3230 .functor OR 1, L_0x10b3080, L_0x10b30f0, C4<0>, C4<0>;
L_0x10b3340 .functor NOT 1, v0x10aa5b0_0, C4<0>, C4<0>, C4<0>;
L_0x10b3490 .functor OR 1, L_0x10b3230, L_0x10b3340, C4<0>, C4<0>;
L_0x10b35a0 .functor OR 1, L_0x10b3490, v0x10aa6f0_0, C4<0>, C4<0>;
L_0x10b3750 .functor AND 1, L_0x10b2eb0, L_0x10b35a0, C4<1>, C4<1>;
L_0x10b3860 .functor OR 1, v0x10aa470_0, v0x10aa510_0, C4<0>, C4<0>;
L_0x10b39d0 .functor NOT 1, v0x10aa5b0_0, C4<0>, C4<0>, C4<0>;
L_0x10b3a40 .functor OR 1, L_0x10b3860, L_0x10b39d0, C4<0>, C4<0>;
L_0x10b3c60 .functor NOT 1, v0x10aa6f0_0, C4<0>, C4<0>, C4<0>;
L_0x10b3cd0 .functor OR 1, L_0x10b3a40, L_0x10b3c60, C4<0>, C4<0>;
L_0x10b3f00 .functor AND 1, L_0x10b3750, L_0x10b3cd0, C4<1>, C4<1>;
L_0x10b4010 .functor OR 1, v0x10aa470_0, v0x10aa510_0, C4<0>, C4<0>;
L_0x10b41b0 .functor NOT 1, v0x10aa5b0_0, C4<0>, C4<0>, C4<0>;
L_0x10b4220 .functor OR 1, L_0x10b4010, L_0x10b41b0, C4<0>, C4<0>;
L_0x10b4080 .functor OR 1, L_0x10b4220, v0x10aa6f0_0, C4<0>, C4<0>;
L_0x10b4140 .functor AND 1, L_0x10b3f00, L_0x10b4080, C4<1>, C4<1>;
L_0x10b4660 .functor OR 1, v0x10aa470_0, v0x10aa510_0, C4<0>, C4<0>;
L_0x10b46d0 .functor OR 1, L_0x10b4660, v0x10aa5b0_0, C4<0>, C4<0>;
L_0x10b48f0 .functor NOT 1, v0x10aa6f0_0, C4<0>, C4<0>, C4<0>;
L_0x10b4960 .functor OR 1, L_0x10b46d0, L_0x10b48f0, C4<0>, C4<0>;
L_0x10b4be0 .functor AND 1, L_0x10b4140, L_0x10b4960, C4<1>, C4<1>;
L_0x10b4cf0 .functor OR 1, v0x10aa470_0, v0x10aa510_0, C4<0>, C4<0>;
L_0x10b4ee0 .functor OR 1, L_0x10b4cf0, v0x10aa5b0_0, C4<0>, C4<0>;
L_0x10b51b0 .functor OR 1, L_0x10b4ee0, v0x10aa6f0_0, C4<0>, C4<0>;
L_0x10b5610 .functor AND 1, L_0x10b4be0, L_0x10b51b0, C4<1>, C4<1>;
L_0x10b5720 .functor NOT 1, v0x10aa470_0, C4<0>, C4<0>, C4<0>;
L_0x10b5b40 .functor OR 1, L_0x10b5720, v0x10aa510_0, C4<0>, C4<0>;
L_0x10b5c00 .functor NOT 1, v0x10aa5b0_0, C4<0>, C4<0>, C4<0>;
L_0x10b5e20 .functor OR 1, L_0x10b5b40, L_0x10b5c00, C4<0>, C4<0>;
L_0x10b5f30 .functor OR 1, L_0x10b5e20, v0x10aa6f0_0, C4<0>, C4<0>;
L_0x10b61b0 .functor AND 1, L_0x10b5610, L_0x10b5f30, C4<1>, C4<1>;
L_0x10b62c0 .functor NOT 1, v0x10aa470_0, C4<0>, C4<0>, C4<0>;
L_0x10b6500 .functor OR 1, L_0x10b62c0, v0x10aa510_0, C4<0>, C4<0>;
L_0x10b65c0 .functor OR 1, L_0x10b6500, v0x10aa5b0_0, C4<0>, C4<0>;
L_0x10b6860 .functor NOT 1, v0x10aa6f0_0, C4<0>, C4<0>, C4<0>;
L_0x10b68d0 .functor OR 1, L_0x10b65c0, L_0x10b6860, C4<0>, C4<0>;
L_0x10b6bd0 .functor AND 1, L_0x10b61b0, L_0x10b68d0, C4<1>, C4<1>;
L_0x10b6ce0 .functor NOT 1, v0x10aa470_0, C4<0>, C4<0>, C4<0>;
L_0x10b6f50 .functor NOT 1, v0x10aa510_0, C4<0>, C4<0>, C4<0>;
L_0x10b6fc0 .functor OR 1, L_0x10b6ce0, L_0x10b6f50, C4<0>, C4<0>;
L_0x10b72e0 .functor NOT 1, v0x10aa5b0_0, C4<0>, C4<0>, C4<0>;
L_0x10b7350 .functor OR 1, L_0x10b6fc0, L_0x10b72e0, C4<0>, C4<0>;
L_0x10b7680 .functor OR 1, L_0x10b7350, v0x10aa6f0_0, C4<0>, C4<0>;
L_0x10b7740 .functor AND 1, L_0x10b6bd0, L_0x10b7680, C4<1>, C4<1>;
v0x10aae00_0 .net *"_ivl_0", 0 0, L_0x10b17e0;  1 drivers
v0x10aaee0_0 .net *"_ivl_10", 0 0, L_0x10b1ea0;  1 drivers
v0x10aafc0_0 .net *"_ivl_100", 0 0, L_0x10b5b40;  1 drivers
v0x10ab0b0_0 .net *"_ivl_102", 0 0, L_0x10b5c00;  1 drivers
v0x10ab190_0 .net *"_ivl_104", 0 0, L_0x10b5e20;  1 drivers
v0x10ab2c0_0 .net *"_ivl_106", 0 0, L_0x10b5f30;  1 drivers
v0x10ab3a0_0 .net *"_ivl_108", 0 0, L_0x10b61b0;  1 drivers
v0x10ab480_0 .net *"_ivl_110", 0 0, L_0x10b62c0;  1 drivers
v0x10ab560_0 .net *"_ivl_112", 0 0, L_0x10b6500;  1 drivers
v0x10ab6d0_0 .net *"_ivl_114", 0 0, L_0x10b65c0;  1 drivers
v0x10ab7b0_0 .net *"_ivl_116", 0 0, L_0x10b6860;  1 drivers
v0x10ab890_0 .net *"_ivl_118", 0 0, L_0x10b68d0;  1 drivers
v0x10ab970_0 .net *"_ivl_12", 0 0, L_0x10b1ff0;  1 drivers
v0x10aba50_0 .net *"_ivl_120", 0 0, L_0x10b6bd0;  1 drivers
v0x10abb30_0 .net *"_ivl_122", 0 0, L_0x10b6ce0;  1 drivers
v0x10abc10_0 .net *"_ivl_124", 0 0, L_0x10b6f50;  1 drivers
v0x10abcf0_0 .net *"_ivl_126", 0 0, L_0x10b6fc0;  1 drivers
v0x10abee0_0 .net *"_ivl_128", 0 0, L_0x10b72e0;  1 drivers
v0x10abfc0_0 .net *"_ivl_130", 0 0, L_0x10b7350;  1 drivers
v0x10ac0a0_0 .net *"_ivl_132", 0 0, L_0x10b7680;  1 drivers
v0x10ac180_0 .net *"_ivl_14", 0 0, L_0x10b2170;  1 drivers
v0x10ac260_0 .net *"_ivl_16", 0 0, L_0x10b2280;  1 drivers
v0x10ac340_0 .net *"_ivl_18", 0 0, L_0x10b2340;  1 drivers
v0x10ac420_0 .net *"_ivl_2", 0 0, L_0x10b1980;  1 drivers
v0x10ac500_0 .net *"_ivl_20", 0 0, L_0x10b2460;  1 drivers
v0x10ac5e0_0 .net *"_ivl_22", 0 0, L_0x10b2520;  1 drivers
v0x10ac6c0_0 .net *"_ivl_24", 0 0, L_0x10b2600;  1 drivers
v0x10ac7a0_0 .net *"_ivl_26", 0 0, L_0x10b26c0;  1 drivers
v0x10ac880_0 .net *"_ivl_30", 0 0, L_0x10b28f0;  1 drivers
v0x10ac960_0 .net *"_ivl_32", 0 0, L_0x10b29f0;  1 drivers
v0x10aca40_0 .net *"_ivl_34", 0 0, L_0x10b2a60;  1 drivers
v0x10acb20_0 .net *"_ivl_36", 0 0, L_0x10b2c10;  1 drivers
v0x10acc00_0 .net *"_ivl_38", 0 0, L_0x10b2c80;  1 drivers
v0x10acef0_0 .net *"_ivl_4", 0 0, L_0x10b1a60;  1 drivers
v0x10acfd0_0 .net *"_ivl_40", 0 0, L_0x10b2e40;  1 drivers
v0x10ad0b0_0 .net *"_ivl_42", 0 0, L_0x10b2eb0;  1 drivers
v0x10ad190_0 .net *"_ivl_44", 0 0, L_0x10b3080;  1 drivers
v0x10ad270_0 .net *"_ivl_46", 0 0, L_0x10b30f0;  1 drivers
v0x10ad350_0 .net *"_ivl_48", 0 0, L_0x10b3230;  1 drivers
v0x10ad430_0 .net *"_ivl_50", 0 0, L_0x10b3340;  1 drivers
v0x10ad510_0 .net *"_ivl_52", 0 0, L_0x10b3490;  1 drivers
v0x10ad5f0_0 .net *"_ivl_54", 0 0, L_0x10b35a0;  1 drivers
v0x10ad6d0_0 .net *"_ivl_56", 0 0, L_0x10b3750;  1 drivers
v0x10ad7b0_0 .net *"_ivl_58", 0 0, L_0x10b3860;  1 drivers
v0x10ad890_0 .net *"_ivl_6", 0 0, L_0x10b1be0;  1 drivers
v0x10ad970_0 .net *"_ivl_60", 0 0, L_0x10b39d0;  1 drivers
v0x10ada50_0 .net *"_ivl_62", 0 0, L_0x10b3a40;  1 drivers
v0x10adb30_0 .net *"_ivl_64", 0 0, L_0x10b3c60;  1 drivers
v0x10adc10_0 .net *"_ivl_66", 0 0, L_0x10b3cd0;  1 drivers
v0x10adcf0_0 .net *"_ivl_68", 0 0, L_0x10b3f00;  1 drivers
v0x10addd0_0 .net *"_ivl_70", 0 0, L_0x10b4010;  1 drivers
v0x10adeb0_0 .net *"_ivl_72", 0 0, L_0x10b41b0;  1 drivers
v0x10adf90_0 .net *"_ivl_74", 0 0, L_0x10b4220;  1 drivers
v0x10ae070_0 .net *"_ivl_76", 0 0, L_0x10b4080;  1 drivers
v0x10ae150_0 .net *"_ivl_78", 0 0, L_0x10b4140;  1 drivers
v0x10ae230_0 .net *"_ivl_8", 0 0, L_0x10b1d20;  1 drivers
v0x10ae310_0 .net *"_ivl_80", 0 0, L_0x10b4660;  1 drivers
v0x10ae3f0_0 .net *"_ivl_82", 0 0, L_0x10b46d0;  1 drivers
v0x10ae4d0_0 .net *"_ivl_84", 0 0, L_0x10b48f0;  1 drivers
v0x10ae5b0_0 .net *"_ivl_86", 0 0, L_0x10b4960;  1 drivers
v0x10ae690_0 .net *"_ivl_88", 0 0, L_0x10b4be0;  1 drivers
v0x10ae770_0 .net *"_ivl_90", 0 0, L_0x10b4cf0;  1 drivers
v0x10ae850_0 .net *"_ivl_92", 0 0, L_0x10b4ee0;  1 drivers
v0x10ae930_0 .net *"_ivl_94", 0 0, L_0x10b51b0;  1 drivers
v0x10aea10_0 .net *"_ivl_96", 0 0, L_0x10b5610;  1 drivers
v0x10aef00_0 .net *"_ivl_98", 0 0, L_0x10b5720;  1 drivers
v0x10aefe0_0 .net "a", 0 0, v0x10aa470_0;  alias, 1 drivers
v0x10af080_0 .net "b", 0 0, v0x10aa510_0;  alias, 1 drivers
v0x10af170_0 .net "c", 0 0, v0x10aa5b0_0;  alias, 1 drivers
v0x10af260_0 .net "d", 0 0, v0x10aa6f0_0;  alias, 1 drivers
v0x10af350_0 .net "out_pos", 0 0, L_0x10b7740;  alias, 1 drivers
v0x10af410_0 .net "out_sop", 0 0, L_0x10b2590;  alias, 1 drivers
S_0x10af590 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x105b0d0;
 .timescale -12 -12;
E_0x10419f0 .event anyedge, v0x10b0380_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10b0380_0;
    %nor/r;
    %assign/vec4 v0x10b0380_0, 0;
    %wait E_0x10419f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10a9940;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10aa7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10aa880_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x10a9940;
T_4 ;
    %wait E_0x10598b0;
    %load/vec4 v0x10aa920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10aa7e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10a9940;
T_5 ;
    %wait E_0x1059750;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa510_0, 0;
    %assign/vec4 v0x10aa470_0, 0;
    %wait E_0x1059750;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa510_0, 0;
    %assign/vec4 v0x10aa470_0, 0;
    %wait E_0x1059750;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa510_0, 0;
    %assign/vec4 v0x10aa470_0, 0;
    %wait E_0x1059750;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa510_0, 0;
    %assign/vec4 v0x10aa470_0, 0;
    %wait E_0x1059750;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa510_0, 0;
    %assign/vec4 v0x10aa470_0, 0;
    %wait E_0x1059750;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa510_0, 0;
    %assign/vec4 v0x10aa470_0, 0;
    %wait E_0x1059750;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa510_0, 0;
    %assign/vec4 v0x10aa470_0, 0;
    %wait E_0x1059750;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa510_0, 0;
    %assign/vec4 v0x10aa470_0, 0;
    %wait E_0x1059750;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa510_0, 0;
    %assign/vec4 v0x10aa470_0, 0;
    %wait E_0x1059750;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa510_0, 0;
    %assign/vec4 v0x10aa470_0, 0;
    %wait E_0x1059750;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa510_0, 0;
    %assign/vec4 v0x10aa470_0, 0;
    %wait E_0x1059750;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa510_0, 0;
    %assign/vec4 v0x10aa470_0, 0;
    %wait E_0x1059750;
    %load/vec4 v0x10aa7e0_0;
    %store/vec4 v0x10aa880_0, 0, 1;
    %fork t_1, S_0x10a9c70;
    %jmp t_0;
    .scope S_0x10a9c70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10a9eb0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x10a9eb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1059750;
    %load/vec4 v0x10a9eb0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa510_0, 0;
    %assign/vec4 v0x10aa470_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10a9eb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x10a9eb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x10a9940;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10598b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10aa6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10aa510_0, 0;
    %assign/vec4 v0x10aa470_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x10aa7e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x10aa880_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x105b0d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10aff20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10b0380_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x105b0d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x10aff20_0;
    %inv;
    %store/vec4 v0x10aff20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x105b0d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10aa650_0, v0x10b04f0_0, v0x10afd40_0, v0x10afde0_0, v0x10afe80_0, v0x10affc0_0, v0x10b0240_0, v0x10b01a0_0, v0x10b0100_0, v0x10b0060_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x105b0d0;
T_9 ;
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x105b0d0;
T_10 ;
    %wait E_0x10598b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10b02e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10b02e0_0, 4, 32;
    %load/vec4 v0x10b0420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10b02e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10b02e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10b02e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x10b0240_0;
    %load/vec4 v0x10b0240_0;
    %load/vec4 v0x10b01a0_0;
    %xor;
    %load/vec4 v0x10b0240_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10b02e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10b02e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x10b0100_0;
    %load/vec4 v0x10b0100_0;
    %load/vec4 v0x10b0060_0;
    %xor;
    %load/vec4 v0x10b0100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10b02e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x10b02e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10b02e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/ece241_2013_q2/iter4/response0/top_module.sv";
