{
  "design": {
    "design_info": {
      "boundary_crc": "0x316ABC49FA4A269",
      "device": "xcku5p-ffvb676-2-e",
      "gen_directory": "../../../../kcu116_all_frame_ER_v1.gen/sources_1/bd/BD_ABkey_AXImanager",
      "name": "BD_ABkey_AXImanager",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "hdlverifier_axi_mana_0": "",
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "s00_data_fifo": ""
        },
        "m00_couplers": {
          "m00_data_fifo": "",
          "m00_regslice": ""
        },
        "m01_couplers": {
          "m01_data_fifo": "",
          "m01_regslice": ""
        },
        "m02_couplers": {
          "m02_data_fifo": "",
          "m02_regslice": ""
        },
        "m03_couplers": {
          "m03_data_fifo": "",
          "m03_regslice": "",
          "auto_ds": ""
        },
        "m04_couplers": {
          "m04_data_fifo": "",
          "m04_regslice": "",
          "auto_ds": ""
        }
      },
      "AXImanager_bram_ctrl": "",
      "AXImanager_bram": "",
      "Areconciledkey_bram_ctrl": "",
      "Breconciledkey_bram_ctrl": "",
      "Areconciledkey_bram": "",
      "Breconciledkey_bram": "",
      "leakedinfo_bram_ctrl": "",
      "leakedinfo_bram": "",
      "errorcount_bram_ctrl": "",
      "errorcount_bram": ""
    },
    "interface_ports": {
      "default_sysclk1_300": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "AXImanager_addrb": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "AXImanager_clkb": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "BD_ABkey_AXImanager_AXImanager_clkb",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "AXImanager_dinb": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "AXImanager_doutb": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "AXImanager_enb": {
        "direction": "I"
      },
      "AXImanager_rstb": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "AXImanager_web": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "clk_out_125M": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "BD_ABkey_AXImanager_clk_wiz_0_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "proc_rst_n": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "Areconciledkey_rstb": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "Areconciledkey_addrb": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "Areconciledkey_dinb": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "Areconciledkey_clkb": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "BD_ABkey_AXImanager_Areconciledkey_clkb",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "Areconciledkey_enb": {
        "direction": "I"
      },
      "Areconciledkey_doutb": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "Areconciledkey_web": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "Breconciledkey_rstb": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "Breconciledkey_doutb": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "Breconciledkey_enb": {
        "direction": "I"
      },
      "Breconciledkey_clkb": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "BD_ABkey_AXImanager_Breconciledkey_clkb",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "Breconciledkey_dinb": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "Breconciledkey_addrb": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "Breconciledkey_web": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "leakedinfo_rstb": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "leakedinfo_addrb": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "leakedinfo_dinb": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "leakedinfo_clkb": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "BD_ABkey_AXImanager_clkb_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "leakedinfo_enb": {
        "direction": "I"
      },
      "leakedinfo_doutb": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "leakedinfo_web": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "errorcount_enb": {
        "direction": "I"
      },
      "errorcount_doutb": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "errorcount_rstb": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "errorcount_addrb": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "errorcount_dinb": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "errorcount_clkb": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "BD_ABkey_AXImanager_clkb_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "errorcount_web": {
        "direction": "I",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "hdlverifier_axi_mana_0": {
        "vlnv": "mathworks.com:ip:hdlverifier_axi_manager:2.0",
        "xci_name": "BD_ABkey_AXImanager_hdlverifier_axi_mana_0_0",
        "xci_path": "ip\\BD_ABkey_AXImanager_hdlverifier_axi_mana_0_0\\BD_ABkey_AXImanager_hdlverifier_axi_mana_0_0.xci",
        "inst_hier_path": "hdlverifier_axi_mana_0",
        "parameters": {
          "AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "AXI_DATA_WIDTH": {
            "value": "64"
          }
        },
        "interface_ports": {
          "axi4m": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "axi4m",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "axi4m": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "BD_ABkey_AXImanager_clk_wiz_0_0",
        "xci_path": "ip\\BD_ABkey_AXImanager_clk_wiz_0_0\\BD_ABkey_AXImanager_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "33.330000000000005"
          },
          "CLKOUT1_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT1_JITTER": {
            "value": "106.400"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "84.520"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT2_JITTER": {
            "value": "106.400"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "84.520"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "default_sysclk1_300"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "12.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "MMCM_COMPENSATION": {
            "value": "AUTO"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "3"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
            "value": "true"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_IN_FREQ": {
            "value": "300.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "BD_ABkey_AXImanager_proc_sys_reset_0_0",
        "xci_path": "ip\\BD_ABkey_AXImanager_proc_sys_reset_0_0\\BD_ABkey_AXImanager_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\BD_ABkey_AXImanager_axi_interconnect_0_0\\BD_ABkey_AXImanager_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "BD_ABkey_AXImanager_axi_interconnect_0_0",
        "parameters": {
          "M00_HAS_DATA_FIFO": {
            "value": "1"
          },
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_DATA_FIFO": {
            "value": "1"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_DATA_FIFO": {
            "value": "1"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_DATA_FIFO": {
            "value": "1"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_DATA_FIFO": {
            "value": "1"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_DATA_FIFO": {
            "value": "1"
          },
          "M06_HAS_DATA_FIFO": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "5"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "BD_ABkey_AXImanager_xbar_0",
            "xci_path": "ip\\BD_ABkey_AXImanager_xbar_0\\BD_ABkey_AXImanager_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "BD_ABkey_AXImanager_s00_regslice_0",
                "xci_path": "ip\\BD_ABkey_AXImanager_s00_regslice_0\\BD_ABkey_AXImanager_s00_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "BD_ABkey_AXImanager_s00_data_fifo_0",
                "xci_path": "ip\\BD_ABkey_AXImanager_s00_data_fifo_0\\BD_ABkey_AXImanager_s00_data_fifo_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/s00_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              },
              "s00_regslice_to_s00_data_fifo": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "BD_ABkey_AXImanager_m00_data_fifo_0",
                "xci_path": "ip\\BD_ABkey_AXImanager_m00_data_fifo_0\\BD_ABkey_AXImanager_m00_data_fifo_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/m00_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "BD_ABkey_AXImanager_m00_regslice_0",
                "xci_path": "ip\\BD_ABkey_AXImanager_m00_regslice_0\\BD_ABkey_AXImanager_m00_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/m00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "m00_data_fifo/S_AXI"
                ]
              },
              "m00_data_fifo_to_m00_regslice": {
                "interface_ports": [
                  "m00_data_fifo/M_AXI",
                  "m00_regslice/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "m00_data_fifo/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "m00_data_fifo/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "BD_ABkey_AXImanager_m01_data_fifo_0",
                "xci_path": "ip\\BD_ABkey_AXImanager_m01_data_fifo_0\\BD_ABkey_AXImanager_m01_data_fifo_0.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/m01_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "BD_ABkey_AXImanager_m01_regslice_0",
                "xci_path": "ip\\BD_ABkey_AXImanager_m01_regslice_0\\BD_ABkey_AXImanager_m01_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/m01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "m01_data_fifo/S_AXI"
                ]
              },
              "m01_data_fifo_to_m01_regslice": {
                "interface_ports": [
                  "m01_data_fifo/M_AXI",
                  "m01_regslice/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "m01_data_fifo/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "m01_data_fifo/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "BD_ABkey_AXImanager_m02_data_fifo_0",
                "xci_path": "ip\\BD_ABkey_AXImanager_m02_data_fifo_0\\BD_ABkey_AXImanager_m02_data_fifo_0.xci",
                "inst_hier_path": "axi_interconnect_0/m02_couplers/m02_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "BD_ABkey_AXImanager_m02_regslice_0",
                "xci_path": "ip\\BD_ABkey_AXImanager_m02_regslice_0\\BD_ABkey_AXImanager_m02_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/m02_couplers/m02_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "m02_data_fifo/S_AXI"
                ]
              },
              "m02_data_fifo_to_m02_regslice": {
                "interface_ports": [
                  "m02_data_fifo/M_AXI",
                  "m02_regslice/S_AXI"
                ]
              },
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m02_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "m02_data_fifo/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "m02_data_fifo/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m03_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "BD_ABkey_AXImanager_m03_data_fifo_0",
                "xci_path": "ip\\BD_ABkey_AXImanager_m03_data_fifo_0\\BD_ABkey_AXImanager_m03_data_fifo_0.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/m03_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "BD_ABkey_AXImanager_m03_regslice_0",
                "xci_path": "ip\\BD_ABkey_AXImanager_m03_regslice_0\\BD_ABkey_AXImanager_m03_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/m03_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "BD_ABkey_AXImanager_auto_ds_0",
                "xci_path": "ip\\BD_ABkey_AXImanager_auto_ds_0\\BD_ABkey_AXImanager_auto_ds_0.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m03_regslice": {
                "interface_ports": [
                  "m03_regslice/S_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m03_couplers_to_m03_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "m03_data_fifo/S_AXI"
                ]
              },
              "m03_data_fifo_to_auto_ds": {
                "interface_ports": [
                  "m03_data_fifo/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "m03_regslice_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m03_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m03_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m03_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "m03_data_fifo/aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "m03_data_fifo/aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m04_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "BD_ABkey_AXImanager_m04_data_fifo_0",
                "xci_path": "ip\\BD_ABkey_AXImanager_m04_data_fifo_0\\BD_ABkey_AXImanager_m04_data_fifo_0.xci",
                "inst_hier_path": "axi_interconnect_0/m04_couplers/m04_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "BD_ABkey_AXImanager_m04_regslice_0",
                "xci_path": "ip\\BD_ABkey_AXImanager_m04_regslice_0\\BD_ABkey_AXImanager_m04_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/m04_couplers/m04_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "BD_ABkey_AXImanager_auto_ds_1",
                "xci_path": "ip\\BD_ABkey_AXImanager_auto_ds_1\\BD_ABkey_AXImanager_auto_ds_1.xci",
                "inst_hier_path": "axi_interconnect_0/m04_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m04_regslice": {
                "interface_ports": [
                  "m04_regslice/S_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m04_couplers_to_m04_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "m04_data_fifo/S_AXI"
                ]
              },
              "m04_data_fifo_to_auto_ds": {
                "interface_ports": [
                  "m04_data_fifo/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "m04_regslice_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m04_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m04_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m04_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "m04_data_fifo/aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "m04_data_fifo/aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "AXImanager_bram_ctrl": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "BD_ABkey_AXImanager_AXImanager_bram_ctrl_0",
        "xci_path": "ip\\BD_ABkey_AXImanager_AXImanager_bram_ctrl_0\\BD_ABkey_AXImanager_AXImanager_bram_ctrl_0.xci",
        "inst_hier_path": "AXImanager_bram_ctrl",
        "parameters": {
          "DATA_WIDTH": {
            "value": "64"
          },
          "RD_CMD_OPTIMIZATION": {
            "value": "1"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "AXImanager_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "BD_ABkey_AXImanager_AXImanager_bram_0",
        "xci_path": "ip\\BD_ABkey_AXImanager_AXImanager_bram_0\\BD_ABkey_AXImanager_AXImanager_bram_0.xci",
        "inst_hier_path": "AXImanager_bram",
        "parameters": {
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "Areconciledkey_bram_ctrl": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "BD_ABkey_AXImanager_Asiftedkey_bram_ctrl_0",
        "xci_path": "ip\\BD_ABkey_AXImanager_Asiftedkey_bram_ctrl_0\\BD_ABkey_AXImanager_Asiftedkey_bram_ctrl_0.xci",
        "inst_hier_path": "Areconciledkey_bram_ctrl",
        "parameters": {
          "DATA_WIDTH": {
            "value": "64"
          },
          "RD_CMD_OPTIMIZATION": {
            "value": "1"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "Breconciledkey_bram_ctrl": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "BD_ABkey_AXImanager_Bsiftedkey_bram_ctrl_0",
        "xci_path": "ip\\BD_ABkey_AXImanager_Bsiftedkey_bram_ctrl_0\\BD_ABkey_AXImanager_Bsiftedkey_bram_ctrl_0.xci",
        "inst_hier_path": "Breconciledkey_bram_ctrl",
        "parameters": {
          "DATA_WIDTH": {
            "value": "64"
          },
          "RD_CMD_OPTIMIZATION": {
            "value": "1"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "Areconciledkey_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "BD_ABkey_AXImanager_Asiftedkey_bram_0",
        "xci_path": "ip\\BD_ABkey_AXImanager_Asiftedkey_bram_0\\BD_ABkey_AXImanager_Asiftedkey_bram_0.xci",
        "inst_hier_path": "Areconciledkey_bram",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "Breconciledkey_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "BD_ABkey_AXImanager_Bsiftedkey_bram_0",
        "xci_path": "ip\\BD_ABkey_AXImanager_Bsiftedkey_bram_0\\BD_ABkey_AXImanager_Bsiftedkey_bram_0.xci",
        "inst_hier_path": "Breconciledkey_bram",
        "parameters": {
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "leakedinfo_bram_ctrl": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "BD_ABkey_AXImanager_axi_bram_ctrl_0_0",
        "xci_path": "ip\\BD_ABkey_AXImanager_axi_bram_ctrl_0_0\\BD_ABkey_AXImanager_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "leakedinfo_bram_ctrl",
        "parameters": {
          "RD_CMD_OPTIMIZATION": {
            "value": "1"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "leakedinfo_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "BD_ABkey_AXImanager_blk_mem_gen_0_0",
        "xci_path": "ip\\BD_ABkey_AXImanager_blk_mem_gen_0_0\\BD_ABkey_AXImanager_blk_mem_gen_0_0.xci",
        "inst_hier_path": "leakedinfo_bram",
        "parameters": {
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "errorcount_bram_ctrl": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "BD_ABkey_AXImanager_axi_bram_ctrl_0_1",
        "xci_path": "ip\\BD_ABkey_AXImanager_axi_bram_ctrl_0_1\\BD_ABkey_AXImanager_axi_bram_ctrl_0_1.xci",
        "inst_hier_path": "errorcount_bram_ctrl",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "RD_CMD_OPTIMIZATION": {
            "value": "1"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "errorcount_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "BD_ABkey_AXImanager_blk_mem_gen_0_1",
        "xci_path": "ip\\BD_ABkey_AXImanager_blk_mem_gen_0_1\\BD_ABkey_AXImanager_blk_mem_gen_0_1.xci",
        "inst_hier_path": "errorcount_bram",
        "parameters": {
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "Areconciledkey_bram_ctrl/BRAM_PORTA",
          "Areconciledkey_bram/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA1": {
        "interface_ports": [
          "leakedinfo_bram_ctrl/BRAM_PORTA",
          "leakedinfo_bram/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA2": {
        "interface_ports": [
          "errorcount_bram_ctrl/BRAM_PORTA",
          "errorcount_bram/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "Breconciledkey_bram_ctrl/BRAM_PORTA",
          "Breconciledkey_bram/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_BRAM_PORTA": {
        "interface_ports": [
          "AXImanager_bram_ctrl/BRAM_PORTA",
          "AXImanager_bram/BRAM_PORTA"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "AXImanager_bram_ctrl/S_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "Areconciledkey_bram_ctrl/S_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "Breconciledkey_bram_ctrl/S_AXI"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "leakedinfo_bram_ctrl/S_AXI",
          "axi_interconnect_0/M03_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "errorcount_bram_ctrl/S_AXI"
        ]
      },
      "default_sysclk1_300_1": {
        "interface_ports": [
          "default_sysclk1_300",
          "clk_wiz_0/CLK_IN1_D"
        ]
      },
      "hdlverifier_axi_mana_0_axi4m": {
        "interface_ports": [
          "hdlverifier_axi_mana_0/axi4m",
          "axi_interconnect_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "AXImanager_bram_doutb": {
        "ports": [
          "AXImanager_bram/doutb",
          "AXImanager_doutb"
        ]
      },
      "Asiftedkey_bram_doutb": {
        "ports": [
          "Areconciledkey_bram/doutb",
          "Areconciledkey_doutb"
        ]
      },
      "Bsiftedkey_bram_doutb": {
        "ports": [
          "Breconciledkey_bram/doutb",
          "Breconciledkey_doutb"
        ]
      },
      "addrb_0_1": {
        "ports": [
          "AXImanager_addrb",
          "AXImanager_bram/addrb"
        ]
      },
      "addrb_0_2": {
        "ports": [
          "Areconciledkey_addrb",
          "Areconciledkey_bram/addrb"
        ]
      },
      "addrb_0_3": {
        "ports": [
          "Breconciledkey_addrb",
          "Breconciledkey_bram/addrb"
        ]
      },
      "addrb_0_4": {
        "ports": [
          "leakedinfo_addrb",
          "leakedinfo_bram/addrb"
        ]
      },
      "addrb_0_5": {
        "ports": [
          "errorcount_addrb",
          "errorcount_bram/addrb"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "hdlverifier_axi_mana_0/aclk",
          "axi_interconnect_0/S00_ACLK",
          "proc_sys_reset_0/slowest_sync_clk",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/ACLK",
          "AXImanager_bram_ctrl/s_axi_aclk",
          "Areconciledkey_bram_ctrl/s_axi_aclk",
          "axi_interconnect_0/M01_ACLK",
          "Breconciledkey_bram_ctrl/s_axi_aclk",
          "axi_interconnect_0/M02_ACLK",
          "errorcount_bram_ctrl/s_axi_aclk",
          "axi_interconnect_0/M04_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "leakedinfo_bram_ctrl/s_axi_aclk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "clk_out_125M"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "clkb_0_1": {
        "ports": [
          "AXImanager_clkb",
          "AXImanager_bram/clkb"
        ]
      },
      "clkb_0_2": {
        "ports": [
          "Areconciledkey_clkb",
          "Areconciledkey_bram/clkb"
        ]
      },
      "clkb_0_3": {
        "ports": [
          "Breconciledkey_clkb",
          "Breconciledkey_bram/clkb"
        ]
      },
      "clkb_0_4": {
        "ports": [
          "leakedinfo_clkb",
          "leakedinfo_bram/clkb"
        ]
      },
      "clkb_0_5": {
        "ports": [
          "errorcount_clkb",
          "errorcount_bram/clkb"
        ]
      },
      "dinb_0_1": {
        "ports": [
          "AXImanager_dinb",
          "AXImanager_bram/dinb"
        ]
      },
      "dinb_0_2": {
        "ports": [
          "Areconciledkey_dinb",
          "Areconciledkey_bram/dinb"
        ]
      },
      "dinb_0_3": {
        "ports": [
          "Breconciledkey_dinb",
          "Breconciledkey_bram/dinb"
        ]
      },
      "dinb_0_4": {
        "ports": [
          "leakedinfo_dinb",
          "leakedinfo_bram/dinb"
        ]
      },
      "dinb_0_5": {
        "ports": [
          "errorcount_dinb",
          "errorcount_bram/dinb"
        ]
      },
      "enb_0_1": {
        "ports": [
          "AXImanager_enb",
          "AXImanager_bram/enb"
        ]
      },
      "enb_0_2": {
        "ports": [
          "Areconciledkey_enb",
          "Areconciledkey_bram/enb"
        ]
      },
      "enb_0_3": {
        "ports": [
          "Breconciledkey_enb",
          "Breconciledkey_bram/enb"
        ]
      },
      "enb_0_4": {
        "ports": [
          "leakedinfo_enb",
          "leakedinfo_bram/enb"
        ]
      },
      "enb_0_5": {
        "ports": [
          "errorcount_enb",
          "errorcount_bram/enb"
        ]
      },
      "errorcount_bram_doutb": {
        "ports": [
          "errorcount_bram/doutb",
          "errorcount_doutb"
        ]
      },
      "leakedinfo_bram_doutb": {
        "ports": [
          "leakedinfo_bram/doutb",
          "leakedinfo_doutb"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "hdlverifier_axi_mana_0/aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/ARESETN",
          "AXImanager_bram_ctrl/s_axi_aresetn",
          "proc_rst_n",
          "Areconciledkey_bram_ctrl/s_axi_aresetn",
          "axi_interconnect_0/M01_ARESETN",
          "Breconciledkey_bram_ctrl/s_axi_aresetn",
          "axi_interconnect_0/M02_ARESETN",
          "errorcount_bram_ctrl/s_axi_aresetn",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "leakedinfo_bram_ctrl/s_axi_aresetn"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "proc_sys_reset_0/ext_reset_in",
          "clk_wiz_0/reset"
        ]
      },
      "rstb_0_1": {
        "ports": [
          "AXImanager_rstb",
          "AXImanager_bram/rstb"
        ]
      },
      "rstb_0_2": {
        "ports": [
          "Areconciledkey_rstb",
          "Areconciledkey_bram/rstb"
        ]
      },
      "rstb_0_3": {
        "ports": [
          "Breconciledkey_rstb",
          "Breconciledkey_bram/rstb"
        ]
      },
      "rstb_0_4": {
        "ports": [
          "leakedinfo_rstb",
          "leakedinfo_bram/rstb"
        ]
      },
      "rstb_0_5": {
        "ports": [
          "errorcount_rstb",
          "errorcount_bram/rstb"
        ]
      },
      "web_0_1": {
        "ports": [
          "AXImanager_web",
          "AXImanager_bram/web"
        ]
      },
      "web_0_2": {
        "ports": [
          "Areconciledkey_web",
          "Areconciledkey_bram/web"
        ]
      },
      "web_0_3": {
        "ports": [
          "Breconciledkey_web",
          "Breconciledkey_bram/web"
        ]
      },
      "web_0_4": {
        "ports": [
          "leakedinfo_web",
          "leakedinfo_bram/web"
        ]
      },
      "web_0_5": {
        "ports": [
          "errorcount_web",
          "errorcount_bram/web"
        ]
      }
    },
    "addressing": {
      "/hdlverifier_axi_mana_0": {
        "address_spaces": {
          "axi4m": {
            "segments": {
              "SEG_AXImanager_bram_ctrl_Mem0": {
                "address_block": "/AXImanager_bram_ctrl/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              },
              "SEG_Asiftedkey_bram_ctrl_Mem0": {
                "address_block": "/Areconciledkey_bram_ctrl/S_AXI/Mem0",
                "offset": "0x10000000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/Breconciledkey_bram_ctrl/S_AXI/Mem0",
                "offset": "0x20000000",
                "range": "256K"
              },
              "SEG_errorcount_bram_ctrl_Mem0": {
                "address_block": "/errorcount_bram_ctrl/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "4K"
              },
              "SEG_leakedinfo_bram_ctrl_Mem0": {
                "address_block": "/leakedinfo_bram_ctrl/S_AXI/Mem0",
                "offset": "0x30000000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}