{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606591441612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606591441613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 14:24:01 2020 " "Processing started: Sat Nov 28 14:24:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606591441613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606591441613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606591441613 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606591441860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavior " "Found design unit 1: decoder-Behavior" {  } { { "decoder.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/decoder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442143 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606591442143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442145 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606591442145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442147 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/sseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606591442147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "machine.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/machine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442148 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/machine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606591442148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-behavior " "Found design unit 1: latch1-behavior" {  } { { "latch1.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/latch1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442150 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606591442150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6problem1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6problem1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab6problem1 " "Found entity 1: lab6problem1" {  } { { "lab6problem1.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606591442152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6problem2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6problem2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab6problem2 " "Found entity 1: lab6problem2" {  } { { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606591442153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-calculation " "Found design unit 1: ALU2-calculation" {  } { { "ALU2.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442155 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606591442155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3-calculation " "Found design unit 1: ALU3-calculation" {  } { { "ALU3.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442157 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "ALU3.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU3.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606591442157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegprob3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssegprob3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssegprob3-Behavior " "Found design unit 1: ssegprob3-Behavior" {  } { { "ssegprob3.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ssegprob3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442158 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssegprob3 " "Found entity 1: ssegprob3" {  } { { "ssegprob3.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ssegprob3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606591442158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6problem3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6problem3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab6problem3 " "Found entity 1: lab6problem3" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606591442160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606591442160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6problem2 " "Elaborating entity \"lab6problem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606591442180 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst10 " "Primitive \"GND\" of instance \"inst10\" not used" {  } { { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 328 1248 1280 360 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1606591442228 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 688 448 480 720 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1606591442228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst5 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst5\"" {  } { { "lab6problem2.bdf" "inst5" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 264 1016 1192 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606591442230 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg sseg.vhd(15) " "VHDL Process Statement warning at sseg.vhd(15): signal \"neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sseg.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/sseg.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606591442230 "|lab6problem1|sseg:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 ALU2:inst11 " "Elaborating entity \"ALU2\" for hierarchy \"ALU2:inst11\"" {  } { { "lab6problem2.bdf" "inst11" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 152 640 832 296 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606591442231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg1 ALU2.vhd(19) " "Verilog HDL or VHDL warning at ALU2.vhd(19): object \"Reg1\" assigned a value but never read" {  } { { "ALU2.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU2.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606591442250 "|ALU2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg2 ALU2.vhd(19) " "Verilog HDL or VHDL warning at ALU2.vhd(19): object \"Reg2\" assigned a value but never read" {  } { { "ALU2.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU2.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606591442251 "|ALU2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst1 " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst1\"" {  } { { "lab6problem2.bdf" "inst1" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 80 328 488 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606591442251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst3 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst3\"" {  } { { "lab6problem2.bdf" "inst3" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 400 560 720 480 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606591442253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine machine:inst7 " "Elaborating entity \"machine\" for hierarchy \"machine:inst7\"" {  } { { "lab6problem2.bdf" "inst7" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 392 224 424 504 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606591442255 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[0\] GND " "Pin \"Sign\[0\]\" is stuck at GND" {  } { { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 408 1264 1440 424 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606591442563 "|lab6problem2|Sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[1\] GND " "Pin \"Sign\[1\]\" is stuck at GND" {  } { { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 408 1264 1440 424 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606591442563 "|lab6problem2|Sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[2\] GND " "Pin \"Sign\[2\]\" is stuck at GND" {  } { { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 408 1264 1440 424 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606591442563 "|lab6problem2|Sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[3\] GND " "Pin \"Sign\[3\]\" is stuck at GND" {  } { { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 408 1264 1440 424 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606591442563 "|lab6problem2|Sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[4\] GND " "Pin \"Sign\[4\]\" is stuck at GND" {  } { { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 408 1264 1440 424 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606591442563 "|lab6problem2|Sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[5\] GND " "Pin \"Sign\[5\]\" is stuck at GND" {  } { { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 408 1264 1440 424 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606591442563 "|lab6problem2|Sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[6\] VCC " "Pin \"Sign\[6\]\" is stuck at VCC" {  } { { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 408 1264 1440 424 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606591442563 "|lab6problem2|Sign[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "student_id\[0\] VCC " "Pin \"student_id\[0\]\" is stuck at VCC" {  } { { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 680 528 704 696 "student_id\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606591442563 "|lab6problem2|student_id[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "student_id\[2\] VCC " "Pin \"student_id\[2\]\" is stuck at VCC" {  } { { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 680 528 704 696 "student_id\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606591442563 "|lab6problem2|student_id[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606591442563 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606591442731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606591442731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606591442772 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606591442772 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606591442772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606591442772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606591442797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 14:24:02 2020 " "Processing ended: Sat Nov 28 14:24:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606591442797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606591442797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606591442797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606591442797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606591443647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606591443647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 14:24:03 2020 " "Processing started: Sat Nov 28 14:24:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606591443647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606591443647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606591443647 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606591443701 ""}
{ "Info" "0" "" "Project  = lab6" {  } {  } 0 0 "Project  = lab6" 0 0 "Fitter" 0 0 1606591443701 ""}
{ "Info" "0" "" "Revision = lab6" {  } {  } 0 0 "Revision = lab6" 0 0 "Fitter" 0 0 1606591443702 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1606591443748 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab6 EP2C35F484C6 " "Selected device EP2C35F484C6 for design \"lab6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606591443752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606591443767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606591443768 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606591443804 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606591443810 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C6 " "Device EP2C15AF484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606591444163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C6 " "Device EP2C20F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606591444163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C6 " "Device EP2C50F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606591444163 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606591444163 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606591444164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606591444164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ W20 " "Pin ~LVDS150p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606591444164 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606591444164 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_first_four\[0\] " "Pin R_first_four\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_first_four[0] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 288 1256 1438 304 "R_first_four" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_first_four[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_first_four\[1\] " "Pin R_first_four\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_first_four[1] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 288 1256 1438 304 "R_first_four" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_first_four[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_first_four\[2\] " "Pin R_first_four\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_first_four[2] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 288 1256 1438 304 "R_first_four" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_first_four[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_first_four\[3\] " "Pin R_first_four\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_first_four[3] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 288 1256 1438 304 "R_first_four" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_first_four[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_first_four\[4\] " "Pin R_first_four\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_first_four[4] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 288 1256 1438 304 "R_first_four" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_first_four[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_first_four\[5\] " "Pin R_first_four\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_first_four[5] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 288 1256 1438 304 "R_first_four" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_first_four[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_first_four\[6\] " "Pin R_first_four\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_first_four[6] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 288 1256 1438 304 "R_first_four" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_first_four[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_last_four\[0\] " "Pin R_last_four\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_last_four[0] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 392 1248 1427 408 "R_last_four" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_last_four[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_last_four\[1\] " "Pin R_last_four\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_last_four[1] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 392 1248 1427 408 "R_last_four" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_last_four[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_last_four\[2\] " "Pin R_last_four\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_last_four[2] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 392 1248 1427 408 "R_last_four" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_last_four[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_last_four\[3\] " "Pin R_last_four\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_last_four[3] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 392 1248 1427 408 "R_last_four" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_last_four[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_last_four\[4\] " "Pin R_last_four\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_last_four[4] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 392 1248 1427 408 "R_last_four" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_last_four[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_last_four\[5\] " "Pin R_last_four\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_last_four[5] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 392 1248 1427 408 "R_last_four" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_last_four[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_last_four\[6\] " "Pin R_last_four\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R_last_four[6] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 392 1248 1427 408 "R_last_four" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_last_four[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign\[0\] " "Pin Sign\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Sign[0] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 408 1264 1440 424 "Sign" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign\[1\] " "Pin Sign\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Sign[1] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 408 1264 1440 424 "Sign" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign\[2\] " "Pin Sign\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Sign[2] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 408 1264 1440 424 "Sign" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign\[3\] " "Pin Sign\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Sign[3] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 408 1264 1440 424 "Sign" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign\[4\] " "Pin Sign\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Sign[4] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 408 1264 1440 424 "Sign" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign\[5\] " "Pin Sign\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Sign[5] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 408 1264 1440 424 "Sign" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign\[6\] " "Pin Sign\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Sign[6] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 408 1264 1440 424 "Sign" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "student_id\[0\] " "Pin student_id\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { student_id[0] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 680 528 704 696 "student_id" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { student_id[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "student_id\[1\] " "Pin student_id\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { student_id[1] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 680 528 704 696 "student_id" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { student_id[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "student_id\[2\] " "Pin student_id\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { student_id[2] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 680 528 704 696 "student_id" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { student_id[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "student_id\[3\] " "Pin student_id\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { student_id[3] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 680 528 704 696 "student_id" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { student_id[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "student_id\[4\] " "Pin student_id\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { student_id[4] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 680 528 704 696 "student_id" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { student_id[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "student_id\[5\] " "Pin student_id\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { student_id[5] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 680 528 704 696 "student_id" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { student_id[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "student_id\[6\] " "Pin student_id\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { student_id[6] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 680 528 704 696 "student_id" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { student_id[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enable_decoder " "Pin Enable_decoder not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enable_decoder } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 512 760 776 709 "Enable_decoder" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enable_decoder } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 288 48 216 304 "Clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSM_reset " "Pin FSM_reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSM_reset } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 448 48 216 464 "FSM_reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in " "Pin data_in not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 432 40 208 448 "data_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 56 224 112 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset_A " "Pin Reset_A not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset_A } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 120 56 224 136 "Reset_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 1192 1360 112 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset_B " "Pin Reset_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset_B } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 112 1208 1376 128 "Reset_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 56 224 112 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 1192 1360 112 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 56 224 112 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 1192 1360 112 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 56 224 112 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 1192 1360 112 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 56 224 112 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[4] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 1192 1360 112 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 56 224 112 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[5] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 1192 1360 112 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 56 224 112 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[6] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 1192 1360 112 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[7] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 1192 1360 112 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 96 56 224 112 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606591444232 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1606591444232 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6.sdc " "Synopsys Design Constraints File file not found: 'lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606591444299 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606591444299 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606591444301 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606591444314 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 288 48 216 304 "Clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606591444314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node FSM_reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606591444314 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSM_reset } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 448 48 216 464 "FSM_reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606591444314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_A (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node Reset_A (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606591444314 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset_A } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 120 56 224 136 "Reset_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606591444314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_B (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node Reset_B (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606591444314 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset_B } } } { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { { 112 1208 1376 128 "Reset_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606591444314 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606591444351 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606591444351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606591444351 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606591444352 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606591444352 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606591444352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606591444352 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606591444352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606591444357 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1606591444358 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606591444358 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 3.3V 18 28 0 " "Number of I/O pins in group: 46 (unused VREF, 3.3V VCCIO, 18 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1606591444359 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1606591444359 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1606591444359 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 44 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606591444360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606591444360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606591444360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606591444360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606591444360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606591444360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 36 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606591444360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 39 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606591444360 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1606591444360 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1606591444360 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606591444371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606591445331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606591445432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606591445437 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606591445907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606591445907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606591445940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y24 X65_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36" {  } { { "loc" "" { Generic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} 55 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1606591446450 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606591446450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606591446615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1606591446616 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606591446616 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1606591446620 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606591446622 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_first_four\[0\] 0 " "Pin \"R_first_four\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_first_four\[1\] 0 " "Pin \"R_first_four\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_first_four\[2\] 0 " "Pin \"R_first_four\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_first_four\[3\] 0 " "Pin \"R_first_four\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_first_four\[4\] 0 " "Pin \"R_first_four\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_first_four\[5\] 0 " "Pin \"R_first_four\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_first_four\[6\] 0 " "Pin \"R_first_four\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_last_four\[0\] 0 " "Pin \"R_last_four\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_last_four\[1\] 0 " "Pin \"R_last_four\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_last_four\[2\] 0 " "Pin \"R_last_four\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_last_four\[3\] 0 " "Pin \"R_last_four\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_last_four\[4\] 0 " "Pin \"R_last_four\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_last_four\[5\] 0 " "Pin \"R_last_four\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_last_four\[6\] 0 " "Pin \"R_last_four\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign\[0\] 0 " "Pin \"Sign\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign\[1\] 0 " "Pin \"Sign\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign\[2\] 0 " "Pin \"Sign\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign\[3\] 0 " "Pin \"Sign\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign\[4\] 0 " "Pin \"Sign\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign\[5\] 0 " "Pin \"Sign\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign\[6\] 0 " "Pin \"Sign\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "student_id\[0\] 0 " "Pin \"student_id\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "student_id\[1\] 0 " "Pin \"student_id\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "student_id\[2\] 0 " "Pin \"student_id\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "student_id\[3\] 0 " "Pin \"student_id\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "student_id\[4\] 0 " "Pin \"student_id\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "student_id\[5\] 0 " "Pin \"student_id\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "student_id\[6\] 0 " "Pin \"student_id\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606591446624 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1606591446624 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606591446682 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606591446688 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606591446746 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606591446923 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1606591446988 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/output_files/lab6.fit.smsg " "Generated suppressed messages file D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/output_files/lab6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606591447042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606591447264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 14:24:07 2020 " "Processing ended: Sat Nov 28 14:24:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606591447264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606591447264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606591447264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606591447264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606591448025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606591448026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 14:24:07 2020 " "Processing started: Sat Nov 28 14:24:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606591448026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606591448026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606591448026 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606591448827 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606591448863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606591449239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 14:24:09 2020 " "Processing ended: Sat Nov 28 14:24:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606591449239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606591449239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606591449239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606591449239 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606591449820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606591450113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 14:24:09 2020 " "Processing started: Sat Nov 28 14:24:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606591450113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606591450113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab6 -c lab6 " "Command: quartus_sta lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606591450114 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1606591450170 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606591450268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606591450287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606591450287 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6.sdc " "Synopsys Design Constraints File file not found: 'lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1606591450340 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1606591450340 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450341 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450341 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1606591450342 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1606591450347 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606591450353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.639 " "Worst-case setup slack is -2.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.639       -19.759 Clock  " "   -2.639       -19.759 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606591450357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.689 " "Worst-case hold slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689         0.000 Clock  " "    0.689         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606591450361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606591450366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606591450373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -34.380 Clock  " "   -1.380       -34.380 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606591450380 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1606591450411 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1606591450412 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606591450419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.592 " "Worst-case setup slack is -0.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592        -3.486 Clock  " "   -0.592        -3.486 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606591450423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343         0.000 Clock  " "    0.343         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606591450430 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606591450434 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606591450439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -34.380 Clock  " "   -1.380       -34.380 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606591450443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606591450443 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1606591450472 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606591450536 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606591450536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606591450591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 14:24:10 2020 " "Processing ended: Sat Nov 28 14:24:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606591450591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606591450591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606591450591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606591450591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606591451383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606591451383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 14:24:11 2020 " "Processing started: Sat Nov 28 14:24:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606591451383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606591451383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606591451383 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6.vo D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/simulation/modelsim/ simulation " "Generated file lab6.vo in folder \"D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1606591451592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4520 " "Peak virtual memory: 4520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606591451622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 14:24:11 2020 " "Processing ended: Sat Nov 28 14:24:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606591451622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606591451622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606591451622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606591451622 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606591452231 ""}
