###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sun Sep  4 06:34:00 2022
#  Design:            System_top
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix System_top_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[0]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[0]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.901
- Setup                         0.341
+ Phase Shift                  20.000
= Required Time                20.560
- Arrival Time                 16.553
= Slack Time                    4.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |    4.007 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |    4.008 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX40M | 0.037 |   0.037 |    4.044 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX32M | 0.001 |   0.038 |    4.045 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX32M | 0.042 |   0.079 |    4.087 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX40M | 0.000 |   0.080 |    4.087 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.041 |   0.121 |    4.129 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.122 |    4.129 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.149 |    4.157 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.149 |    4.157 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.211 |   0.360 |    4.367 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.001 |   0.361 |    4.368 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.133 |   0.494 |    4.502 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.494 |    4.502 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.127 |   0.621 |    4.629 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.001 |   0.622 |    4.629 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.077 |   0.699 |    4.706 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.002 |   0.700 |    4.708 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.129 |   0.829 |    4.836 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.018 |   0.847 |    4.855 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.714 |   1.562 |    5.569 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   1.563 |    5.571 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.226 |   1.789 |    5.797 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   1.789 |    5.797 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.268 |   2.057 |    6.065 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   2.057 |    6.065 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.184 |   2.241 |    6.248 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   2.241 |    6.249 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.247 |   2.488 |    6.495 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   2.488 |    6.495 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.242 |   2.730 |    6.738 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   2.730 |    6.738 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.495 |   3.226 |    7.233 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   3.226 |    7.233 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.270 |   3.495 |    7.503 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   3.496 |    7.503 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.265 |   3.760 |    7.768 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   3.760 |    7.768 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.470 |   4.230 |    8.237 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   4.230 |    8.237 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.323 |   4.553 |    8.560 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   4.553 |    8.560 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.218 |   4.770 |    8.778 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   4.771 |    8.778 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.232 |   5.002 |    9.010 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   5.002 |    9.010 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.473 |   5.475 |    9.483 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.475 |    9.483 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.342 |   5.817 |    9.824 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.817 |    9.824 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.328 |   6.145 |   10.152 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   6.145 |   10.152 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.229 |   6.374 |   10.381 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | CLKMX2X2M  | 0.000 |   6.374 |   10.382 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | CLKMX2X2M  | 0.227 |   6.601 |   10.609 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | ADDFX2M    | 0.000 |   6.601 |   10.609 | 
     | Rem_0_3_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.465 |   7.066 |   11.073 | 
     | Rem_0_3_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.066 |   11.073 | 
     | Rem_0_3_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.342 |   7.407 |   11.415 | 
     | Rem_0_3_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.407 |   11.415 | 
     | Rem_0_3_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.342 |   7.749 |   11.756 | 
     | Rem_0_3_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.749 |   11.756 | 
     | Rem_0_3_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.328 |   8.077 |   12.084 | 
     | Rem_0_3_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | AND2X2M    | 0.000 |   8.077 |   12.084 | 
     |                                                    |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AND2X2M    | 0.242 |   8.319 |   12.326 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | MX2X2M     | 0.000 |   8.319 |   12.326 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | MX2X2M     | 0.213 |   8.532 |   12.540 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | ADDFX2M    | 0.000 |   8.532 |   12.540 | 
     | Rem_0_2_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.472 |   9.005 |   13.012 | 
     | Rem_0_2_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.005 |   13.012 | 
     | Rem_0_2_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.343 |   9.348 |   13.355 | 
     | Rem_0_2_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.348 |   13.355 | 
     | Rem_0_2_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.352 |   9.699 |   13.707 | 
     | Rem_0_2_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.699 |   13.707 | 
     | Rem_0_2_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.341 |  10.041 |   14.048 | 
     | Rem_0_2_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |  10.041 |   14.048 | 
     | Rem_0_2_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.321 |  10.362 |   14.369 | 
     | Rem_0_2_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | AND2X2M    | 0.000 |  10.362 |   14.369 | 
     |                                                    |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | AND2X2M    | 0.274 |  10.636 |   14.644 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U7/S0           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | MX2X2M     | 0.000 |  10.637 |   14.644 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U7/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[2 | MX2X2M     | 0.231 |  10.867 |   14.875 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[2 | ADDFX2M    | 0.000 |  10.868 |   14.875 | 
     | Rem_0_1_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.466 |  11.334 |   15.341 | 
     | Rem_0_1_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.334 |   15.341 | 
     | Rem_0_1_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.340 |  11.674 |   15.682 | 
     | Rem_0_1_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.674 |   15.682 | 
     | Rem_0_1_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.349 |  12.023 |   16.031 | 
     | Rem_0_1_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  12.023 |   16.031 | 
     | Rem_0_1_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.340 |  12.363 |   16.370 | 
     | Rem_0_1_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  12.363 |   16.370 | 
     | Rem_0_1_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.345 |  12.708 |   16.715 | 
     | Rem_0_1_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  12.708 |   16.715 | 
     | Rem_0_1_6/CI                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.323 |  13.031 |   17.038 | 
     | Rem_0_1_6/CO                                       |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U15/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | AND2X2M    | 0.000 |  13.031 |   17.038 | 
     |                                                    |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U15/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N51                    | AND2X2M    | 0.282 |  13.312 |   17.320 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U65/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N51                    | CLKMX2X2M  | 0.000 |  13.313 |   17.320 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U65/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[1 | CLKMX2X2M  | 0.231 |  13.544 |   17.551 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[1 | ADDFX2M    | 0.000 |  13.544 |   17.551 | 
     | Rem_0_0_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.468 |  14.012 |   18.019 | 
     | Rem_0_0_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  14.012 |   18.019 | 
     | Rem_0_0_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.346 |  14.358 |   18.365 | 
     | Rem_0_0_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  14.358 |   18.365 | 
     | Rem_0_0_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.347 |  14.705 |   18.712 | 
     | Rem_0_0_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  14.705 |   18.712 | 
     | Rem_0_0_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.349 |  15.054 |   19.061 | 
     | Rem_0_0_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  15.054 |   19.062 | 
     | Rem_0_0_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.351 |  15.405 |   19.412 | 
     | Rem_0_0_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  15.405 |   19.412 | 
     | Rem_0_0_6/CI                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.346 |  15.751 |   19.758 | 
     | Rem_0_0_6/CO                                       |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  15.751 |   19.758 | 
     | Rem_0_0_7/CI                                       |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N50                    | ADDFX2M    | 0.360 |  16.110 |   20.118 | 
     | Rem_0_0_7/CO                                       |      |                                                    |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U82/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N50                    | AO2B2X2M   | 0.000 |  16.111 |   20.118 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U82/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/n69                    | AO2B2X2M   | 0.286 |  16.396 |   20.404 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U84/A                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/n69                    | INVX2M     | 0.000 |  16.396 |   20.404 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U84/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n47                    | INVX2M     | 0.086 |  16.482 |   20.490 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U80/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n47                    | NAND2X2M   | 0.000 |  16.482 |   20.490 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U80/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[0]           | NAND2X2M   | 0.070 |  16.553 |   20.560 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[0]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[0]           | SDFFQX1M   | 0.000 |  16.553 |   20.560 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |   -4.007 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |   -4.007 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |   -3.971 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |   -3.970 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |   -3.928 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |   -3.928 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |   -3.886 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |   -3.885 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |   -3.858 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.149 |   -3.858 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |   -3.647 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |   -3.647 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |   -3.513 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |   -3.513 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.600 |   -3.407 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |   -3.406 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |   -3.269 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |   -3.269 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |   -3.269 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |   -3.110 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[0]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.901 |   -3.106 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[1]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[1]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.901
- Setup                         0.343
+ Phase Shift                  20.000
= Required Time                20.558
- Arrival Time                 13.717
= Slack Time                    6.841
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |    6.841 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |    6.842 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX40M | 0.037 |   0.037 |    6.878 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX32M | 0.001 |   0.038 |    6.879 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX32M | 0.042 |   0.079 |    6.921 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX40M | 0.000 |   0.080 |    6.921 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.041 |   0.121 |    6.963 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.122 |    6.963 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.149 |    6.991 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.150 |    6.991 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.211 |   0.360 |    7.202 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.001 |   0.361 |    7.202 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.133 |   0.494 |    7.336 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.494 |    7.336 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.127 |   0.621 |    7.463 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.001 |   0.622 |    7.463 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.077 |   0.699 |    7.540 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.002 |   0.700 |    7.542 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.129 |   0.829 |    7.670 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.018 |   0.847 |    7.689 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.714 |   1.562 |    8.403 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   1.563 |    8.405 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.226 |   1.789 |    8.631 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   1.789 |    8.631 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.268 |   2.058 |    8.899 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   2.058 |    8.899 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.184 |   2.241 |    9.083 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   2.241 |    9.083 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.247 |   2.488 |    9.330 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   2.488 |    9.330 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.242 |   2.730 |    9.572 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   2.730 |    9.572 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.495 |   3.226 |   10.067 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   3.226 |   10.067 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.270 |   3.496 |   10.337 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   3.496 |   10.337 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.265 |   3.760 |   10.602 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   3.760 |   10.602 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.470 |   4.230 |   11.071 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   4.230 |   11.071 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.323 |   4.553 |   11.394 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   4.553 |   11.394 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.218 |   4.770 |   11.612 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   4.771 |   11.612 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.232 |   5.002 |   11.844 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   5.003 |   11.844 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.473 |   5.475 |   12.317 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.475 |   12.317 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.342 |   5.817 |   12.659 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.817 |   12.659 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.328 |   6.145 |   12.987 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   6.145 |   12.987 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.229 |   6.374 |   13.216 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | CLKMX2X2M  | 0.000 |   6.374 |   13.216 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | CLKMX2X2M  | 0.227 |   6.601 |   13.443 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | ADDFX2M    | 0.000 |   6.601 |   13.443 | 
     | Rem_0_3_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.465 |   7.066 |   13.907 | 
     | Rem_0_3_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.066 |   13.907 | 
     | Rem_0_3_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.342 |   7.408 |   14.249 | 
     | Rem_0_3_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.408 |   14.249 | 
     | Rem_0_3_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.342 |   7.749 |   14.591 | 
     | Rem_0_3_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.749 |   14.591 | 
     | Rem_0_3_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.328 |   8.077 |   14.918 | 
     | Rem_0_3_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | AND2X2M    | 0.000 |   8.077 |   14.918 | 
     |                                                    |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AND2X2M    | 0.242 |   8.319 |   15.160 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | MX2X2M     | 0.000 |   8.319 |   15.160 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | MX2X2M     | 0.213 |   8.532 |   15.374 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | ADDFX2M    | 0.000 |   8.532 |   15.374 | 
     | Rem_0_2_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.472 |   9.005 |   15.846 | 
     | Rem_0_2_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.005 |   15.846 | 
     | Rem_0_2_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.343 |   9.348 |   16.189 | 
     | Rem_0_2_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.348 |   16.189 | 
     | Rem_0_2_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.352 |   9.699 |   16.541 | 
     | Rem_0_2_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.700 |   16.541 | 
     | Rem_0_2_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.341 |  10.041 |   16.882 | 
     | Rem_0_2_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |  10.041 |   16.882 | 
     | Rem_0_2_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.321 |  10.362 |   17.203 | 
     | Rem_0_2_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | AND2X2M    | 0.000 |  10.362 |   17.203 | 
     |                                                    |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | AND2X2M    | 0.274 |  10.636 |   17.478 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U7/S0           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | MX2X2M     | 0.000 |  10.637 |   17.478 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U7/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[2 | MX2X2M     | 0.231 |  10.868 |   17.709 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[2 | ADDFX2M    | 0.000 |  10.868 |   17.709 | 
     | Rem_0_1_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.466 |  11.334 |   18.175 | 
     | Rem_0_1_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.334 |   18.175 | 
     | Rem_0_1_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.340 |  11.674 |   18.516 | 
     | Rem_0_1_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.674 |   18.516 | 
     | Rem_0_1_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.349 |  12.023 |   18.865 | 
     | Rem_0_1_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  12.023 |   18.865 | 
     | Rem_0_1_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.340 |  12.363 |   19.204 | 
     | Rem_0_1_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  12.363 |   19.204 | 
     | Rem_0_1_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.345 |  12.708 |   19.549 | 
     | Rem_0_1_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  12.708 |   19.549 | 
     | Rem_0_1_6/CI                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.323 |  13.031 |   19.872 | 
     | Rem_0_1_6/CO                                       |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U15/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | AND2X2M    | 0.000 |  13.031 |   19.872 | 
     |                                                    |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U15/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N51                    | AND2X2M    | 0.282 |  13.312 |   20.154 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U58/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N51                    | AOI22XLM   | 0.000 |  13.313 |   20.154 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U58/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n45                    | AOI22XLM   | 0.289 |  13.602 |   20.444 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U56/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n45                    | NAND2X2M   | 0.000 |  13.602 |   20.444 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U56/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[1]           | NAND2X2M   | 0.114 |  13.716 |   20.558 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[1]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[1]           | SDFFQX1M   | 0.000 |  13.717 |   20.558 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |   -6.841 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |   -6.841 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |   -6.805 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |   -6.804 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |   -6.762 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |   -6.762 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |   -6.720 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |   -6.720 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |   -6.692 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.149 |   -6.692 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |   -6.481 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |   -6.481 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |   -6.347 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |   -6.347 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.600 |   -6.241 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |   -6.240 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |   -6.103 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |   -6.103 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |   -6.103 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |   -5.944 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[1]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.901 |   -5.940 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[2]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[2]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.901
- Setup                         0.351
+ Phase Shift                  20.000
= Required Time                20.550
- Arrival Time                 11.165
= Slack Time                    9.385
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |    9.385 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |    9.385 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX40M | 0.037 |   0.037 |    9.422 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX32M | 0.001 |   0.038 |    9.423 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX32M | 0.042 |   0.079 |    9.464 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX40M | 0.000 |   0.080 |    9.465 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.041 |   0.121 |    9.506 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.122 |    9.507 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.149 |    9.534 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.150 |    9.534 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.211 |   0.360 |    9.745 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.001 |   0.361 |    9.746 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.133 |   0.494 |    9.879 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.494 |    9.879 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.127 |   0.621 |   10.006 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.001 |   0.622 |   10.007 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.077 |   0.699 |   10.084 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.002 |   0.700 |   10.085 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.129 |   0.829 |   10.214 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.018 |   0.847 |   10.232 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.714 |   1.562 |   10.947 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   1.563 |   10.948 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.226 |   1.789 |   11.174 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   1.789 |   11.174 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.268 |   2.058 |   11.442 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   2.058 |   11.442 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.184 |   2.241 |   11.626 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   2.241 |   11.626 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.247 |   2.488 |   11.873 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   2.488 |   11.873 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.242 |   2.730 |   12.115 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   2.730 |   12.115 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.495 |   3.226 |   12.611 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   3.226 |   12.611 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.270 |   3.496 |   12.880 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   3.496 |   12.881 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.265 |   3.760 |   13.145 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   3.760 |   13.145 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.470 |   4.230 |   13.615 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   4.230 |   13.615 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.323 |   4.553 |   13.938 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   4.553 |   13.938 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.218 |   4.770 |   14.155 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   4.771 |   14.156 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.232 |   5.002 |   14.387 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   5.003 |   14.387 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.473 |   5.475 |   14.860 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.475 |   14.860 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.342 |   5.817 |   15.202 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.817 |   15.202 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.328 |   6.145 |   15.530 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   6.145 |   15.530 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.229 |   6.374 |   15.759 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | CLKMX2X2M  | 0.000 |   6.374 |   15.759 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | CLKMX2X2M  | 0.227 |   6.601 |   15.986 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | ADDFX2M    | 0.000 |   6.601 |   15.986 | 
     | Rem_0_3_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.465 |   7.066 |   16.451 | 
     | Rem_0_3_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.066 |   16.451 | 
     | Rem_0_3_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.342 |   7.408 |   16.792 | 
     | Rem_0_3_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.408 |   16.792 | 
     | Rem_0_3_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.342 |   7.749 |   17.134 | 
     | Rem_0_3_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.749 |   17.134 | 
     | Rem_0_3_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.328 |   8.077 |   17.462 | 
     | Rem_0_3_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | AND2X2M    | 0.000 |   8.077 |   17.462 | 
     |                                                    |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AND2X2M    | 0.242 |   8.319 |   17.704 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | MX2X2M     | 0.000 |   8.319 |   17.704 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | MX2X2M     | 0.213 |   8.532 |   17.917 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | ADDFX2M    | 0.000 |   8.532 |   17.917 | 
     | Rem_0_2_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.472 |   9.005 |   18.390 | 
     | Rem_0_2_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.005 |   18.390 | 
     | Rem_0_2_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.343 |   9.348 |   18.733 | 
     | Rem_0_2_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.348 |   18.733 | 
     | Rem_0_2_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.352 |   9.699 |   19.084 | 
     | Rem_0_2_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.700 |   19.084 | 
     | Rem_0_2_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.341 |  10.041 |   19.426 | 
     | Rem_0_2_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |  10.041 |   19.426 | 
     | Rem_0_2_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.321 |  10.362 |   19.747 | 
     | Rem_0_2_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | AND2X2M    | 0.000 |  10.362 |   19.747 | 
     |                                                    |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | AND2X2M    | 0.274 |  10.636 |   20.021 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U61/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | AOI22XLM   | 0.000 |  10.637 |   20.022 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U61/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n43                    | AOI22XLM   | 0.384 |  11.021 |   20.406 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U59/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n43                    | NAND2X2M   | 0.000 |  11.021 |   20.406 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U59/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[2]           | NAND2X2M   | 0.144 |  11.165 |   20.550 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[2]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[2]           | SDFFQX1M   | 0.000 |  11.165 |   20.550 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |   -9.385 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |   -9.385 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |   -9.348 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |   -9.347 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |   -9.306 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |   -9.305 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |   -9.264 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |   -9.263 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |   -9.236 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |   -9.235 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |   -9.025 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |   -9.024 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |   -8.891 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |   -8.891 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.601 |   -8.784 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |   -8.784 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |   -8.647 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |   -8.647 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |   -8.647 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |   -8.487 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[2]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.901 |   -8.484 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[3]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[3]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.901
- Setup                         0.349
+ Phase Shift                  20.000
= Required Time                20.553
- Arrival Time                  8.812
= Slack Time                   11.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   11.740 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   11.741 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX40M | 0.037 |   0.037 |   11.777 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX32M | 0.001 |   0.038 |   11.778 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX32M | 0.042 |   0.079 |   11.820 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX40M | 0.000 |   0.080 |   11.820 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.041 |   0.121 |   11.862 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.122 |   11.862 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.149 |   11.890 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.150 |   11.890 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.211 |   0.360 |   12.101 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.001 |   0.361 |   12.101 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.133 |   0.494 |   12.235 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.494 |   12.235 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.127 |   0.621 |   12.362 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.001 |   0.622 |   12.362 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.077 |   0.699 |   12.439 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.002 |   0.700 |   12.441 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.129 |   0.829 |   12.569 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.018 |   0.847 |   12.588 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.714 |   1.562 |   13.302 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   1.563 |   13.304 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.226 |   1.789 |   13.530 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   1.789 |   13.530 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.268 |   2.058 |   13.798 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   2.058 |   13.798 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.184 |   2.241 |   13.982 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   2.241 |   13.982 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.247 |   2.488 |   14.228 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   2.488 |   14.229 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.242 |   2.730 |   14.471 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   2.730 |   14.471 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.495 |   3.226 |   14.966 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   3.226 |   14.966 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.270 |   3.496 |   15.236 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   3.496 |   15.236 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.265 |   3.760 |   15.501 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   3.760 |   15.501 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.470 |   4.230 |   15.970 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   4.230 |   15.970 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.323 |   4.553 |   16.293 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   4.553 |   16.293 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.218 |   4.770 |   16.511 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   4.771 |   16.511 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.232 |   5.002 |   16.743 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   5.003 |   16.743 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.473 |   5.475 |   17.216 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.475 |   17.216 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.342 |   5.817 |   17.557 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.817 |   17.557 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.328 |   6.145 |   17.886 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   6.145 |   17.886 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.229 |   6.374 |   18.114 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | CLKMX2X2M  | 0.000 |   6.374 |   18.115 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | CLKMX2X2M  | 0.227 |   6.601 |   18.342 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | ADDFX2M    | 0.000 |   6.601 |   18.342 | 
     | Rem_0_3_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.465 |   7.066 |   18.806 | 
     | Rem_0_3_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.066 |   18.806 | 
     | Rem_0_3_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.342 |   7.408 |   19.148 | 
     | Rem_0_3_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.408 |   19.148 | 
     | Rem_0_3_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.342 |   7.749 |   19.490 | 
     | Rem_0_3_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.749 |   19.490 | 
     | Rem_0_3_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.328 |   8.077 |   19.817 | 
     | Rem_0_3_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | AND2X2M    | 0.000 |   8.077 |   19.817 | 
     |                                                    |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AND2X2M    | 0.242 |   8.319 |   20.059 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U64/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AOI22XLM   | 0.000 |   8.319 |   20.059 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U64/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n41                    | AOI22XLM   | 0.361 |   8.680 |   20.421 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U62/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n41                    | NAND2X2M   | 0.000 |   8.681 |   20.421 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U62/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[3]           | NAND2X2M   | 0.132 |   8.812 |   20.553 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[3]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[3]           | SDFFQX1M   | 0.000 |   8.812 |   20.553 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -11.740 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -11.740 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -11.704 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -11.703 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -11.661 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -11.661 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -11.619 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -11.619 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |  -11.591 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.149 |  -11.591 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |  -11.380 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |  -11.380 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |  -11.246 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |  -11.246 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.601 |  -11.140 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |  -11.139 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |  -11.002 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |  -11.002 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |  -11.002 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |  -10.843 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[3]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.901 |  -10.839 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[7]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[7]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.902
- Setup                         0.348
+ Phase Shift                  20.000
= Required Time                20.554
- Arrival Time                  8.513
= Slack Time                   12.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   12.041 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   12.042 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   12.078 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   12.079 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   12.121 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   12.121 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   12.163 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   12.163 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.149 |   12.191 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.149 |   12.191 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.211 |   0.360 |   12.402 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.361 |   12.402 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.133 |   0.494 |   12.536 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.494 |   12.536 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.127 |   0.621 |   12.663 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.622 |   12.663 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.077 |   0.699 |   12.740 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.700 |   12.742 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.129 |   0.829 |   12.870 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.018 |   0.847 |   12.889 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.726 |   1.573 |   13.615 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.003 |   1.576 |   13.617 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.383 |   1.959 |   14.000 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.959 |   14.001 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.272 |   2.231 |   14.272 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   2.231 |   14.272 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.180 |   2.411 |   14.452 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   2.411 |   14.452 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.967 |   15.009 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.967 |   15.009 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.576 |   3.544 |   15.585 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   3.544 |   15.585 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   4.113 |   16.154 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   4.113 |   16.154 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.568 |   4.680 |   16.722 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   4.680 |   16.722 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.563 |   5.243 |   17.285 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   5.243 |   17.285 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.591 |   5.835 |   17.876 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   5.835 |   17.876 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.313 |   6.148 |   18.189 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   6.148 |   18.189 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.074 |   6.221 |   18.263 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   6.221 |   18.263 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.400 |   6.621 |   18.663 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/A0N   |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | AOI2BB1X1M | 0.000 |   6.621 |   18.663 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | AOI2BB1X1M | 0.283 |   6.904 |   18.946 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | OA21X1M    | 0.000 |   6.904 |   18.946 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OA21X1M    | 0.430 |   7.334 |   19.375 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U12/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OAI21BX1M  | 0.000 |   7.334 |   19.375 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U12/Y     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n10     | OAI21BX1M  | 0.304 |   7.638 |   19.679 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U10/A1    |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n10     | OAI21X1M   | 0.000 |   7.638 |   19.679 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U10/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n11     | OAI21X1M   | 0.158 |   7.795 |   19.837 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U9/B0     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n11     | OAI2BB1X1M | 0.000 |   7.795 |   19.837 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U9/Y      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n9      | OAI2BB1X1M | 0.097 |   7.893 |   19.934 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U3/B      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n9      | CLKXOR2X2M | 0.000 |   7.893 |   19.934 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U3/Y      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N49                  | CLKXOR2X2M | 0.305 |   8.198 |   20.240 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U42/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N49                  | AO21XLM    | 0.000 |   8.198 |   20.240 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U42/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[7]         | AO21XLM    | 0.314 |   8.513 |   20.554 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[7]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[7]         | SDFFQX1M   | 0.000 |   8.513 |   20.554 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -12.041 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -12.041 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -12.005 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -12.004 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -11.962 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -11.962 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -11.920 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -11.920 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |  -11.892 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -11.892 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |  -11.681 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |  -11.681 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |  -11.547 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |  -11.547 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.601 |  -11.441 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |  -11.440 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |  -11.303 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |  -11.303 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |  -11.303 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |  -11.144 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[7]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.902 |  -11.140 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[6]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[6]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.902
- Setup                         0.345
+ Phase Shift                  20.000
= Required Time                20.557
- Arrival Time                  8.245
= Slack Time                   12.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   12.312 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   12.313 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   12.349 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   12.350 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   12.392 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   12.392 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   12.434 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   12.434 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.149 |   12.462 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.149 |   12.462 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.211 |   0.360 |   12.673 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.361 |   12.673 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.133 |   0.494 |   12.807 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.494 |   12.807 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.127 |   0.621 |   12.934 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.622 |   12.934 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.077 |   0.699 |   13.011 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.700 |   13.013 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.129 |   0.829 |   13.141 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.018 |   0.847 |   13.160 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.726 |   1.573 |   13.886 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.003 |   1.576 |   13.888 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.383 |   1.959 |   14.271 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.959 |   14.272 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.272 |   2.231 |   14.543 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   2.231 |   14.543 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.180 |   2.411 |   14.723 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   2.411 |   14.723 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.967 |   15.280 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.967 |   15.280 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.576 |   3.544 |   15.856 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   3.544 |   15.856 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   4.113 |   16.425 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   4.113 |   16.425 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.568 |   4.680 |   16.993 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   4.680 |   16.993 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.563 |   5.243 |   17.556 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   5.243 |   17.556 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.591 |   5.835 |   18.147 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   5.835 |   18.147 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.313 |   6.148 |   18.460 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   6.148 |   18.460 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.074 |   6.222 |   18.534 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   6.222 |   18.534 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.400 |   6.622 |   18.934 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/A0N   |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | AOI2BB1X1M | 0.000 |   6.622 |   18.934 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | AOI2BB1X1M | 0.283 |   6.904 |   19.217 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | OA21X1M    | 0.000 |   6.904 |   19.217 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OA21X1M    | 0.430 |   7.334 |   19.646 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U12/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OAI21BX1M  | 0.000 |   7.334 |   19.646 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U12/Y     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n10     | OAI21BX1M  | 0.304 |   7.638 |   19.950 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U11/C     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n10     | XOR3XLM    | 0.000 |   7.638 |   19.950 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U11/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N48                  | XOR3XLM    | 0.286 |   7.924 |   20.236 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U41/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N48                  | AO21XLM    | 0.000 |   7.924 |   20.236 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U41/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[6]         | AO21XLM    | 0.321 |   8.245 |   20.557 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[6]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[6]         | SDFFQX1M   | 0.000 |   8.245 |   20.557 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -12.312 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -12.312 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -12.276 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -12.275 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -12.233 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -12.233 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -12.191 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -12.191 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |  -12.163 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -12.163 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |  -11.952 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |  -11.952 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |  -11.818 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |  -11.818 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.601 |  -11.712 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |  -11.711 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |  -11.574 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |  -11.574 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |  -11.574 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |  -11.415 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[6]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.902 |  -11.411 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[5]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[5]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.902
- Setup                         0.348
+ Phase Shift                  20.000
= Required Time                20.554
- Arrival Time                  7.808
= Slack Time                   12.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   12.746 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   12.747 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   12.783 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   12.784 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   12.826 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   12.826 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   12.868 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   12.868 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.149 |   12.896 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   12.896 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.211 |   0.360 |   13.106 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.361 |   13.107 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.133 |   0.494 |   13.241 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.494 |   13.241 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.127 |   0.621 |   13.368 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.622 |   13.368 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.077 |   0.699 |   13.445 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.700 |   13.447 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.129 |   0.829 |   13.575 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.018 |   0.847 |   13.594 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.726 |   1.573 |   14.320 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.003 |   1.576 |   14.322 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.383 |   1.959 |   14.705 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.959 |   14.705 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.272 |   2.231 |   14.977 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   2.231 |   14.977 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.180 |   2.411 |   15.157 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   2.411 |   15.157 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.967 |   15.714 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.967 |   15.714 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.576 |   3.544 |   16.290 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   3.544 |   16.290 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   4.113 |   16.859 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   4.113 |   16.859 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.568 |   4.680 |   17.427 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   4.680 |   17.427 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.563 |   5.243 |   17.990 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   5.243 |   17.990 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.591 |   5.835 |   18.581 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   5.835 |   18.581 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.313 |   6.148 |   18.894 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   6.148 |   18.894 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.074 |   6.222 |   18.968 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   6.222 |   18.968 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.400 |   6.622 |   19.368 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/A0N   |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | AOI2BB1X1M | 0.000 |   6.622 |   19.368 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | AOI2BB1X1M | 0.283 |   6.904 |   19.651 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | OA21X1M    | 0.000 |   6.904 |   19.651 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OA21X1M    | 0.430 |   7.334 |   20.080 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U13/A     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | XNOR2X1M   | 0.000 |   7.334 |   20.080 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U13/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N47                  | XNOR2X1M   | 0.157 |   7.491 |   20.237 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U43/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N47                  | AO21XLM    | 0.000 |   7.491 |   20.237 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U43/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[5]         | AO21XLM    | 0.317 |   7.808 |   20.554 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[5]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[5]         | SDFFQX1M   | 0.000 |   7.808 |   20.554 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -12.746 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -12.746 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -12.710 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -12.709 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -12.667 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -12.667 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -12.625 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -12.624 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |  -12.597 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -12.597 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |  -12.386 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |  -12.386 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |  -12.252 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |  -12.252 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.601 |  -12.146 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |  -12.145 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |  -12.008 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |  -12.008 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |  -12.008 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |  -11.849 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[5]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.902 |  -11.845 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[4]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[4]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.902
- Setup                         0.349
+ Phase Shift                  20.000
= Required Time                20.553
- Arrival Time                  7.461
= Slack Time                   13.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   13.092 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   13.092 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   13.129 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   13.129 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   13.171 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   13.171 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   13.213 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   13.214 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.149 |   13.241 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   13.241 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.211 |   0.360 |   13.452 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.361 |   13.452 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.133 |   0.494 |   13.586 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.494 |   13.586 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.127 |   0.621 |   13.713 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.622 |   13.714 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.077 |   0.699 |   13.790 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.700 |   13.792 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.129 |   0.829 |   13.921 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.018 |   0.847 |   13.939 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.726 |   1.573 |   14.665 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.003 |   1.576 |   14.668 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.383 |   1.959 |   15.051 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.959 |   15.051 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.272 |   2.231 |   15.323 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   2.231 |   15.323 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.180 |   2.411 |   15.503 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   2.411 |   15.503 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.967 |   16.059 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.967 |   16.059 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.576 |   3.544 |   16.635 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   3.544 |   16.636 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   4.113 |   17.204 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   4.113 |   17.204 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.568 |   4.680 |   17.772 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   4.680 |   17.772 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.563 |   5.243 |   18.335 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   5.243 |   18.335 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.591 |   5.835 |   18.926 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   5.835 |   18.926 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.313 |   6.148 |   19.240 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   6.148 |   19.240 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.074 |   6.222 |   19.313 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   6.222 |   19.313 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.400 |   6.622 |   19.713 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/A0N   |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | AOI2BB1X1M | 0.000 |   6.622 |   19.713 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | AOI2BB1X1M | 0.283 |   6.904 |   19.996 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U18/B     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | CLKXOR2X2M | 0.000 |   6.904 |   19.996 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U18/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N46                  | CLKXOR2X2M | 0.237 |   7.141 |   20.233 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U44/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N46                  | AO21XLM    | 0.000 |   7.141 |   20.233 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U44/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[4]         | AO21XLM    | 0.319 |   7.461 |   20.553 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[4]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[4]         | SDFFQX1M   | 0.000 |   7.461 |   20.553 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -13.092 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -13.092 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -13.055 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -13.054 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -13.012 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -13.012 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -12.971 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -12.970 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |  -12.942 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -12.942 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |  -12.732 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |  -12.731 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |  -12.598 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |  -12.598 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.601 |  -12.491 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |  -12.491 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |  -12.354 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |  -12.353 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |  -12.353 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |  -12.194 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[4]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.902 |  -12.190 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[3]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[3]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.902
- Setup                         0.349
+ Phase Shift                  20.000
= Required Time                20.553
- Arrival Time                  7.095
= Slack Time                   13.457
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   13.457 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   13.458 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   13.494 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   13.495 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   13.537 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   13.537 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   13.579 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   13.579 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.149 |   13.607 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   13.607 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.211 |   0.360 |   13.818 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.361 |   13.818 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.133 |   0.494 |   13.952 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.494 |   13.952 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.127 |   0.621 |   14.079 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.622 |   14.079 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.077 |   0.699 |   14.156 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.700 |   14.158 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.129 |   0.829 |   14.286 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.018 |   0.847 |   14.305 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.726 |   1.573 |   15.031 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.003 |   1.576 |   15.033 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.383 |   1.959 |   15.416 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.959 |   15.417 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.272 |   2.231 |   15.688 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   2.231 |   15.688 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.180 |   2.411 |   15.868 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   2.411 |   15.868 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.967 |   16.425 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.967 |   16.425 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.576 |   3.544 |   17.001 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   3.544 |   17.001 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   4.113 |   17.570 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   4.113 |   17.570 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.568 |   4.680 |   18.138 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   4.680 |   18.138 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.563 |   5.243 |   18.701 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   5.243 |   18.701 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.591 |   5.835 |   19.292 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   5.835 |   19.292 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.313 |   6.148 |   19.605 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   6.148 |   19.605 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.074 |   6.222 |   19.679 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   6.222 |   19.679 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.400 |   6.622 |   20.079 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U5/A      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | XNOR2X1M   | 0.000 |   6.622 |   20.079 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U5/Y      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N45                  | XNOR2X1M   | 0.150 |   6.772 |   20.229 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U45/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N45                  | AO21XLM    | 0.000 |   6.772 |   20.229 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U45/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[3]         | AO21XLM    | 0.323 |   7.095 |   20.553 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[3]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[3]         | SDFFQX1M   | 0.000 |   7.095 |   20.553 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -13.457 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -13.457 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -13.421 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -13.420 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -13.378 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -13.378 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -13.336 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -13.335 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |  -13.308 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -13.308 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |  -13.097 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |  -13.097 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |  -12.963 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |  -12.963 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.601 |  -12.857 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |  -12.856 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |  -12.719 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |  -12.719 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |  -12.719 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |  -12.560 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[3]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.902 |  -12.556 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[2]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[2]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.902
- Setup                         0.345
+ Phase Shift                  20.000
= Required Time                20.557
- Arrival Time                  6.941
= Slack Time                   13.616
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   13.616 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   13.616 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   13.653 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   13.654 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   13.695 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   13.696 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   13.737 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   13.738 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.149 |   13.766 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   13.766 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.211 |   0.360 |   13.976 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.361 |   13.977 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.133 |   0.494 |   14.110 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.494 |   14.110 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.127 |   0.621 |   14.237 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.622 |   14.238 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.077 |   0.699 |   14.315 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.700 |   14.316 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.129 |   0.829 |   14.445 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.018 |   0.847 |   14.463 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.726 |   1.573 |   15.189 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.003 |   1.576 |   15.192 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.383 |   1.959 |   15.575 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.959 |   15.575 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.272 |   2.231 |   15.847 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   2.231 |   15.847 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.180 |   2.411 |   16.027 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   2.411 |   16.027 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.967 |   16.584 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.967 |   16.584 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.576 |   3.544 |   17.160 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   3.544 |   17.160 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   4.113 |   17.729 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   4.113 |   17.729 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.568 |   4.680 |   18.296 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   4.680 |   18.296 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.563 |   5.243 |   18.859 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   5.243 |   18.859 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.591 |   5.835 |   19.451 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   5.835 |   19.451 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.277 |   6.112 |   19.728 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   6.112 |   19.728 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.157 |   6.269 |   19.885 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U8/AN     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NAND2BX1M  | 0.000 |   6.269 |   19.885 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U8/Y      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n5      | NAND2BX1M  | 0.164 |   6.433 |   20.049 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U7/A      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n5      | CLKXOR2X2M | 0.000 |   6.433 |   20.049 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U7/Y      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N44                  | CLKXOR2X2M | 0.209 |   6.642 |   20.258 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U46/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N44                  | AO21XLM    | 0.000 |   6.642 |   20.258 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U46/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[2]         | AO21XLM    | 0.298 |   6.941 |   20.557 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[2]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[2]         | SDFFQX1M   | 0.000 |   6.941 |   20.557 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -13.616 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -13.616 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -13.579 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -13.579 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -13.537 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -13.536 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -13.495 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -13.494 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |  -13.467 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -13.467 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |  -13.256 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |  -13.256 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |  -13.122 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |  -13.122 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.601 |  -13.016 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |  -13.015 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |  -12.878 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |  -12.878 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |  -12.878 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |  -12.719 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[2]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.902 |  -12.714 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[4]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[4]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.901
- Setup                         0.350
+ Phase Shift                  20.000
= Required Time                20.551
- Arrival Time                  6.877
= Slack Time                   13.674
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   13.674 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   13.674 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX40M | 0.037 |   0.037 |   13.711 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX32M | 0.001 |   0.038 |   13.712 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX32M | 0.042 |   0.079 |   13.754 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX40M | 0.000 |   0.080 |   13.754 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.041 |   0.121 |   13.795 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.122 |   13.796 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.149 |   13.824 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.150 |   13.824 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.211 |   0.360 |   14.034 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.001 |   0.361 |   14.035 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.133 |   0.494 |   14.168 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.494 |   14.169 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.127 |   0.621 |   14.295 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.001 |   0.622 |   14.296 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.077 |   0.699 |   14.373 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.002 |   0.700 |   14.374 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.129 |   0.829 |   14.503 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.018 |   0.847 |   14.521 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.714 |   1.562 |   15.236 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   1.563 |   15.238 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.226 |   1.789 |   15.463 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   1.789 |   15.464 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.268 |   2.058 |   15.732 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   2.058 |   15.732 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.184 |   2.241 |   15.915 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   2.241 |   15.915 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.247 |   2.488 |   16.162 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   2.488 |   16.162 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.242 |   2.730 |   16.404 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   2.730 |   16.405 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.495 |   3.226 |   16.900 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   3.226 |   16.900 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.270 |   3.496 |   17.170 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   3.496 |   17.170 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.265 |   3.760 |   17.435 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   3.760 |   17.435 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.470 |   4.230 |   17.904 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   4.230 |   17.904 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.323 |   4.553 |   18.227 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   4.553 |   18.227 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.218 |   4.770 |   18.445 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   4.771 |   18.445 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.232 |   5.002 |   18.677 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   5.003 |   18.677 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.473 |   5.475 |   19.149 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.475 |   19.149 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.342 |   5.817 |   19.491 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.817 |   19.491 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.328 |   6.145 |   19.819 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   6.145 |   19.819 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.229 |   6.374 |   20.048 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U67/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AOI22XLM   | 0.000 |   6.374 |   20.048 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U67/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n39                    | AOI22XLM   | 0.365 |   6.739 |   20.414 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U65/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n39                    | NAND2X2M   | 0.000 |   6.740 |   20.414 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U65/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[4]           | NAND2X2M   | 0.138 |   6.877 |   20.551 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[4]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[4]           | SDFFQX1M   | 0.000 |   6.877 |   20.551 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -13.674 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -13.674 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -13.637 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -13.637 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -13.595 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -13.595 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -13.553 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -13.552 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |  -13.525 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.149 |  -13.525 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |  -13.314 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |  -13.314 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |  -13.180 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |  -13.180 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.601 |  -13.074 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |  -13.073 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |  -12.936 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |  -12.936 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |  -12.936 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |  -12.777 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[4]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.901 |  -12.773 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_
reg[0]/CK 
Endpoint:   u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[0]/D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q        (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.825
- Setup                         0.384
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.241
- Arrival Time                  6.371
= Slack Time                   13.870
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                           |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                   |            |       |   0.000 |   13.870 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                   | CLKINVX40M | 0.000 |   0.000 |   13.871 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                            | CLKINVX40M | 0.037 |   0.037 |   13.907 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                            | CLKINVX32M | 0.001 |   0.038 |   13.908 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                            | CLKINVX32M | 0.042 |   0.079 |   13.950 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                            | CLKINVX40M | 0.000 |   0.080 |   13.950 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                            | CLKINVX40M | 0.041 |   0.121 |   13.992 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                            | CLKINVX32M | 0.001 |   0.122 |   13.992 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                            | CLKINVX32M | 0.028 |   0.149 |   14.020 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                            | MX2X8M     | 0.000 |   0.150 |   14.020 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                 | MX2X8M     | 0.211 |   0.360 |   14.231 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                 | CLKBUFX24M | 0.001 |   0.361 |   14.231 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                          | CLKBUFX24M | 0.133 |   0.494 |   14.365 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                          | CLKBUFX20M | 0.000 |   0.494 |   14.365 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                          | CLKBUFX20M | 0.127 |   0.621 |   14.492 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                          | CLKINVX32M | 0.001 |   0.622 |   14.492 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                          | CLKINVX32M | 0.077 |   0.699 |   14.569 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                          | CLKINVX40M | 0.002 |   0.700 |   14.571 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                          | CLKINVX40M | 0.124 |   0.824 |   14.694 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK       |  ^   | REF_CLK_M__L4_N0                          | SDFFRQX1M  | 0.025 |   0.849 |   14.719 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q        |  ^   | Rx_valid                                  | SDFFRQX1M  | 0.774 |   1.622 |   15.493 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U53/B                  |  ^   | Rx_valid                                  | NAND2X2M   | 0.000 |   1.623 |   15.493 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U53/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n41           | NAND2X2M   | 0.234 |   1.857 |   15.728 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U34/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n41           | NOR2X2M    | 0.000 |   1.857 |   15.728 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U34/Y                  |  ^   | ALU_FUNC[2]                               | NOR2X2M    | 0.263 |   2.121 |   15.991 | 
     | u_ALU_TOP/U_Decoder_Unit/U8/A                      |  ^   | ALU_FUNC[2]                               | INVX2M     | 0.000 |   2.121 |   15.991 | 
     | u_ALU_TOP/U_Decoder_Unit/U8/Y                      |  v   | u_ALU_TOP/U_Decoder_Unit/n1               | INVX2M     | 0.113 |   2.234 |   16.104 | 
     | u_ALU_TOP/U_Decoder_Unit/U4/A                      |  v   | u_ALU_TOP/U_Decoder_Unit/n1               | NOR2X2M    | 0.000 |   2.234 |   16.104 | 
     | u_ALU_TOP/U_Decoder_Unit/U4/Y                      |  ^   | u_ALU_TOP/LOGIC_Enable                    | NOR2X2M    | 0.439 |   2.673 |   16.544 | 
     | u_ALU_TOP/U_Decoder_Unit/U7/A                      |  ^   | u_ALU_TOP/LOGIC_Enable                    | OR2X2M     | 0.000 |   2.673 |   16.544 | 
     | u_ALU_TOP/U_Decoder_Unit/U7/Y                      |  ^   | u_ALU_TOP/U_Decoder_Unit/n2               | OR2X2M     | 0.233 |   2.906 |   16.777 | 
     | u_ALU_TOP/U_Decoder_Unit/U5/B                      |  ^   | u_ALU_TOP/U_Decoder_Unit/n2               | NOR2X2M    | 0.000 |   2.906 |   16.777 | 
     | u_ALU_TOP/U_Decoder_Unit/U5/Y                      |  v   | u_ALU_TOP/Arith_Enable                    | NOR2X2M    | 0.132 |   3.039 |   16.909 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U4/A                    |  v   | u_ALU_TOP/Arith_Enable                    | INVX2M     | 0.000 |   3.039 |   16.909 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U4/Y                    |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n4             | INVX2M     | 0.119 |   3.158 |   17.028 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U7/B1                   |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n4             | AOI33X2M   | 0.000 |   3.158 |   17.028 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U7/Y                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n8             | AOI33X2M   | 0.161 |   3.319 |   17.189 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U5/A1                   |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n8             | OAI21X2M   | 0.000 |   3.319 |   17.189 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U5/Y                    |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n7             | OAI21X2M   | 0.203 |   3.522 |   17.392 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U9/B0                   |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n7             | AOI32X1M   | 0.000 |   3.522 |   17.392 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U9/Y                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n5             | AOI32X1M   | 0.124 |   3.646 |   17.516 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U8/A                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n5             | INVX2M     | 0.000 |   3.646 |   17.516 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U8/Y                    |  ^   | ALU_vld_OUT                               | INVX2M     | 0.151 |   3.796 |   17.666 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U31/B                  |  ^   | ALU_vld_OUT                               | NAND2BX2M  | 0.000 |   3.796 |   17.667 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U31/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n31           | NAND2BX2M  | 0.230 |   4.026 |   17.896 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U12/A0N                |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n31           | OAI2BB1X2M | 0.001 |   4.027 |   17.897 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U12/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n21           | OAI2BB1X2M | 0.314 |   4.341 |   18.211 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U32/B0                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n21           | OAI2B1X2M  | 0.000 |   4.341 |   18.211 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U32/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n19           | OAI2B1X2M  | 0.109 |   4.449 |   18.320 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U38/AN                 |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n19           | NOR2BX2M   | 0.000 |   4.449 |   18.320 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U38/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/N102          | NOR2BX2M   | 0.563 |   5.012 |   18.882 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U17/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/N102          | INVX2M     | 0.000 |   5.012 |   18.883 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U17/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n59           | INVX2M     | 0.171 |   5.183 |   19.053 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U11/A1                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n59           | AOI21X2M   | 0.000 |   5.183 |   19.054 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U11/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n18           | AOI21X2M   | 0.250 |   5.433 |   19.303 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U16/B                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n18           | AND2X2M    | 0.000 |   5.433 |   19.303 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U16/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[1]     | AND2X2M    | 0.167 |   5.600 |   19.470 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U15/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[1]     | AND2X2M    | 0.000 |   5.600 |   19.470 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U15/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[2]     | AND2X2M    | 0.125 |   5.724 |   19.595 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U14/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[2]     | AND2X2M    | 0.000 |   5.724 |   19.595 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U14/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[3]     | AND2X2M    | 0.135 |   5.859 |   19.729 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U13/C                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[3]     | NAND3BX2M  | 0.000 |   5.859 |   19.729 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U13/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n24           | NAND3BX2M  | 0.146 |   6.005 |   19.875 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U36/A0                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n24           | AOI33X2M   | 0.000 |   6.005 |   19.875 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U36/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n25           | AOI33X2M   | 0.237 |   6.242 |   20.113 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U34/A0                 |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n25           | AOI21X2M   | 0.000 |   6.242 |   20.113 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U34/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/next_state[0] | AOI21X2M   | 0.128 |   6.371 |   20.241 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[0]/D |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/next_state[0] | SDFFRQX1M  | 0.000 |   6.371 |   20.241 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |            |       |   0.000 |  -13.870 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -13.870 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -13.834 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -13.833 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -13.791 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -13.791 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -13.749 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -13.749 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -13.721 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -13.721 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -13.510 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -13.510 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -13.376 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -13.376 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -13.249 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -13.249 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -13.172 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -13.170 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.124 |   0.824 |  -13.047 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.001 |   0.825 |  -13.045 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[1]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[1]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.902
- Setup                         0.348
+ Phase Shift                  20.000
= Required Time                20.554
- Arrival Time                  6.637
= Slack Time                   13.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   13.917 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   13.917 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   13.954 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   13.955 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   13.997 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   13.997 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   14.038 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   14.039 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.149 |   14.067 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.149 |   14.067 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.211 |   0.360 |   14.277 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.361 |   14.278 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.133 |   0.494 |   14.411 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.494 |   14.412 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.127 |   0.621 |   14.538 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.622 |   14.539 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.077 |   0.699 |   14.616 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.700 |   14.617 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.129 |   0.829 |   14.746 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.018 |   0.847 |   14.764 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.726 |   1.573 |   15.491 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.003 |   1.576 |   15.493 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.383 |   1.959 |   15.876 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U107/A         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.959 |   15.876 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U107/Y         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[0][3]     | NOR2X1M    | 0.229 |   2.188 |   16.106 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U5/A           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[0][3]     | AND2X2M    | 0.000 |   2.188 |   16.106 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U5/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n6           | AND2X2M    | 0.177 |   2.365 |   16.283 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n6           | ADDFX2M    | 0.000 |   2.365 |   16.283 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][2] | ADDFX2M    | 0.562 |   2.927 |   16.844 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][2] | ADDFX2M    | 0.000 |   2.927 |   16.844 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][2] | ADDFX2M    | 0.570 |   3.497 |   17.414 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][2] | ADDFX2M    | 0.000 |   3.497 |   17.414 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][2] | ADDFX2M    | 0.564 |   4.061 |   17.979 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][2] | ADDFX2M    | 0.000 |   4.061 |   17.979 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][2] | ADDFX2M    | 0.567 |   4.628 |   18.546 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][2] | ADDFX2M    | 0.000 |   4.628 |   18.546 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][2] | ADDFX2M    | 0.564 |   5.193 |   19.110 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_2/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][2] | ADDFX2M    | 0.000 |   5.193 |   19.110 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_2/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][2]   | ADDFX2M    | 0.592 |   5.784 |   19.701 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U17/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][2]   | CLKXOR2X2M | 0.000 |   5.784 |   19.701 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U17/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[7]        | CLKXOR2X2M | 0.328 |   6.112 |   20.030 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U4/A      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[7]        | CLKXOR2X2M | 0.000 |   6.112 |   20.030 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U4/Y      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N43                  | CLKXOR2X2M | 0.214 |   6.326 |   20.244 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U47/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N43                  | AO21XLM    | 0.000 |   6.326 |   20.244 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U47/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[1]         | AO21XLM    | 0.310 |   6.637 |   20.554 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[1]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[1]         | SDFFQX1M   | 0.000 |   6.637 |   20.554 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -13.917 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -13.917 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -13.880 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -13.880 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -13.838 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -13.838 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -13.796 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -13.795 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |  -13.768 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -13.768 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |  -13.557 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |  -13.557 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |  -13.423 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |  -13.423 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.601 |  -13.317 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |  -13.316 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |  -13.179 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |  -13.179 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |  -13.179 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |  -13.020 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[1]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.902 |  -13.016 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_
reg[1]/CK 
Endpoint:   u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[1]/D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q        (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.825
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.239
- Arrival Time                  6.295
= Slack Time                   13.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                           |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                   |            |       |   0.000 |   13.944 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                   | CLKINVX40M | 0.000 |   0.000 |   13.944 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                            | CLKINVX40M | 0.037 |   0.037 |   13.980 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                            | CLKINVX32M | 0.001 |   0.038 |   13.981 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                            | CLKINVX32M | 0.042 |   0.079 |   14.023 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                            | CLKINVX40M | 0.000 |   0.080 |   14.023 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                            | CLKINVX40M | 0.041 |   0.121 |   14.065 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                            | CLKINVX32M | 0.001 |   0.122 |   14.065 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                            | CLKINVX32M | 0.028 |   0.149 |   14.093 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                            | MX2X8M     | 0.000 |   0.150 |   14.093 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                 | MX2X8M     | 0.211 |   0.360 |   14.304 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                 | CLKBUFX24M | 0.001 |   0.361 |   14.304 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                          | CLKBUFX24M | 0.133 |   0.494 |   14.438 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                          | CLKBUFX20M | 0.000 |   0.494 |   14.438 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                          | CLKBUFX20M | 0.127 |   0.621 |   14.565 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                          | CLKINVX32M | 0.001 |   0.622 |   14.565 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                          | CLKINVX32M | 0.077 |   0.699 |   14.642 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                          | CLKINVX40M | 0.002 |   0.700 |   14.644 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                          | CLKINVX40M | 0.124 |   0.824 |   14.768 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK       |  ^   | REF_CLK_M__L4_N0                          | SDFFRQX1M  | 0.025 |   0.849 |   14.792 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q        |  ^   | Rx_valid                                  | SDFFRQX1M  | 0.774 |   1.622 |   15.566 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U53/B                  |  ^   | Rx_valid                                  | NAND2X2M   | 0.000 |   1.623 |   15.566 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U53/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n41           | NAND2X2M   | 0.234 |   1.857 |   15.801 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U34/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n41           | NOR2X2M    | 0.000 |   1.857 |   15.801 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U34/Y                  |  ^   | ALU_FUNC[2]                               | NOR2X2M    | 0.263 |   2.121 |   16.064 | 
     | u_ALU_TOP/U_Decoder_Unit/U8/A                      |  ^   | ALU_FUNC[2]                               | INVX2M     | 0.000 |   2.121 |   16.064 | 
     | u_ALU_TOP/U_Decoder_Unit/U8/Y                      |  v   | u_ALU_TOP/U_Decoder_Unit/n1               | INVX2M     | 0.113 |   2.234 |   16.177 | 
     | u_ALU_TOP/U_Decoder_Unit/U4/A                      |  v   | u_ALU_TOP/U_Decoder_Unit/n1               | NOR2X2M    | 0.000 |   2.234 |   16.177 | 
     | u_ALU_TOP/U_Decoder_Unit/U4/Y                      |  ^   | u_ALU_TOP/LOGIC_Enable                    | NOR2X2M    | 0.439 |   2.673 |   16.617 | 
     | u_ALU_TOP/U_Decoder_Unit/U7/A                      |  ^   | u_ALU_TOP/LOGIC_Enable                    | OR2X2M     | 0.000 |   2.673 |   16.617 | 
     | u_ALU_TOP/U_Decoder_Unit/U7/Y                      |  ^   | u_ALU_TOP/U_Decoder_Unit/n2               | OR2X2M     | 0.233 |   2.906 |   16.850 | 
     | u_ALU_TOP/U_Decoder_Unit/U5/B                      |  ^   | u_ALU_TOP/U_Decoder_Unit/n2               | NOR2X2M    | 0.000 |   2.906 |   16.850 | 
     | u_ALU_TOP/U_Decoder_Unit/U5/Y                      |  v   | u_ALU_TOP/Arith_Enable                    | NOR2X2M    | 0.132 |   3.039 |   16.982 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U4/A                    |  v   | u_ALU_TOP/Arith_Enable                    | INVX2M     | 0.000 |   3.039 |   16.982 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U4/Y                    |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n4             | INVX2M     | 0.119 |   3.158 |   17.101 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U7/B1                   |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n4             | AOI33X2M   | 0.000 |   3.158 |   17.101 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U7/Y                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n8             | AOI33X2M   | 0.161 |   3.319 |   17.263 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U5/A1                   |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n8             | OAI21X2M   | 0.000 |   3.319 |   17.263 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U5/Y                    |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n7             | OAI21X2M   | 0.203 |   3.522 |   17.465 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U9/B0                   |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n7             | AOI32X1M   | 0.000 |   3.522 |   17.465 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U9/Y                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n5             | AOI32X1M   | 0.124 |   3.646 |   17.589 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U8/A                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n5             | INVX2M     | 0.000 |   3.646 |   17.589 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U8/Y                    |  ^   | ALU_vld_OUT                               | INVX2M     | 0.151 |   3.796 |   17.740 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U31/B                  |  ^   | ALU_vld_OUT                               | NAND2BX2M  | 0.000 |   3.796 |   17.740 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U31/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n31           | NAND2BX2M  | 0.230 |   4.026 |   17.969 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U12/A0N                |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n31           | OAI2BB1X2M | 0.001 |   4.027 |   17.970 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U12/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n21           | OAI2BB1X2M | 0.314 |   4.340 |   18.284 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U32/B0                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n21           | OAI2B1X2M  | 0.000 |   4.341 |   18.284 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U32/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n19           | OAI2B1X2M  | 0.109 |   4.449 |   18.393 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U38/AN                 |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n19           | NOR2BX2M   | 0.000 |   4.449 |   18.393 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U38/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/N102          | NOR2BX2M   | 0.563 |   5.012 |   18.956 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U17/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/N102          | INVX2M     | 0.000 |   5.012 |   18.956 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U17/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n59           | INVX2M     | 0.171 |   5.183 |   19.127 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U11/A1                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n59           | AOI21X2M   | 0.000 |   5.183 |   19.127 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U11/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n18           | AOI21X2M   | 0.250 |   5.433 |   19.377 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U16/B                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n18           | AND2X2M    | 0.000 |   5.433 |   19.377 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U16/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[1]     | AND2X2M    | 0.167 |   5.599 |   19.543 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U15/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[1]     | AND2X2M    | 0.000 |   5.599 |   19.543 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U15/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[2]     | AND2X2M    | 0.125 |   5.724 |   19.668 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U14/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[2]     | AND2X2M    | 0.000 |   5.724 |   19.668 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U14/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[3]     | AND2X2M    | 0.135 |   5.859 |   19.802 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U13/C                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[3]     | NAND3BX2M  | 0.000 |   5.859 |   19.802 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U13/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n24           | NAND3BX2M  | 0.146 |   6.005 |   19.948 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U30/B                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n24           | NOR2X2M    | 0.000 |   6.005 |   19.948 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U30/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n23           | NOR2X2M    | 0.152 |   6.157 |   20.101 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U29/A2                 |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n23           | OAI31X1M   | 0.000 |   6.157 |   20.101 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U29/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/next_state[1] | OAI31X1M   | 0.138 |   6.295 |   20.239 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[1]/D |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/next_state[1] | SDFFRQX2M  | 0.000 |   6.295 |   20.239 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |            |       |   0.000 |  -13.944 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -13.943 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -13.907 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -13.906 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -13.864 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -13.864 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -13.822 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -13.822 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -13.794 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -13.794 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -13.584 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -13.583 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -13.449 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -13.449 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -13.322 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -13.322 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -13.245 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -13.244 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.124 |   0.824 |  -13.120 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0 | SDFFRQX2M  | 0.001 |   0.825 |  -13.118 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[0]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[0]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][1]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.902
- Setup                         0.344
+ Phase Shift                  20.000
= Required Time                20.558
- Arrival Time                  6.536
= Slack Time                   14.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   14.022 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   14.022 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   14.058 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   14.059 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   14.101 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   14.101 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   14.143 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   14.144 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.149 |   14.171 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   14.171 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.211 |   0.360 |   14.382 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.361 |   14.382 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.133 |   0.494 |   14.516 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.494 |   14.516 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.127 |   0.621 |   14.643 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.622 |   14.644 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.077 |   0.699 |   14.720 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.700 |   14.722 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.129 |   0.829 |   14.850 | 
     | u_REG_FILE/Reg_File_reg[1][1]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.017 |   0.846 |   14.868 | 
     | u_REG_FILE/Reg_File_reg[1][1]/Q                    |  ^   | Reg_1[1]                                         | SDFFRQX2M  | 0.698 |   1.544 |   15.566 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/A          |  ^   | Reg_1[1]                                         | CLKINVX2M  | 0.002 |   1.546 |   15.567 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | CLKINVX2M  | 0.368 |   1.914 |   15.935 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U101/A         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | NOR2X1M    | 0.000 |   1.914 |   15.936 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U101/Y         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][1]     | NOR2X1M    | 0.265 |   2.179 |   16.200 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U4/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][1]     | AND2X2M    | 0.000 |   2.179 |   16.200 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U4/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n5           | AND2X2M    | 0.177 |   2.356 |   16.377 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n5           | ADDFX2M    | 0.000 |   2.356 |   16.377 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][1] | ADDFX2M    | 0.553 |   2.908 |   16.930 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][1] | ADDFX2M    | 0.000 |   2.908 |   16.930 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][1] | ADDFX2M    | 0.567 |   3.475 |   17.497 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][1] | ADDFX2M    | 0.000 |   3.475 |   17.497 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][1] | ADDFX2M    | 0.574 |   4.049 |   18.071 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][1] | ADDFX2M    | 0.000 |   4.049 |   18.071 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][1] | ADDFX2M    | 0.565 |   4.614 |   18.636 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][1] | ADDFX2M    | 0.000 |   4.614 |   18.636 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][1] | ADDFX2M    | 0.562 |   5.176 |   19.198 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_1/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][1] | ADDFX2M    | 0.000 |   5.176 |   19.198 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_1/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][1]   | ADDFX2M    | 0.592 |   5.768 |   19.790 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U36/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][1]   | CLKXOR2X2M | 0.000 |   5.768 |   19.790 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U36/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N42                  | CLKXOR2X2M | 0.251 |   6.019 |   20.041 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U75/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N42                  | AOI221XLM  | 0.000 |   6.019 |   20.041 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U75/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n28                  | AOI221XLM  | 0.433 |   6.452 |   20.474 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U74/A                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n28                  | INVX2M     | 0.000 |   6.452 |   20.474 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U74/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/n63                  | INVX2M     | 0.084 |   6.536 |   20.558 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[0]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/n63                  | SDFFQX1M   | 0.000 |   6.536 |   20.558 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -14.022 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -14.021 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -13.985 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -13.984 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -13.942 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -13.942 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -13.900 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -13.900 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |  -13.872 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -13.872 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |  -13.662 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |  -13.661 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |  -13.528 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |  -13.527 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.601 |  -13.421 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |  -13.420 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |  -13.284 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |  -13.283 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |  -13.283 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |  -13.124 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[0]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.902 |  -13.120 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[7]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[7]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][1]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.902
- Setup                         0.348
+ Phase Shift                  20.000
= Required Time                20.554
- Arrival Time                  6.010
= Slack Time                   14.543
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   14.543 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   14.544 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   14.580 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   14.581 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   14.623 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   14.623 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   14.665 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   14.665 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.149 |   14.693 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   14.693 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.211 |   0.360 |   14.904 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.361 |   14.904 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.133 |   0.494 |   15.038 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.494 |   15.038 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.127 |   0.621 |   15.165 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.622 |   15.165 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.077 |   0.699 |   15.242 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.700 |   15.244 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.129 |   0.829 |   15.372 | 
     | u_REG_FILE/Reg_File_reg[1][1]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.017 |   0.846 |   15.390 | 
     | u_REG_FILE/Reg_File_reg[1][1]/Q                    |  ^   | Reg_1[1]                                         | SDFFRQX2M  | 0.698 |   1.544 |   16.087 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/A          |  ^   | Reg_1[1]                                         | CLKINVX2M  | 0.002 |   1.546 |   16.089 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | CLKINVX2M  | 0.368 |   1.914 |   16.457 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U109/A         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | NOR2X1M    | 0.000 |   1.914 |   16.457 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U109/Y         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[0][1]     | NOR2X1M    | 0.244 |   2.158 |   16.702 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U3/A           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[0][1]     | AND2X2M    | 0.000 |   2.158 |   16.702 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U3/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n4           | AND2X2M    | 0.174 |   2.332 |   16.875 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_2_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n4           | ADDFX2M    | 0.000 |   2.332 |   16.875 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_2_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][0] | ADDFX2M    | 0.559 |   2.891 |   17.434 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_3_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.891 |   17.435 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_3_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][0] | ADDFX2M    | 0.572 |   3.463 |   18.006 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_4_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.463 |   18.006 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_4_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][0] | ADDFX2M    | 0.564 |   4.027 |   18.570 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_5_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.027 |   18.570 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_5_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][0] | ADDFX2M    | 0.560 |   4.586 |   19.130 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_6_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.586 |   19.130 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_6_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][0] | ADDFX2M    | 0.564 |   5.151 |   19.694 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_0/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.151 |   19.694 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_0/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N41                  | ADDFX2M    | 0.575 |   5.725 |   20.269 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U73/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N41                  | AOI22X1M   | 0.000 |   5.725 |   20.269 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U73/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n31                  | AOI22X1M   | 0.188 |   5.913 |   20.457 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U71/A                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n31                  | NAND2X2M   | 0.000 |   5.913 |   20.457 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U71/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[7]         | NAND2X2M   | 0.097 |   6.010 |   20.554 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[7]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[7]         | SDFFQX1M   | 0.000 |   6.010 |   20.554 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -14.543 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -14.543 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -14.507 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -14.506 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -14.464 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -14.464 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -14.422 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -14.422 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |  -14.394 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -14.394 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |  -14.183 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |  -14.183 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |  -14.049 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |  -14.049 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.601 |  -13.943 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |  -13.942 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |  -13.805 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |  -13.805 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |  -13.805 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |  -13.646 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[7]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.902 |  -13.642 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[6]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[6]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][1]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.901
- Setup                         0.346
+ Phase Shift                  20.000
= Required Time                20.555
- Arrival Time                  5.447
= Slack Time                   15.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   15.108 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   15.108 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   15.145 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   15.145 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   15.187 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   15.187 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   15.229 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   15.230 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.149 |   15.257 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   15.257 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.211 |   0.360 |   15.468 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.361 |   15.468 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.133 |   0.494 |   15.602 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.494 |   15.602 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.127 |   0.621 |   15.729 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.622 |   15.730 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.077 |   0.699 |   15.806 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.700 |   15.808 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.129 |   0.829 |   15.937 | 
     | u_REG_FILE/Reg_File_reg[1][1]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.017 |   0.846 |   15.954 | 
     | u_REG_FILE/Reg_File_reg[1][1]/Q                    |  ^   | Reg_1[1]                                         | SDFFRQX2M  | 0.698 |   1.544 |   16.652 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/A          |  ^   | Reg_1[1]                                         | CLKINVX2M  | 0.002 |   1.546 |   16.654 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | CLKINVX2M  | 0.368 |   1.914 |   17.021 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U109/A         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | NOR2X1M    | 0.000 |   1.914 |   17.022 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U109/Y         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[0][1]     | NOR2X1M    | 0.244 |   2.158 |   17.266 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U3/A           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[0][1]     | AND2X2M    | 0.000 |   2.158 |   17.266 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U3/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n4           | AND2X2M    | 0.174 |   2.332 |   17.439 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_2_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n4           | ADDFX2M    | 0.000 |   2.332 |   17.439 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_2_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][0] | ADDFX2M    | 0.559 |   2.891 |   17.999 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_3_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.891 |   17.999 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_3_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][0] | ADDFX2M    | 0.572 |   3.463 |   18.571 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_4_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.463 |   18.571 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_4_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][0] | ADDFX2M    | 0.564 |   4.027 |   19.134 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_5_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.027 |   19.134 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_5_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][0] | ADDFX2M    | 0.560 |   4.586 |   19.694 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_6_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.586 |   19.694 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_6_0/S       |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N40                  | ADDFX2M    | 0.574 |   5.161 |   20.268 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U78/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N40                  | AOI22X1M   | 0.000 |   5.161 |   20.268 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U78/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n34                  | AOI22X1M   | 0.184 |   5.345 |   20.452 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U77/A                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n34                  | NAND2X2M   | 0.000 |   5.345 |   20.452 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U77/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[6]         | NAND2X2M   | 0.102 |   5.447 |   20.555 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[6]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[6]         | SDFFQX1M   | 0.000 |   5.447 |   20.555 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -15.108 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -15.108 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -15.071 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -15.070 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -15.028 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -15.028 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -14.987 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -14.986 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |  -14.958 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -14.958 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |  -14.748 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |  -14.747 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |  -14.614 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |  -14.614 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.601 |  -14.507 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |  -14.507 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |  -14.370 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |  -14.369 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |  -14.369 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |  -14.210 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[6]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.901 |  -14.206 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_UART/u_UART_RX_top/u_FSM/curent_state_
reg[0]/CK 
Endpoint:   u_UART/u_UART_RX_top/u_FSM/curent_state_reg[0]/D          (v) 
checked with  leading edge of 'REF_CLK'
Beginpoint: u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_reg[0]/Q (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.848
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.237
- Arrival Time                  4.992
= Slack Time                   15.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                          |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                  |            |       |   0.000 |   15.245 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                  | CLKINVX40M | 0.000 |   0.000 |   15.246 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                           | CLKINVX40M | 0.037 |   0.037 |   15.282 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                           | CLKINVX32M | 0.001 |   0.038 |   15.283 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                           | CLKINVX32M | 0.042 |   0.079 |   15.325 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                           | CLKINVX40M | 0.000 |   0.080 |   15.325 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                           | CLKINVX40M | 0.041 |   0.121 |   15.367 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                           | CLKINVX32M | 0.001 |   0.122 |   15.367 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                           | CLKINVX32M | 0.028 |   0.149 |   15.395 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                           | MX2X8M     | 0.000 |   0.150 |   15.395 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                | MX2X8M     | 0.211 |   0.360 |   15.605 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                | CLKBUFX24M | 0.001 |   0.361 |   15.606 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX24M | 0.133 |   0.494 |   15.740 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX20M | 0.000 |   0.494 |   15.740 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                         | CLKBUFX20M | 0.127 |   0.621 |   15.867 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                         | CLKINVX32M | 0.001 |   0.622 |   15.867 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX32M | 0.077 |   0.699 |   15.944 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX40M | 0.002 |   0.700 |   15.945 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                         | CLKINVX40M | 0.124 |   0.824 |   16.069 | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | REF_CLK_M__L4_N0                         | SDFFRQX2M  | 0.021 |   0.845 |   16.091 | 
     | eg[0]/CK                                           |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | SDFFRQX2M  | 0.633 |   1.478 |   16.724 | 
     | eg[0]/Q                                            |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U43/B                   |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | CLKXOR2X2M | 0.001 |   1.480 |   16.725 | 
     | u_UART/u_UART_RX_top/u_FSM/U43/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | CLKXOR2X2M | 0.380 |   1.860 |   17.105 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/A                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | NOR2X1M    | 0.000 |   1.860 |   17.105 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NOR2X1M    | 0.153 |   2.013 |   17.258 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/C                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NAND4X1M   | 0.000 |   2.013 |   17.259 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NAND4X1M   | 0.423 |   2.437 |   17.682 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/B                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NOR3X2M    | 0.000 |   2.437 |   17.682 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | NOR3X2M    | 0.294 |   2.730 |   17.976 | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | BUFX2M     | 0.000 |   2.730 |   17.976 | 
     | t/A                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | BUFX2M     | 0.476 |   3.206 |   18.452 | 
     | t/Y                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U18/BN                  |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | NAND4BBX1M | 0.000 |   3.207 |   18.452 | 
     | u_UART/u_UART_RX_top/u_FSM/U18/Y                   |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND4BBX1M | 0.257 |   3.463 |   18.708 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/A          |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND2X2M   | 0.000 |   3.463 |   18.708 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/Y          |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | NAND2X2M   | 0.097 |   3.560 |   18.806 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/B1         |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | OAI2BB2X1M | 0.000 |   3.560 |   18.806 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/Y          |  ^   | u_UART/u_UART_RX_top/sampled_bit         | OAI2BB2X1M | 0.500 |   4.060 |   19.306 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/A                |  ^   | u_UART/u_UART_RX_top/sampled_bit         | AND3X2M    | 0.000 |   4.061 |   19.306 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/Y                |  ^   | u_UART/u_UART_RX_top/STR_err             | AND3X2M    | 0.290 |   4.350 |   19.596 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/B                   |  ^   | u_UART/u_UART_RX_top/STR_err             | NOR2X2M    | 0.000 |   4.350 |   19.596 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n21           | NOR2X2M    | 0.075 |   4.425 |   19.671 | 
     | u_UART/u_UART_RX_top/u_FSM/U29/A2                  |  v   | u_UART/u_UART_RX_top/u_FSM/n21           | AOI32X1M   | 0.000 |   4.426 |   19.671 | 
     | u_UART/u_UART_RX_top/u_FSM/U29/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n23           | AOI32X1M   | 0.314 |   4.740 |   19.985 | 
     | u_UART/u_UART_RX_top/u_FSM/U16/C0                  |  ^   | u_UART/u_UART_RX_top/u_FSM/n23           | OAI221X1M  | 0.000 |   4.740 |   19.985 | 
     | u_UART/u_UART_RX_top/u_FSM/U16/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/next_state[0] | OAI221X1M  | 0.252 |   4.992 |   20.237 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[0]/D   |  v   | u_UART/u_UART_RX_top/u_FSM/next_state[0] | SDFFRQX1M  | 0.000 |   4.992 |   20.237 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.245 | 
     | REF_CLK__L1_I1/A                                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.245 | 
     | REF_CLK__L1_I1/Y                                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.209 | 
     | REF_CLK__L2_I1/A                                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.208 | 
     | REF_CLK__L2_I1/Y                                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.166 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.166 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.124 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.123 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.096 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.096 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -14.885 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -14.885 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -14.751 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -14.751 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -14.624 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -14.624 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -14.547 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -14.545 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.124 |   0.824 |  -14.421 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[0]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.024 |   0.848 |  -14.397 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[5]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[5]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.901
- Setup                         0.349
+ Phase Shift                  20.000
= Required Time                20.553
- Arrival Time                  5.258
= Slack Time                   15.295
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.295 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.295 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX40M | 0.037 |   0.037 |   15.332 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX32M | 0.001 |   0.038 |   15.333 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX32M | 0.042 |   0.079 |   15.374 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX40M | 0.000 |   0.080 |   15.375 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.041 |   0.121 |   15.416 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.122 |   15.417 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.149 |   15.445 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.149 |   15.445 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.211 |   0.360 |   15.655 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.001 |   0.361 |   15.656 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.133 |   0.494 |   15.789 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.494 |   15.789 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.127 |   0.621 |   15.916 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.001 |   0.622 |   15.917 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.077 |   0.699 |   15.994 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.002 |   0.700 |   15.995 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.129 |   0.829 |   16.124 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.018 |   0.847 |   16.142 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.714 |   1.562 |   16.857 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   1.563 |   16.859 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.226 |   1.789 |   17.084 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   1.789 |   17.085 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.268 |   2.057 |   17.353 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   2.057 |   17.353 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.184 |   2.241 |   17.536 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   2.241 |   17.536 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.247 |   2.488 |   17.783 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   2.488 |   17.783 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.242 |   2.730 |   18.025 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   2.730 |   18.025 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.495 |   3.226 |   18.521 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   3.226 |   18.521 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.270 |   3.495 |   18.791 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   3.496 |   18.791 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.265 |   3.760 |   19.055 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   3.760 |   19.055 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.470 |   4.230 |   19.525 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   4.230 |   19.525 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.323 |   4.553 |   19.848 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   4.553 |   19.848 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.218 |   4.770 |   20.066 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U70/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AOI22XLM   | 0.000 |   4.771 |   20.066 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U70/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n37                    | AOI22XLM   | 0.356 |   5.127 |   20.422 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U68/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n37                    | NAND2X2M   | 0.000 |   5.127 |   20.422 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U68/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[5]           | NAND2X2M   | 0.131 |   5.258 |   20.553 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[5]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[5]           | SDFFQX1M   | 0.000 |   5.258 |   20.553 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -15.295 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -15.295 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -15.258 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -15.258 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -15.216 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -15.215 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -15.174 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -15.173 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.149 |  -15.146 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -15.146 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.211 |   0.360 |  -14.935 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.361 |  -14.935 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.134 |   0.494 |  -14.801 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.494 |  -14.801 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.601 |  -14.695 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.601 |  -14.694 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.137 |   0.738 |  -14.557 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.738 |  -14.557 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.738 |  -14.557 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.159 |   0.898 |  -14.398 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[5]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.901 |  -14.394 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_UART/u_UART_RX_top/u_FSM/curent_state_
reg[1]/CK 
Endpoint:   u_UART/u_UART_RX_top/u_FSM/curent_state_reg[1]/D          (v) 
checked with  leading edge of 'REF_CLK'
Beginpoint: u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_reg[0]/Q (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.850
- Setup                         0.390
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.260
- Arrival Time                  4.905
= Slack Time                   15.355
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                          |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                  |            |       |   0.000 |   15.355 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                  | CLKINVX40M | 0.000 |   0.000 |   15.355 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                           | CLKINVX40M | 0.037 |   0.037 |   15.392 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                           | CLKINVX32M | 0.001 |   0.038 |   15.393 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                           | CLKINVX32M | 0.042 |   0.079 |   15.434 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                           | CLKINVX40M | 0.000 |   0.080 |   15.435 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                           | CLKINVX40M | 0.041 |   0.121 |   15.476 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                           | CLKINVX32M | 0.001 |   0.122 |   15.477 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                           | CLKINVX32M | 0.028 |   0.149 |   15.504 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                           | MX2X8M     | 0.000 |   0.150 |   15.504 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                | MX2X8M     | 0.211 |   0.360 |   15.715 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                | CLKBUFX24M | 0.001 |   0.361 |   15.716 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX24M | 0.133 |   0.494 |   15.849 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX20M | 0.000 |   0.494 |   15.849 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                         | CLKBUFX20M | 0.127 |   0.621 |   15.976 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                         | CLKINVX32M | 0.001 |   0.622 |   15.977 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX32M | 0.077 |   0.699 |   16.054 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX40M | 0.002 |   0.700 |   16.055 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                         | CLKINVX40M | 0.124 |   0.824 |   16.179 | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | REF_CLK_M__L4_N0                         | SDFFRQX2M  | 0.021 |   0.845 |   16.200 | 
     | eg[0]/CK                                           |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | SDFFRQX2M  | 0.633 |   1.478 |   16.833 | 
     | eg[0]/Q                                            |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U43/B                   |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | CLKXOR2X2M | 0.001 |   1.480 |   16.835 | 
     | u_UART/u_UART_RX_top/u_FSM/U43/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | CLKXOR2X2M | 0.380 |   1.860 |   17.215 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/A                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | NOR2X1M    | 0.000 |   1.860 |   17.215 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NOR2X1M    | 0.153 |   2.013 |   17.368 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/C                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NAND4X1M   | 0.000 |   2.013 |   17.368 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NAND4X1M   | 0.423 |   2.437 |   17.791 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/B                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NOR3X2M    | 0.000 |   2.437 |   17.792 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | NOR3X2M    | 0.294 |   2.730 |   18.085 | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | BUFX2M     | 0.000 |   2.730 |   18.085 | 
     | t/A                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | BUFX2M     | 0.476 |   3.206 |   18.561 | 
     | t/Y                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U18/BN                  |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | NAND4BBX1M | 0.000 |   3.207 |   18.561 | 
     | u_UART/u_UART_RX_top/u_FSM/U18/Y                   |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND4BBX1M | 0.257 |   3.463 |   18.818 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/A          |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND2X2M   | 0.000 |   3.463 |   18.818 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/Y          |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | NAND2X2M   | 0.097 |   3.560 |   18.915 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/B1         |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | OAI2BB2X1M | 0.000 |   3.560 |   18.915 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/Y          |  ^   | u_UART/u_UART_RX_top/sampled_bit         | OAI2BB2X1M | 0.500 |   4.060 |   19.415 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/A                |  ^   | u_UART/u_UART_RX_top/sampled_bit         | AND3X2M    | 0.000 |   4.061 |   19.415 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/Y                |  ^   | u_UART/u_UART_RX_top/STR_err             | AND3X2M    | 0.290 |   4.350 |   19.705 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/B                   |  ^   | u_UART/u_UART_RX_top/STR_err             | NOR2X2M    | 0.000 |   4.350 |   19.705 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n21           | NOR2X2M    | 0.075 |   4.425 |   19.780 | 
     | u_UART/u_UART_RX_top/u_FSM/U29/A2                  |  v   | u_UART/u_UART_RX_top/u_FSM/n21           | AOI32X1M   | 0.000 |   4.426 |   19.780 | 
     | u_UART/u_UART_RX_top/u_FSM/U29/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n23           | AOI32X1M   | 0.314 |   4.740 |   20.095 | 
     | u_UART/u_UART_RX_top/u_FSM/U30/C0                  |  ^   | u_UART/u_UART_RX_top/u_FSM/n23           | OAI211X2M  | 0.000 |   4.740 |   20.095 | 
     | u_UART/u_UART_RX_top/u_FSM/U30/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/next_state[1] | OAI211X2M  | 0.165 |   4.905 |   20.260 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[1]/D   |  v   | u_UART/u_UART_RX_top/u_FSM/next_state[1] | SDFFRQX1M  | 0.000 |   4.905 |   20.260 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.355 | 
     | REF_CLK__L1_I1/A                                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.355 | 
     | REF_CLK__L1_I1/Y                                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.318 | 
     | REF_CLK__L2_I1/A                                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.317 | 
     | REF_CLK__L2_I1/Y                                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.276 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.275 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.234 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.233 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.206 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.205 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -14.995 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -14.994 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -14.861 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -14.861 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -14.734 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -14.733 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -14.656 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -14.655 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.124 |   0.824 |  -14.531 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[1]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.026 |   0.850 |  -14.505 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_UART/u_UART_RX_top/u_FSM/curent_state_
reg[2]/CK 
Endpoint:   u_UART/u_UART_RX_top/u_FSM/curent_state_reg[2]/D          (^) 
checked with  leading edge of 'REF_CLK'
Beginpoint: u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_reg[0]/Q (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.850
- Setup                         0.290
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.360
- Arrival Time                  4.744
= Slack Time                   15.616
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                          |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                  |            |       |   0.000 |   15.616 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                  | CLKINVX40M | 0.000 |   0.000 |   15.616 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                           | CLKINVX40M | 0.037 |   0.037 |   15.653 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                           | CLKINVX32M | 0.001 |   0.038 |   15.654 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                           | CLKINVX32M | 0.042 |   0.079 |   15.695 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                           | CLKINVX40M | 0.000 |   0.080 |   15.696 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                           | CLKINVX40M | 0.041 |   0.121 |   15.737 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                           | CLKINVX32M | 0.001 |   0.122 |   15.738 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                           | CLKINVX32M | 0.028 |   0.149 |   15.766 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                           | MX2X8M     | 0.000 |   0.150 |   15.766 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                | MX2X8M     | 0.211 |   0.360 |   15.976 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                | CLKBUFX24M | 0.001 |   0.361 |   15.977 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX24M | 0.133 |   0.494 |   16.110 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX20M | 0.000 |   0.494 |   16.110 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                         | CLKBUFX20M | 0.127 |   0.621 |   16.237 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                         | CLKINVX32M | 0.001 |   0.622 |   16.238 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX32M | 0.077 |   0.699 |   16.315 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX40M | 0.002 |   0.700 |   16.316 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                         | CLKINVX40M | 0.124 |   0.824 |   16.440 | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | REF_CLK_M__L4_N0                         | SDFFRQX2M  | 0.021 |   0.845 |   16.462 | 
     | eg[0]/CK                                           |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | SDFFRQX2M  | 0.633 |   1.478 |   17.095 | 
     | eg[0]/Q                                            |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U43/B                   |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | CLKXOR2X2M | 0.001 |   1.480 |   17.096 | 
     | u_UART/u_UART_RX_top/u_FSM/U43/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | CLKXOR2X2M | 0.380 |   1.860 |   17.476 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/A                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | NOR2X1M    | 0.000 |   1.860 |   17.476 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NOR2X1M    | 0.153 |   2.013 |   17.629 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/C                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NAND4X1M   | 0.000 |   2.013 |   17.629 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NAND4X1M   | 0.423 |   2.437 |   18.053 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/B                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NOR3X2M    | 0.000 |   2.437 |   18.053 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | NOR3X2M    | 0.294 |   2.730 |   18.346 | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | BUFX2M     | 0.000 |   2.730 |   18.346 | 
     | t/A                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | BUFX2M     | 0.476 |   3.206 |   18.822 | 
     | t/Y                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U18/BN                  |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | NAND4BBX1M | 0.000 |   3.207 |   18.823 | 
     | u_UART/u_UART_RX_top/u_FSM/U18/Y                   |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND4BBX1M | 0.257 |   3.463 |   19.079 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/A          |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND2X2M   | 0.000 |   3.463 |   19.079 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/Y          |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | NAND2X2M   | 0.097 |   3.560 |   19.176 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/A1N        |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | OAI2BB2X1M | 0.000 |   3.560 |   19.176 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/Y          |  v   | u_UART/u_UART_RX_top/sampled_bit         | OAI2BB2X1M | 0.444 |   4.004 |   19.620 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/A                |  v   | u_UART/u_UART_RX_top/sampled_bit         | AND3X2M    | 0.000 |   4.004 |   19.620 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/Y                |  v   | u_UART/u_UART_RX_top/STR_err             | AND3X2M    | 0.290 |   4.294 |   19.910 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/B                   |  v   | u_UART/u_UART_RX_top/STR_err             | NOR2X2M    | 0.000 |   4.294 |   19.910 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n21           | NOR2X2M    | 0.173 |   4.467 |   20.083 | 
     | u_UART/u_UART_RX_top/u_FSM/U32/A                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n21           | INVX2M     | 0.000 |   4.467 |   20.083 | 
     | u_UART/u_UART_RX_top/u_FSM/U32/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n13           | INVX2M     | 0.068 |   4.535 |   20.151 | 
     | u_UART/u_UART_RX_top/u_FSM/U31/A0                  |  v   | u_UART/u_UART_RX_top/u_FSM/n13           | OAI31X1M   | 0.000 |   4.535 |   20.151 | 
     | u_UART/u_UART_RX_top/u_FSM/U31/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/next_state[2] | OAI31X1M   | 0.209 |   4.744 |   20.360 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[2]/D   |  ^   | u_UART/u_UART_RX_top/u_FSM/next_state[2] | SDFFRQX1M  | 0.000 |   4.744 |   20.360 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.616 | 
     | REF_CLK__L1_I1/A                                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.616 | 
     | REF_CLK__L1_I1/Y                                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.579 | 
     | REF_CLK__L2_I1/A                                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.579 | 
     | REF_CLK__L2_I1/Y                                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.537 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.536 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.495 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.494 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.467 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.467 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.256 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.256 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.122 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.122 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -14.995 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -14.994 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -14.918 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -14.916 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.124 |   0.824 |  -14.792 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[2]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.026 |   0.850 |  -14.766 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_REG_FILE/RdData_reg[6]/CK 
Endpoint:   u_REG_FILE/RdData_reg[6]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.847
- Setup                         0.473
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.175
- Arrival Time                  4.476
= Slack Time                   15.699
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.699 | 
     | REF_CLK__L1_I1/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.699 | 
     | REF_CLK__L1_I1/Y                             |  v   | REF_CLK__L1_N1                  | CLKINVX40M | 0.037 |   0.037 |   15.736 | 
     | REF_CLK__L2_I1/A                             |  v   | REF_CLK__L1_N1                  | CLKINVX32M | 0.001 |   0.038 |   15.737 | 
     | REF_CLK__L2_I1/Y                             |  ^   | REF_CLK__L2_N1                  | CLKINVX32M | 0.042 |   0.079 |   15.778 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK__L2_N1                  | CLKINVX40M | 0.000 |   0.080 |   15.779 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.041 |   0.121 |   15.820 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.122 |   15.821 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.028 |   0.149 |   15.848 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.150 |   15.849 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.211 |   0.360 |   16.059 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.001 |   0.361 |   16.060 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.133 |   0.494 |   16.193 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.494 |   16.193 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.127 |   0.621 |   16.320 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.001 |   0.622 |   16.321 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.077 |   0.699 |   16.398 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.002 |   0.700 |   16.399 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.124 |   0.824 |   16.523 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.025 |   0.849 |   16.548 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.774 |   1.622 |   17.321 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.000 |   1.623 |   17.322 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.284 |   1.907 |   17.606 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   1.908 |   17.607 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.494 |   2.401 |   18.100 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   2.402 |   18.101 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.162 |   2.563 |   18.262 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   2.563 |   18.262 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.224 |   2.787 |   18.486 | 
     | u_REG_FILE/U291/B                            |  ^   | Address[0]                      | NOR2BX2M   | 0.000 |   2.787 |   18.486 | 
     | u_REG_FILE/U291/Y                            |  v   | u_REG_FILE/n325                 | NOR2BX2M   | 0.201 |   2.988 |   18.687 | 
     | u_REG_FILE/U345/B                            |  v   | u_REG_FILE/n325                 | NAND2X2M   | 0.000 |   2.988 |   18.687 | 
     | u_REG_FILE/U345/Y                            |  ^   | u_REG_FILE/n234                 | NAND2X2M   | 0.262 |   3.251 |   18.950 | 
     | u_REG_FILE/U414/A0                           |  ^   | u_REG_FILE/n234                 | OAI22X1M   | 0.000 |   3.251 |   18.950 | 
     | u_REG_FILE/U414/Y                            |  v   | u_REG_FILE/n252                 | OAI22X1M   | 0.171 |   3.422 |   19.121 | 
     | u_REG_FILE/U543/C0                           |  v   | u_REG_FILE/n252                 | AOI221XLM  | 0.000 |   3.422 |   19.121 | 
     | u_REG_FILE/U543/Y                            |  ^   | u_REG_FILE/n249                 | AOI221XLM  | 0.750 |   4.172 |   19.871 | 
     | u_REG_FILE/U141/C                            |  ^   | u_REG_FILE/n249                 | NAND4X2M   | 0.000 |   4.173 |   19.872 | 
     | u_REG_FILE/U141/Y                            |  v   | u_REG_FILE/n202                 | NAND4X2M   | 0.303 |   4.475 |   20.174 | 
     | u_REG_FILE/RdData_reg[6]/D                   |  v   | u_REG_FILE/n202                 | SEDFFX1M   | 0.000 |   4.476 |   20.175 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.699 | 
     | REF_CLK__L1_I1/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.699 | 
     | REF_CLK__L1_I1/Y            |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.662 | 
     | REF_CLK__L2_I1/A            |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.661 | 
     | REF_CLK__L2_I1/Y            |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.620 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.619 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.578 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.577 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.550 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.550 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.339 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.338 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.205 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.205 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.078 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.077 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.001 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -14.999 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.870 | 
     | u_REG_FILE/RdData_reg[6]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.018 |   0.847 |  -14.852 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_REG_FILE/RdData_reg[7]/CK 
Endpoint:   u_REG_FILE/RdData_reg[7]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.847
- Setup                         0.468
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.179
- Arrival Time                  4.432
= Slack Time                   15.747
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.747 | 
     | REF_CLK__L1_I1/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.747 | 
     | REF_CLK__L1_I1/Y                             |  v   | REF_CLK__L1_N1                  | CLKINVX40M | 0.037 |   0.037 |   15.783 | 
     | REF_CLK__L2_I1/A                             |  v   | REF_CLK__L1_N1                  | CLKINVX32M | 0.001 |   0.038 |   15.784 | 
     | REF_CLK__L2_I1/Y                             |  ^   | REF_CLK__L2_N1                  | CLKINVX32M | 0.042 |   0.079 |   15.826 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK__L2_N1                  | CLKINVX40M | 0.000 |   0.080 |   15.826 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.041 |   0.121 |   15.868 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.122 |   15.868 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.028 |   0.149 |   15.896 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.150 |   15.896 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.211 |   0.360 |   16.107 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.001 |   0.361 |   16.107 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.133 |   0.494 |   16.241 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.494 |   16.241 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.127 |   0.621 |   16.368 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.001 |   0.622 |   16.368 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.077 |   0.699 |   16.445 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.002 |   0.700 |   16.447 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.124 |   0.824 |   16.571 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.025 |   0.849 |   16.595 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.774 |   1.622 |   17.369 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.000 |   1.623 |   17.369 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.284 |   1.907 |   17.654 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   1.908 |   17.654 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.494 |   2.401 |   18.148 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   2.401 |   18.148 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.162 |   2.563 |   18.310 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   2.563 |   18.310 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.224 |   2.787 |   18.534 | 
     | u_REG_FILE/U291/B                            |  ^   | Address[0]                      | NOR2BX2M   | 0.000 |   2.787 |   18.534 | 
     | u_REG_FILE/U291/Y                            |  v   | u_REG_FILE/n325                 | NOR2BX2M   | 0.201 |   2.988 |   18.735 | 
     | u_REG_FILE/U345/B                            |  v   | u_REG_FILE/n325                 | NAND2X2M   | 0.000 |   2.988 |   18.735 | 
     | u_REG_FILE/U345/Y                            |  ^   | u_REG_FILE/n234                 | NAND2X2M   | 0.262 |   3.251 |   18.997 | 
     | u_REG_FILE/U415/A0                           |  ^   | u_REG_FILE/n234                 | OAI22X1M   | 0.000 |   3.251 |   18.997 | 
     | u_REG_FILE/U415/Y                            |  v   | u_REG_FILE/n233                 | OAI22X1M   | 0.175 |   3.426 |   19.173 | 
     | u_REG_FILE/U545/C0                           |  v   | u_REG_FILE/n233                 | AOI221XLM  | 0.000 |   3.426 |   19.173 | 
     | u_REG_FILE/U545/Y                            |  ^   | u_REG_FILE/n224                 | AOI221XLM  | 0.721 |   4.148 |   19.894 | 
     | u_REG_FILE/U142/C                            |  ^   | u_REG_FILE/n224                 | NAND4X2M   | 0.000 |   4.148 |   19.894 | 
     | u_REG_FILE/U142/Y                            |  v   | u_REG_FILE/n203                 | NAND4X2M   | 0.284 |   4.432 |   20.179 | 
     | u_REG_FILE/RdData_reg[7]/D                   |  v   | u_REG_FILE/n203                 | SEDFFX1M   | 0.000 |   4.432 |   20.179 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.747 | 
     | REF_CLK__L1_I1/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.746 | 
     | REF_CLK__L1_I1/Y            |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.710 | 
     | REF_CLK__L2_I1/A            |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.709 | 
     | REF_CLK__L2_I1/Y            |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.667 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.667 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.625 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.625 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.597 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.597 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.387 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.386 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.252 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.252 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.125 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.125 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.048 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.046 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.918 | 
     | u_REG_FILE/RdData_reg[7]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.018 |   0.847 |  -14.899 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_REG_FILE/RdData_reg[5]/CK 
Endpoint:   u_REG_FILE/RdData_reg[5]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.847
- Setup                         0.469
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.178
- Arrival Time                  4.409
= Slack Time                   15.769
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.769 | 
     | REF_CLK__L1_I1/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.770 | 
     | REF_CLK__L1_I1/Y                             |  v   | REF_CLK__L1_N1                  | CLKINVX40M | 0.037 |   0.037 |   15.806 | 
     | REF_CLK__L2_I1/A                             |  v   | REF_CLK__L1_N1                  | CLKINVX32M | 0.001 |   0.038 |   15.807 | 
     | REF_CLK__L2_I1/Y                             |  ^   | REF_CLK__L2_N1                  | CLKINVX32M | 0.042 |   0.079 |   15.849 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK__L2_N1                  | CLKINVX40M | 0.000 |   0.080 |   15.849 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.041 |   0.121 |   15.891 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.122 |   15.891 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.028 |   0.149 |   15.919 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.150 |   15.919 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.211 |   0.360 |   16.129 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.001 |   0.361 |   16.130 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.133 |   0.494 |   16.264 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.494 |   16.264 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.127 |   0.621 |   16.391 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.001 |   0.622 |   16.391 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.077 |   0.699 |   16.468 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.002 |   0.700 |   16.469 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.124 |   0.824 |   16.593 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.025 |   0.849 |   16.618 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.774 |   1.622 |   17.392 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.000 |   1.623 |   17.392 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.284 |   1.907 |   17.677 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   1.907 |   17.677 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.494 |   2.401 |   18.171 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   2.401 |   18.171 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.162 |   2.563 |   18.333 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   2.563 |   18.333 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.224 |   2.787 |   18.556 | 
     | u_REG_FILE/U291/B                            |  ^   | Address[0]                      | NOR2BX2M   | 0.000 |   2.787 |   18.557 | 
     | u_REG_FILE/U291/Y                            |  v   | u_REG_FILE/n325                 | NOR2BX2M   | 0.201 |   2.988 |   18.758 | 
     | u_REG_FILE/U345/B                            |  v   | u_REG_FILE/n325                 | NAND2X2M   | 0.000 |   2.988 |   18.758 | 
     | u_REG_FILE/U345/Y                            |  ^   | u_REG_FILE/n234                 | NAND2X2M   | 0.262 |   3.251 |   19.020 | 
     | u_REG_FILE/U413/A0                           |  ^   | u_REG_FILE/n234                 | OAI22X1M   | 0.000 |   3.251 |   19.020 | 
     | u_REG_FILE/U413/Y                            |  v   | u_REG_FILE/n261                 | OAI22X1M   | 0.212 |   3.463 |   19.232 | 
     | u_REG_FILE/U541/C0                           |  v   | u_REG_FILE/n261                 | AOI221XLM  | 0.000 |   3.463 |   19.232 | 
     | u_REG_FILE/U541/Y                            |  ^   | u_REG_FILE/n258                 | AOI221XLM  | 0.661 |   4.124 |   19.893 | 
     | u_REG_FILE/U148/C                            |  ^   | u_REG_FILE/n258                 | NAND4X2M   | 0.000 |   4.124 |   19.893 | 
     | u_REG_FILE/U148/Y                            |  v   | u_REG_FILE/n209                 | NAND4X2M   | 0.285 |   4.409 |   20.178 | 
     | u_REG_FILE/RdData_reg[5]/D                   |  v   | u_REG_FILE/n209                 | SEDFFX1M   | 0.000 |   4.409 |   20.178 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.769 | 
     | REF_CLK__L1_I1/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.769 | 
     | REF_CLK__L1_I1/Y            |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.733 | 
     | REF_CLK__L2_I1/A            |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.732 | 
     | REF_CLK__L2_I1/Y            |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.690 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.690 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.648 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.647 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.620 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.620 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.409 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.409 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.275 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.275 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.148 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.148 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.071 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.069 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.941 | 
     | u_REG_FILE/RdData_reg[5]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.018 |   0.847 |  -14.922 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[6][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][6]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.837
- Setup                         0.442
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.195
- Arrival Time                  4.415
= Slack Time                   15.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.780 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.780 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.817 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.818 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.859 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.860 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.901 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.902 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.929 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.929 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.140 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.141 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.274 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.274 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.401 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.402 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.479 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.480 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.604 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.606 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.220 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.221 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.411 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.412 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.042 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.263 |   18.042 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.272 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.272 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.430 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.430 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.846 |   18.625 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.626 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.311 | 
     | u_REG_FILE/U318/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.314 | 
     | u_REG_FILE/U318/Y                                  |  v   | u_REG_FILE/n321                              | NAND2BX2M  | 0.384 |   3.917 |   19.697 | 
     | u_REG_FILE/U305/A                                  |  v   | u_REG_FILE/n321                              | INVX2M     | 0.000 |   3.918 |   19.697 | 
     | u_REG_FILE/U305/Y                                  |  ^   | u_REG_FILE/n608                              | INVX2M     | 0.308 |   4.226 |   20.006 | 
     | u_REG_FILE/U441/B0                                 |  ^   | u_REG_FILE/n608                              | OAI22X1M   | 0.000 |   4.226 |   20.006 | 
     | u_REG_FILE/U441/Y                                  |  v   | u_REG_FILE/n396                              | OAI22X1M   | 0.189 |   4.415 |   20.195 | 
     | u_REG_FILE/Reg_File_reg[6][6]/D                    |  v   | u_REG_FILE/n396                              | SDFFRX1M   | 0.000 |   4.415 |   20.195 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.780 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.780 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.743 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.742 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.701 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.700 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.659 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.658 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.631 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.630 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.420 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.419 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.286 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.286 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.159 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.158 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.081 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.080 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.951 | 
     | u_REG_FILE/Reg_File_reg[6][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.837 |  -14.943 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[6][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][7]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.838
- Setup                         0.439
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.199
- Arrival Time                  4.411
= Slack Time                   15.788
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.788 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.788 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.825 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.826 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.867 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.868 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.909 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.910 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.937 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.149 |   15.938 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.148 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.149 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.282 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.282 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.409 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.410 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.487 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.488 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.612 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.614 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.228 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.229 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.631 |   17.420 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.420 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.050 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.262 |   18.051 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.280 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.280 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.438 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.650 |   18.439 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.845 |   18.634 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.634 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.319 | 
     | u_REG_FILE/U318/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.322 | 
     | u_REG_FILE/U318/Y                                  |  v   | u_REG_FILE/n321                              | NAND2BX2M  | 0.384 |   3.917 |   19.705 | 
     | u_REG_FILE/U305/A                                  |  v   | u_REG_FILE/n321                              | INVX2M     | 0.000 |   3.917 |   19.706 | 
     | u_REG_FILE/U305/Y                                  |  ^   | u_REG_FILE/n608                              | INVX2M     | 0.308 |   4.226 |   20.014 | 
     | u_REG_FILE/U442/B0                                 |  ^   | u_REG_FILE/n608                              | OAI22X1M   | 0.000 |   4.226 |   20.014 | 
     | u_REG_FILE/U442/Y                                  |  v   | u_REG_FILE/n397                              | OAI22X1M   | 0.185 |   4.411 |   20.199 | 
     | u_REG_FILE/Reg_File_reg[6][7]/D                    |  v   | u_REG_FILE/n397                              | SDFFRX1M   | 0.000 |   4.411 |   20.199 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.788 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.788 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.751 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.750 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.709 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.708 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.667 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.666 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.639 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.639 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.428 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.427 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.294 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.294 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.167 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.166 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.090 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.088 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.959 | 
     | u_REG_FILE/Reg_File_reg[6][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.838 |  -14.950 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][7]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.832
- Setup                         0.440
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.192
- Arrival Time                  4.402
= Slack Time                   15.790
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.790 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.790 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.827 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.828 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.869 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.870 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.911 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.912 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.940 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.940 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.150 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.151 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.284 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.284 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.411 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.412 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.489 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.490 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.614 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.616 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.231 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.231 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.422 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.422 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.052 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.263 |   18.053 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.282 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.282 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.441 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.441 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.846 |   18.636 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.636 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.321 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.324 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.377 |   3.911 |   19.701 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   3.912 |   19.702 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.304 |   4.216 |   20.006 | 
     | u_REG_FILE/U458/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   4.216 |   20.006 | 
     | u_REG_FILE/U458/Y                                  |  v   | u_REG_FILE/n413                              | OAI22X1M   | 0.186 |   4.402 |   20.192 | 
     | u_REG_FILE/Reg_File_reg[8][7]/D                    |  v   | u_REG_FILE/n413                              | SDFFRX1M   | 0.000 |   4.402 |   20.192 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.790 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.790 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.753 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.753 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.711 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.710 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.669 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.668 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.641 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.641 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.430 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.430 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.296 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.296 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.169 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.168 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.092 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.090 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.961 | 
     | u_REG_FILE/Reg_File_reg[8][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.832 |  -14.958 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[13][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][6]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.841
- Setup                         0.440
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.201
- Arrival Time                  4.404
= Slack Time                   15.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.797 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.797 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.834 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.835 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.877 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.877 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.918 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.919 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.947 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.947 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.157 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.158 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.291 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.292 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.418 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.419 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.496 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.497 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.621 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.624 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.238 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.238 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.429 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.429 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.060 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.263 |   18.060 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.289 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.289 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.448 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.448 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.846 |   18.643 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.643 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.328 | 
     | u_REG_FILE/U323/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.533 |   19.331 | 
     | u_REG_FILE/U323/Y                                  |  v   | u_REG_FILE/n331                              | NAND2BX2M  | 0.382 |   3.916 |   19.713 | 
     | u_REG_FILE/U310/A                                  |  v   | u_REG_FILE/n331                              | INVX2M     | 0.000 |   3.916 |   19.713 | 
     | u_REG_FILE/U310/Y                                  |  ^   | u_REG_FILE/n603                              | INVX2M     | 0.302 |   4.218 |   20.015 | 
     | u_REG_FILE/U481/B0                                 |  ^   | u_REG_FILE/n603                              | OAI22X1M   | 0.000 |   4.218 |   20.015 | 
     | u_REG_FILE/U481/Y                                  |  v   | u_REG_FILE/n452                              | OAI22X1M   | 0.186 |   4.404 |   20.201 | 
     | u_REG_FILE/Reg_File_reg[13][6]/D                   |  v   | u_REG_FILE/n452                              | SDFFRX1M   | 0.000 |   4.404 |   20.201 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.797 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.797 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.760 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.760 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.718 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.718 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.676 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.675 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.648 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.648 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.437 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.437 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.303 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.303 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.176 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.175 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.099 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.097 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.124 |   0.824 |  -14.973 | 
     | u_REG_FILE/Reg_File_reg[13][6]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.017 |   0.841 |  -14.956 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[3][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[3][1]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.832
- Setup                         0.444
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.188
- Arrival Time                  4.389
= Slack Time                   15.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.799 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.799 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.836 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.837 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.878 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.879 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.920 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.921 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.948 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.949 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.159 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.160 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.293 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.293 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.420 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.421 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.498 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.499 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.623 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.625 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.239 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.240 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.431 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.431 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.061 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.263 |   18.062 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.291 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.291 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.449 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.450 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.846 |   18.645 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.645 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.330 | 
     | u_REG_FILE/U317/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.533 |   19.332 | 
     | u_REG_FILE/U317/Y                                  |  v   | u_REG_FILE/n317                              | NAND2BX2M  | 0.366 |   3.899 |   19.698 | 
     | u_REG_FILE/U304/A                                  |  v   | u_REG_FILE/n317                              | INVX2M     | 0.000 |   3.900 |   19.699 | 
     | u_REG_FILE/U304/Y                                  |  ^   | u_REG_FILE/n609                              | INVX2M     | 0.290 |   4.190 |   19.989 | 
     | u_REG_FILE/U429/B0                                 |  ^   | u_REG_FILE/n609                              | OAI22X1M   | 0.000 |   4.190 |   19.989 | 
     | u_REG_FILE/U429/Y                                  |  v   | u_REG_FILE/n367                              | OAI22X1M   | 0.198 |   4.389 |   20.188 | 
     | u_REG_FILE/Reg_File_reg[3][1]/D                    |  v   | u_REG_FILE/n367                              | SDFFRX1M   | 0.000 |   4.389 |   20.188 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.799 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.799 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.762 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.761 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.720 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.719 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.678 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.677 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.650 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.650 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.439 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.438 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.305 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.305 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.178 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.177 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.101 | 
     | REF_CLK_M__L4_I0/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.099 | 
     | REF_CLK_M__L4_I0/Y               |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.124 |   0.824 |  -14.975 | 
     | u_REG_FILE/Reg_File_reg[3][1]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.008 |   0.832 |  -14.967 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][5]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][5]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.832
- Setup                         0.437
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.195
- Arrival Time                  4.394
= Slack Time                   15.801
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.801 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.801 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.838 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.839 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.880 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.881 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.922 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.923 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.950 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.950 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.161 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.162 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.295 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.295 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.422 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.423 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.500 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.501 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.625 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.627 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.241 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.242 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.432 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.433 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.063 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.263 |   18.063 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.293 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.293 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.451 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.451 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.846 |   18.646 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.647 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.332 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.335 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.377 |   3.911 |   19.712 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   3.912 |   19.713 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.304 |   4.215 |   20.016 | 
     | u_REG_FILE/U456/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   4.216 |   20.017 | 
     | u_REG_FILE/U456/Y                                  |  v   | u_REG_FILE/n411                              | OAI22X1M   | 0.179 |   4.394 |   20.195 | 
     | u_REG_FILE/Reg_File_reg[8][5]/D                    |  v   | u_REG_FILE/n411                              | SDFFRX1M   | 0.000 |   4.394 |   20.195 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.801 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.801 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.764 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.763 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.722 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.721 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.680 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.679 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.652 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.651 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.441 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.440 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.307 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.307 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.180 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.179 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.102 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.101 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.972 | 
     | u_REG_FILE/Reg_File_reg[8][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.832 |  -14.969 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][0]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.833
- Setup                         0.436
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.197
- Arrival Time                  4.391
= Slack Time                   15.807
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.807 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.807 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.844 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.844 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.886 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.886 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.928 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.929 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.956 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.956 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.167 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.167 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.301 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.301 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.428 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.429 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.505 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.507 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.631 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.633 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.247 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.247 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.438 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.438 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.069 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.263 |   18.069 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.299 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.299 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.457 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.457 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.846 |   18.652 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.652 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.337 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.341 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.377 |   3.911 |   19.718 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   3.912 |   19.718 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.304 |   4.215 |   20.022 | 
     | u_REG_FILE/U451/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   4.216 |   20.022 | 
     | u_REG_FILE/U451/Y                                  |  v   | u_REG_FILE/n406                              | OAI22X1M   | 0.175 |   4.391 |   20.197 | 
     | u_REG_FILE/Reg_File_reg[8][0]/D                    |  v   | u_REG_FILE/n406                              | SDFFRX1M   | 0.000 |   4.391 |   20.197 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.807 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.807 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.770 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.769 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.727 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.727 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.686 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.685 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.657 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.657 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.447 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.446 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.313 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.313 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.186 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.185 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.108 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.107 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.978 | 
     | u_REG_FILE/Reg_File_reg[8][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.004 |   0.833 |  -14.974 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[3][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[3][0]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.832
- Setup                         0.441
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.191
- Arrival Time                  4.381
= Slack Time                   15.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.811 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.811 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.848 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.848 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.890 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.890 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.932 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.933 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.960 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.149 |   15.960 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.171 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.171 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.305 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.305 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.432 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.433 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.509 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.511 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.635 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.637 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.251 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.251 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.631 |   17.442 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.442 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.073 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.262 |   18.073 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.303 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.303 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.461 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.650 |   18.461 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.845 |   18.656 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.656 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.341 | 
     | u_REG_FILE/U317/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.533 |   19.344 | 
     | u_REG_FILE/U317/Y                                  |  v   | u_REG_FILE/n317                              | NAND2BX2M  | 0.366 |   3.899 |   19.710 | 
     | u_REG_FILE/U304/A                                  |  v   | u_REG_FILE/n317                              | INVX2M     | 0.000 |   3.900 |   19.710 | 
     | u_REG_FILE/U304/Y                                  |  ^   | u_REG_FILE/n609                              | INVX2M     | 0.290 |   4.190 |   20.001 | 
     | u_REG_FILE/U428/B0                                 |  ^   | u_REG_FILE/n609                              | OAI22X1M   | 0.000 |   4.190 |   20.001 | 
     | u_REG_FILE/U428/Y                                  |  v   | u_REG_FILE/n366                              | OAI22X1M   | 0.190 |   4.381 |   20.191 | 
     | u_REG_FILE/Reg_File_reg[3][0]/D                    |  v   | u_REG_FILE/n366                              | SDFFRX1M   | 0.000 |   4.381 |   20.191 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.811 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.811 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.774 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.773 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.731 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.731 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.690 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.689 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.661 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.661 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.451 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.450 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.317 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.317 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.190 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.189 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.112 | 
     | REF_CLK_M__L4_I0/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.111 | 
     | REF_CLK_M__L4_I0/Y               |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.124 |   0.824 |  -14.987 | 
     | u_REG_FILE/Reg_File_reg[3][0]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.008 |   0.832 |  -14.979 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[11][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[11][1]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.834
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.233
- Arrival Time                  4.421
= Slack Time                   15.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.811 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.811 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.848 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.849 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.891 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.891 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.932 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.933 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.961 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.961 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.171 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.172 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.305 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.306 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.432 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.433 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.510 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.511 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.635 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.638 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.252 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.252 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.443 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.443 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.074 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.263 |   18.074 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.303 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.303 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.462 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.462 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.846 |   18.657 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.657 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.342 | 
     | u_REG_FILE/U329/A                                  |  ^   | u_REG_FILE/n310                              | NAND2X2M   | 0.003 |   3.534 |   19.345 | 
     | u_REG_FILE/U329/Y                                  |  v   | u_REG_FILE/n329                              | NAND2X2M   | 0.503 |   4.036 |   19.848 | 
     | u_REG_FILE/U492/A0N                                |  v   | u_REG_FILE/n329                              | OAI2BB2X1M | 0.000 |   4.037 |   19.848 | 
     | u_REG_FILE/U492/Y                                  |  v   | u_REG_FILE/n431                              | OAI2BB2X1M | 0.385 |   4.421 |   20.233 | 
     | u_REG_FILE/Reg_File_reg[11][1]/D                   |  v   | u_REG_FILE/n431                              | SDFFRQX1M  | 0.000 |   4.421 |   20.233 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.811 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.811 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.774 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.774 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.732 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.732 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.690 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.689 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.662 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.662 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.451 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.451 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.317 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.317 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.190 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.189 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.113 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.111 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.983 | 
     | u_REG_FILE/Reg_File_reg[11][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRQX1M  | 0.005 |   0.834 |  -14.978 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[9][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][0]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.832
- Setup                         0.433
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.199
- Arrival Time                  4.387
= Slack Time                   15.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.812 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.812 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.849 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.850 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.891 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.892 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.933 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.934 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.962 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.962 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.172 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.173 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.306 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.306 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.433 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.434 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.511 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.512 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.636 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.638 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.253 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.253 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.444 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.444 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.074 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.262 |   18.075 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.304 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.304 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.463 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.463 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.845 |   18.658 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.658 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.343 | 
     | u_REG_FILE/U321/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.346 | 
     | u_REG_FILE/U321/Y                                  |  v   | u_REG_FILE/n326                              | NAND2BX2M  | 0.393 |   3.927 |   19.740 | 
     | u_REG_FILE/U308/A                                  |  v   | u_REG_FILE/n326                              | INVX2M     | 0.000 |   3.928 |   19.740 | 
     | u_REG_FILE/U308/Y                                  |  ^   | u_REG_FILE/n605                              | INVX2M     | 0.296 |   4.223 |   20.036 | 
     | u_REG_FILE/U459/B0                                 |  ^   | u_REG_FILE/n605                              | OAI22X1M   | 0.000 |   4.224 |   20.036 | 
     | u_REG_FILE/U459/Y                                  |  v   | u_REG_FILE/n414                              | OAI22X1M   | 0.163 |   4.387 |   20.199 | 
     | u_REG_FILE/Reg_File_reg[9][0]/D                    |  v   | u_REG_FILE/n414                              | SDFFRX1M   | 0.000 |   4.387 |   20.199 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.812 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.812 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.775 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.775 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.733 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.732 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.691 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.690 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.663 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.663 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.452 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.452 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.318 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.318 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.191 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.190 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.114 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.112 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.983 | 
     | u_REG_FILE/Reg_File_reg[9][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.004 |   0.832 |  -14.980 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[9][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][2]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.832
- Setup                         0.434
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.198
- Arrival Time                  4.381
= Slack Time                   15.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.817 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.817 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.853 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.854 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.896 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.896 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.938 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.939 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.966 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.966 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.177 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.177 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.311 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.311 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.438 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.439 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.515 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.517 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.641 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.643 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.257 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.257 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.448 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.448 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.079 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.262 |   18.079 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.309 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.309 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.467 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.467 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.845 |   18.662 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.662 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.347 | 
     | u_REG_FILE/U321/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.351 | 
     | u_REG_FILE/U321/Y                                  |  v   | u_REG_FILE/n326                              | NAND2BX2M  | 0.393 |   3.927 |   19.744 | 
     | u_REG_FILE/U308/A                                  |  v   | u_REG_FILE/n326                              | INVX2M     | 0.000 |   3.928 |   19.744 | 
     | u_REG_FILE/U308/Y                                  |  ^   | u_REG_FILE/n605                              | INVX2M     | 0.296 |   4.223 |   20.040 | 
     | u_REG_FILE/U461/B0                                 |  ^   | u_REG_FILE/n605                              | OAI22X1M   | 0.000 |   4.224 |   20.040 | 
     | u_REG_FILE/U461/Y                                  |  v   | u_REG_FILE/n416                              | OAI22X1M   | 0.158 |   4.381 |   20.198 | 
     | u_REG_FILE/Reg_File_reg[9][2]/D                    |  v   | u_REG_FILE/n416                              | SDFFRX1M   | 0.000 |   4.381 |   20.198 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.817 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.816 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.780 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.779 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.737 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.737 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.695 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.695 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.667 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.667 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.457 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.456 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.323 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.322 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.196 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.195 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.118 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.117 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.988 | 
     | u_REG_FILE/Reg_File_reg[9][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.832 |  -14.985 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[15][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[15][4]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.841
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.238
- Arrival Time                  4.421
= Slack Time                   15.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.817 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.817 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.854 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.855 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.896 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.897 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.938 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.939 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.966 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.966 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.177 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.178 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.311 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.311 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.438 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.439 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.516 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.517 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.641 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.643 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.257 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.258 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.448 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.449 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.079 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.262 |   18.079 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.309 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.309 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.467 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.467 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.845 |   18.662 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.663 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.348 | 
     | u_REG_FILE/U331/A                                  |  ^   | u_REG_FILE/n310                              | NAND2X2M   | 0.003 |   3.533 |   19.350 | 
     | u_REG_FILE/U331/Y                                  |  v   | u_REG_FILE/n333                              | NAND2X2M   | 0.496 |   4.029 |   19.846 | 
     | u_REG_FILE/U518/A0N                                |  v   | u_REG_FILE/n333                              | OAI2BB2X1M | 0.001 |   4.030 |   19.847 | 
     | u_REG_FILE/U518/Y                                  |  v   | u_REG_FILE/n466                              | OAI2BB2X1M | 0.391 |   4.420 |   20.237 | 
     | u_REG_FILE/Reg_File_reg[15][4]/D                   |  v   | u_REG_FILE/n466                              | SDFFRQX1M  | 0.000 |   4.421 |   20.238 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.817 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.817 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.780 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.779 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.738 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.737 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.696 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.695 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.668 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.667 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.457 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.456 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.323 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.323 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.196 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.195 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.118 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.117 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.124 |   0.824 |  -14.993 | 
     | u_REG_FILE/Reg_File_reg[15][4]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.017 |   0.841 |  -14.976 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[7][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[7][0]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.838
- Setup                         0.436
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.202
- Arrival Time                  4.384
= Slack Time                   15.818
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.818 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.818 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.855 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.855 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.897 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.897 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.939 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.940 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.967 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.149 |   15.967 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.178 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.178 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.312 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.312 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.439 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.440 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.516 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.518 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.642 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.644 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.258 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.258 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.631 |   17.449 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.449 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.080 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.262 |   18.080 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.310 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.310 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.468 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.650 |   18.468 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.845 |   18.663 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.663 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.348 | 
     | u_REG_FILE/U319/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.351 | 
     | u_REG_FILE/U319/Y                                  |  v   | u_REG_FILE/n323                              | NAND2BX2M  | 0.367 |   3.901 |   19.718 | 
     | u_REG_FILE/U306/A                                  |  v   | u_REG_FILE/n323                              | INVX2M     | 0.000 |   3.901 |   19.719 | 
     | u_REG_FILE/U306/Y                                  |  ^   | u_REG_FILE/n607                              | INVX2M     | 0.306 |   4.206 |   20.024 | 
     | u_REG_FILE/U443/B0                                 |  ^   | u_REG_FILE/n607                              | OAI22X1M   | 0.000 |   4.207 |   20.024 | 
     | u_REG_FILE/U443/Y                                  |  v   | u_REG_FILE/n398                              | OAI22X1M   | 0.177 |   4.384 |   20.202 | 
     | u_REG_FILE/Reg_File_reg[7][0]/D                    |  v   | u_REG_FILE/n398                              | SDFFRX1M   | 0.000 |   4.384 |   20.202 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.818 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.818 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.781 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.780 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.738 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.738 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.697 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.696 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.668 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.668 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.458 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.457 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.324 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.324 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.197 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.196 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.119 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.118 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.989 | 
     | u_REG_FILE/Reg_File_reg[7][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.838 |  -14.980 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[6][5]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][5]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.837
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.206
- Arrival Time                  4.388
= Slack Time                   15.818
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.818 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.818 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.855 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.856 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.897 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.898 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.939 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.940 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.967 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.968 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.178 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.179 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.312 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.312 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.439 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.440 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.517 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.518 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.642 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.644 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.258 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.259 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.450 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.450 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.080 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.263 |   18.081 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.310 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.310 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.468 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.469 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.846 |   18.664 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.664 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.349 | 
     | u_REG_FILE/U318/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.352 | 
     | u_REG_FILE/U318/Y                                  |  v   | u_REG_FILE/n321                              | NAND2BX2M  | 0.384 |   3.917 |   19.735 | 
     | u_REG_FILE/U305/A                                  |  v   | u_REG_FILE/n321                              | INVX2M     | 0.000 |   3.918 |   19.736 | 
     | u_REG_FILE/U305/Y                                  |  ^   | u_REG_FILE/n608                              | INVX2M     | 0.308 |   4.226 |   20.044 | 
     | u_REG_FILE/U440/B0                                 |  ^   | u_REG_FILE/n608                              | OAI22X1M   | 0.000 |   4.226 |   20.044 | 
     | u_REG_FILE/U440/Y                                  |  v   | u_REG_FILE/n395                              | OAI22X1M   | 0.162 |   4.388 |   20.206 | 
     | u_REG_FILE/Reg_File_reg[6][5]/D                    |  v   | u_REG_FILE/n395                              | SDFFRX1M   | 0.000 |   4.388 |   20.206 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.818 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.818 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.781 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.780 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.739 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.738 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.697 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.696 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.669 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.669 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.458 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.457 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.324 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.324 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.197 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.196 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.120 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.118 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.989 | 
     | u_REG_FILE/Reg_File_reg[6][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.837 |  -14.981 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[9][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][1]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.832
- Setup                         0.432
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.200
- Arrival Time                  4.380
= Slack Time                   15.820
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.820 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.820 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.857 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.858 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.899 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.900 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.941 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.942 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.970 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.970 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.180 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.181 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.314 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.314 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.441 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.442 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.519 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.520 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.644 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.646 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.261 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.261 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.631 |   17.452 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.452 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.082 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.262 |   18.083 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.312 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.312 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.471 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.471 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.845 |   18.666 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.666 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.351 | 
     | u_REG_FILE/U321/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.354 | 
     | u_REG_FILE/U321/Y                                  |  v   | u_REG_FILE/n326                              | NAND2BX2M  | 0.393 |   3.927 |   19.748 | 
     | u_REG_FILE/U308/A                                  |  v   | u_REG_FILE/n326                              | INVX2M     | 0.000 |   3.928 |   19.748 | 
     | u_REG_FILE/U308/Y                                  |  ^   | u_REG_FILE/n605                              | INVX2M     | 0.296 |   4.223 |   20.044 | 
     | u_REG_FILE/U460/B0                                 |  ^   | u_REG_FILE/n605                              | OAI22X1M   | 0.000 |   4.224 |   20.044 | 
     | u_REG_FILE/U460/Y                                  |  v   | u_REG_FILE/n415                              | OAI22X1M   | 0.157 |   4.380 |   20.200 | 
     | u_REG_FILE/Reg_File_reg[9][1]/D                    |  v   | u_REG_FILE/n415                              | SDFFRX1M   | 0.000 |   4.380 |   20.200 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.820 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.820 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.783 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.783 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.741 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.740 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.699 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.698 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.671 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.671 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.460 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.460 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.326 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.326 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.199 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.198 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.122 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.120 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.991 | 
     | u_REG_FILE/Reg_File_reg[9][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.004 |   0.832 |  -14.988 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[3][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[3][2]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.832
- Setup                         0.441
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.191
- Arrival Time                  4.371
= Slack Time                   15.820
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.820 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.820 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.857 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.858 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.900 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.900 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.941 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.942 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.970 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.970 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.180 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.181 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.314 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.315 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.441 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.442 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.519 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.520 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.644 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.647 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.261 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.261 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.452 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.452 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.083 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.263 |   18.083 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.312 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.312 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.471 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.471 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.846 |   18.666 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.666 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.351 | 
     | u_REG_FILE/U317/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.533 |   19.354 | 
     | u_REG_FILE/U317/Y                                  |  v   | u_REG_FILE/n317                              | NAND2BX2M  | 0.366 |   3.899 |   19.720 | 
     | u_REG_FILE/U304/A                                  |  v   | u_REG_FILE/n317                              | INVX2M     | 0.000 |   3.900 |   19.720 | 
     | u_REG_FILE/U304/Y                                  |  ^   | u_REG_FILE/n609                              | INVX2M     | 0.290 |   4.190 |   20.010 | 
     | u_REG_FILE/U430/B0                                 |  ^   | u_REG_FILE/n609                              | OAI22X1M   | 0.000 |   4.190 |   20.010 | 
     | u_REG_FILE/U430/Y                                  |  v   | u_REG_FILE/n368                              | OAI22X1M   | 0.181 |   4.371 |   20.191 | 
     | u_REG_FILE/Reg_File_reg[3][2]/D                    |  v   | u_REG_FILE/n368                              | SDFFRX1M   | 0.000 |   4.371 |   20.191 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.820 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.820 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.783 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.783 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.741 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.740 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.699 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.698 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.671 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.671 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.460 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.460 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.326 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.326 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.199 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.198 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.122 | 
     | REF_CLK_M__L4_I0/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.120 | 
     | REF_CLK_M__L4_I0/Y               |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.124 |   0.824 |  -14.996 | 
     | u_REG_FILE/Reg_File_reg[3][2]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.009 |   0.832 |  -14.988 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[9][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][3]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.832
- Setup                         0.434
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.198
- Arrival Time                  4.377
= Slack Time                   15.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.821 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.821 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.858 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.858 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.900 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.900 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.942 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.943 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.970 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.149 |   15.970 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.181 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.181 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.315 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.315 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.442 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.443 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.519 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.521 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.645 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.647 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.261 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.261 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.631 |   17.452 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.452 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.083 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.262 |   18.083 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.313 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.313 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.471 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.650 |   18.471 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.845 |   18.666 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.666 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.351 | 
     | u_REG_FILE/U321/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.355 | 
     | u_REG_FILE/U321/Y                                  |  v   | u_REG_FILE/n326                              | NAND2BX2M  | 0.393 |   3.927 |   19.748 | 
     | u_REG_FILE/U308/A                                  |  v   | u_REG_FILE/n326                              | INVX2M     | 0.000 |   3.928 |   19.748 | 
     | u_REG_FILE/U308/Y                                  |  ^   | u_REG_FILE/n605                              | INVX2M     | 0.296 |   4.223 |   20.044 | 
     | u_REG_FILE/U462/B0                                 |  ^   | u_REG_FILE/n605                              | OAI22X1M   | 0.000 |   4.224 |   20.044 | 
     | u_REG_FILE/U462/Y                                  |  v   | u_REG_FILE/n417                              | OAI22X1M   | 0.154 |   4.377 |   20.198 | 
     | u_REG_FILE/Reg_File_reg[9][3]/D                    |  v   | u_REG_FILE/n417                              | SDFFRX1M   | 0.000 |   4.377 |   20.198 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.821 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.821 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.784 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.783 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.741 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.741 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.700 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.699 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.671 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.671 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.461 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.460 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.327 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.327 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.200 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.199 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.122 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.121 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.992 | 
     | u_REG_FILE/Reg_File_reg[9][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.832 |  -14.989 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_REG_FILE/RdData_reg[2]/CK 
Endpoint:   u_REG_FILE/RdData_reg[2]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.847
- Setup                         0.465
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.182
- Arrival Time                  4.361
= Slack Time                   15.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.821 | 
     | REF_CLK__L1_I1/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.821 | 
     | REF_CLK__L1_I1/Y                             |  v   | REF_CLK__L1_N1                  | CLKINVX40M | 0.037 |   0.037 |   15.858 | 
     | REF_CLK__L2_I1/A                             |  v   | REF_CLK__L1_N1                  | CLKINVX32M | 0.001 |   0.038 |   15.859 | 
     | REF_CLK__L2_I1/Y                             |  ^   | REF_CLK__L2_N1                  | CLKINVX32M | 0.042 |   0.079 |   15.900 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK__L2_N1                  | CLKINVX40M | 0.000 |   0.080 |   15.901 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.041 |   0.121 |   15.942 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.122 |   15.943 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.028 |   0.149 |   15.970 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.150 |   15.970 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.211 |   0.360 |   16.181 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.001 |   0.361 |   16.182 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.133 |   0.494 |   16.315 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.494 |   16.315 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.127 |   0.621 |   16.442 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.001 |   0.622 |   16.443 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.077 |   0.699 |   16.520 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.002 |   0.700 |   16.521 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.124 |   0.824 |   16.645 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.025 |   0.849 |   16.670 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.774 |   1.622 |   17.443 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.000 |   1.623 |   17.444 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.284 |   1.907 |   17.728 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   1.907 |   17.728 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.494 |   2.401 |   18.222 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   2.401 |   18.222 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.162 |   2.563 |   18.384 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   2.563 |   18.384 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.224 |   2.787 |   18.608 | 
     | u_REG_FILE/U291/B                            |  ^   | Address[0]                      | NOR2BX2M   | 0.000 |   2.787 |   18.608 | 
     | u_REG_FILE/U291/Y                            |  v   | u_REG_FILE/n325                 | NOR2BX2M   | 0.201 |   2.988 |   18.809 | 
     | u_REG_FILE/U345/B                            |  v   | u_REG_FILE/n325                 | NAND2X2M   | 0.000 |   2.988 |   18.809 | 
     | u_REG_FILE/U345/Y                            |  ^   | u_REG_FILE/n234                 | NAND2X2M   | 0.262 |   3.251 |   19.072 | 
     | u_REG_FILE/U410/A0                           |  ^   | u_REG_FILE/n234                 | OAI22X1M   | 0.000 |   3.251 |   19.072 | 
     | u_REG_FILE/U410/Y                            |  v   | u_REG_FILE/n288                 | OAI22X1M   | 0.206 |   3.457 |   19.278 | 
     | u_REG_FILE/U535/C0                           |  v   | u_REG_FILE/n288                 | AOI221X1M  | 0.000 |   3.457 |   19.278 | 
     | u_REG_FILE/U535/Y                            |  ^   | u_REG_FILE/n285                 | AOI221X1M  | 0.623 |   4.080 |   19.901 | 
     | u_REG_FILE/U145/C                            |  ^   | u_REG_FILE/n285                 | NAND4X2M   | 0.001 |   4.081 |   19.902 | 
     | u_REG_FILE/U145/Y                            |  v   | u_REG_FILE/n206                 | NAND4X2M   | 0.280 |   4.361 |   20.182 | 
     | u_REG_FILE/RdData_reg[2]/D                   |  v   | u_REG_FILE/n206                 | SEDFFX1M   | 0.000 |   4.361 |   20.182 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.821 | 
     | REF_CLK__L1_I1/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.821 | 
     | REF_CLK__L1_I1/Y            |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.784 | 
     | REF_CLK__L2_I1/A            |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.783 | 
     | REF_CLK__L2_I1/Y            |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.742 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.741 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.700 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.699 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.672 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.671 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.461 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.460 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.327 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.327 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.200 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.199 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.122 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.121 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.992 | 
     | u_REG_FILE/RdData_reg[2]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.019 |   0.847 |  -14.974 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[6][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][4]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.838
- Setup                         0.432
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.205
- Arrival Time                  4.383
= Slack Time                   15.822
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.822 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.822 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.859 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.860 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.901 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.902 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.943 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.944 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.971 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.972 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.182 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.183 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.316 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.316 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.443 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.444 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.521 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.522 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.646 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.648 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.262 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.263 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.454 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.454 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.084 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.263 |   18.085 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.314 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.314 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.472 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.473 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.846 |   18.668 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.668 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.353 | 
     | u_REG_FILE/U318/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.356 | 
     | u_REG_FILE/U318/Y                                  |  v   | u_REG_FILE/n321                              | NAND2BX2M  | 0.384 |   3.917 |   19.739 | 
     | u_REG_FILE/U305/A                                  |  v   | u_REG_FILE/n321                              | INVX2M     | 0.000 |   3.918 |   19.740 | 
     | u_REG_FILE/U305/Y                                  |  ^   | u_REG_FILE/n608                              | INVX2M     | 0.308 |   4.226 |   20.048 | 
     | u_REG_FILE/U439/B0                                 |  ^   | u_REG_FILE/n608                              | OAI22X1M   | 0.000 |   4.226 |   20.048 | 
     | u_REG_FILE/U439/Y                                  |  v   | u_REG_FILE/n394                              | OAI22X1M   | 0.157 |   4.383 |   20.205 | 
     | u_REG_FILE/Reg_File_reg[6][4]/D                    |  v   | u_REG_FILE/n394                              | SDFFRX1M   | 0.000 |   4.383 |   20.205 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.822 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.822 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.785 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.784 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.743 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.742 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.701 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.700 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.673 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.673 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.462 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.461 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.328 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.328 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.201 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.200 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.124 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.122 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.993 | 
     | u_REG_FILE/Reg_File_reg[6][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.838 |  -14.984 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[9][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][7]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.832
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.201
- Arrival Time                  4.379
= Slack Time                   15.822
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.822 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.823 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.859 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.860 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.902 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.902 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.944 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.944 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.972 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.972 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.182 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.183 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.317 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.317 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.444 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.444 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.521 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.522 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.646 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.649 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.263 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.263 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.454 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.454 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.085 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.263 |   18.085 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.314 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.314 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.473 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.473 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.846 |   18.668 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.668 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.353 | 
     | u_REG_FILE/U321/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.356 | 
     | u_REG_FILE/U321/Y                                  |  v   | u_REG_FILE/n326                              | NAND2BX2M  | 0.393 |   3.927 |   19.750 | 
     | u_REG_FILE/U308/A                                  |  v   | u_REG_FILE/n326                              | INVX2M     | 0.000 |   3.928 |   19.750 | 
     | u_REG_FILE/U308/Y                                  |  ^   | u_REG_FILE/n605                              | INVX2M     | 0.296 |   4.223 |   20.046 | 
     | u_REG_FILE/U466/B0                                 |  ^   | u_REG_FILE/n605                              | OAI22X1M   | 0.000 |   4.224 |   20.046 | 
     | u_REG_FILE/U466/Y                                  |  v   | u_REG_FILE/n421                              | OAI22X1M   | 0.155 |   4.379 |   20.201 | 
     | u_REG_FILE/Reg_File_reg[9][7]/D                    |  v   | u_REG_FILE/n421                              | SDFFRX1M   | 0.000 |   4.379 |   20.201 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.822 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.822 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.786 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.785 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.743 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.743 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.701 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.700 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.673 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.673 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.462 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.462 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.328 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.328 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.201 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.201 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.124 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.122 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.994 | 
     | u_REG_FILE/Reg_File_reg[9][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.832 |  -14.991 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[9][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][6]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.832
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.200
- Arrival Time                  4.377
= Slack Time                   15.823
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.823 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.823 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.860 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.861 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.902 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.903 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.944 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.945 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.973 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.973 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.183 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.184 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.317 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.317 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.444 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.445 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.522 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.523 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.647 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.649 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.264 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.264 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.455 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.455 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.085 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.262 |   18.086 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.315 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.315 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.474 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.650 |   18.474 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.845 |   18.669 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.669 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.354 | 
     | u_REG_FILE/U321/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.357 | 
     | u_REG_FILE/U321/Y                                  |  v   | u_REG_FILE/n326                              | NAND2BX2M  | 0.393 |   3.927 |   19.751 | 
     | u_REG_FILE/U308/A                                  |  v   | u_REG_FILE/n326                              | INVX2M     | 0.000 |   3.928 |   19.751 | 
     | u_REG_FILE/U308/Y                                  |  ^   | u_REG_FILE/n605                              | INVX2M     | 0.296 |   4.223 |   20.047 | 
     | u_REG_FILE/U465/B0                                 |  ^   | u_REG_FILE/n605                              | OAI22X1M   | 0.000 |   4.224 |   20.047 | 
     | u_REG_FILE/U465/Y                                  |  v   | u_REG_FILE/n420                              | OAI22X1M   | 0.154 |   4.377 |   20.200 | 
     | u_REG_FILE/Reg_File_reg[9][6]/D                    |  v   | u_REG_FILE/n420                              | SDFFRX1M   | 0.000 |   4.377 |   20.200 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.823 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.823 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.786 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.786 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.744 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.743 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.702 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.701 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.674 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.674 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.463 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.463 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.329 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.329 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.202 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.201 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.125 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.123 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.994 | 
     | u_REG_FILE/Reg_File_reg[9][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.832 |  -14.991 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][2]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.832
- Setup                         0.433
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.199
- Arrival Time                  4.375
= Slack Time                   15.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.824 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.824 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.861 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.862 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.903 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.904 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.945 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.946 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.974 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.974 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.184 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.185 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.318 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.318 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.445 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.446 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.523 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.524 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.648 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.650 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.265 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.265 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.456 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.456 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.086 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.263 |   18.087 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.316 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.316 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.475 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.475 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.846 |   18.670 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.670 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.355 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.358 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.377 |   3.911 |   19.735 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   3.912 |   19.736 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.304 |   4.215 |   20.040 | 
     | u_REG_FILE/U453/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   4.216 |   20.040 | 
     | u_REG_FILE/U453/Y                                  |  v   | u_REG_FILE/n408                              | OAI22X1M   | 0.159 |   4.375 |   20.199 | 
     | u_REG_FILE/Reg_File_reg[8][2]/D                    |  v   | u_REG_FILE/n408                              | SDFFRX1M   | 0.000 |   4.375 |   20.199 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.824 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.824 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.787 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.787 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.745 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.744 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.703 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.702 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.675 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.675 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.464 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.464 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.330 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.330 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.203 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.202 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.126 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.124 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.995 | 
     | u_REG_FILE/Reg_File_reg[8][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.004 |   0.832 |  -14.992 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[6][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][3]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.838
- Setup                         0.433
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.205
- Arrival Time                  4.380
= Slack Time                   15.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.824 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.825 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.861 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.862 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.904 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.904 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.946 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.946 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.974 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.974 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.184 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.185 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.319 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.319 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.445 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.446 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.523 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.524 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.648 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.651 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.265 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.265 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.631 |   17.456 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.456 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.087 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.262 |   18.087 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.316 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.316 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.475 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.475 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.845 |   18.670 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.670 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.355 | 
     | u_REG_FILE/U318/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.358 | 
     | u_REG_FILE/U318/Y                                  |  v   | u_REG_FILE/n321                              | NAND2BX2M  | 0.384 |   3.917 |   19.741 | 
     | u_REG_FILE/U305/A                                  |  v   | u_REG_FILE/n321                              | INVX2M     | 0.000 |   3.917 |   19.742 | 
     | u_REG_FILE/U305/Y                                  |  ^   | u_REG_FILE/n608                              | INVX2M     | 0.308 |   4.226 |   20.050 | 
     | u_REG_FILE/U438/B0                                 |  ^   | u_REG_FILE/n608                              | OAI22X1M   | 0.000 |   4.226 |   20.050 | 
     | u_REG_FILE/U438/Y                                  |  v   | u_REG_FILE/n393                              | OAI22X1M   | 0.155 |   4.380 |   20.205 | 
     | u_REG_FILE/Reg_File_reg[6][3]/D                    |  v   | u_REG_FILE/n393                              | SDFFRX1M   | 0.000 |   4.380 |   20.205 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.824 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.824 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.788 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.787 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.745 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.745 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.703 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.702 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.675 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.675 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.464 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.464 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.330 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.330 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.203 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.203 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.126 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.124 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.996 | 
     | u_REG_FILE/Reg_File_reg[6][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.838 |  -14.987 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[10][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[10][1]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.832
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.235
- Arrival Time                  4.410
= Slack Time                   15.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.825 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.825 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.861 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.862 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.904 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.904 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.946 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.946 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.974 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.974 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.185 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.185 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.319 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.319 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.446 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.446 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.523 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.525 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.649 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.651 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.265 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.265 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.456 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.456 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.087 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.263 |   18.087 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.316 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.316 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.475 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.475 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.846 |   18.670 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.670 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.355 | 
     | u_REG_FILE/U312/A                                  |  ^   | u_REG_FILE/n310                              | NAND2X2M   | 0.003 |   3.534 |   19.358 | 
     | u_REG_FILE/U312/Y                                  |  v   | u_REG_FILE/n328                              | NAND2X2M   | 0.503 |   4.037 |   19.862 | 
     | u_REG_FILE/U490/A0N                                |  v   | u_REG_FILE/n328                              | OAI2BB2X1M | 0.001 |   4.037 |   19.862 | 
     | u_REG_FILE/U490/Y                                  |  v   | u_REG_FILE/n423                              | OAI2BB2X1M | 0.373 |   4.410 |   20.235 | 
     | u_REG_FILE/Reg_File_reg[10][1]/D                   |  v   | u_REG_FILE/n423                              | SDFFRQX1M  | 0.000 |   4.410 |   20.235 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.825 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.824 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.788 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.787 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.745 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.745 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.703 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.703 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.675 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.675 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.465 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.464 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.330 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.330 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.203 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.203 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.126 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.124 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.996 | 
     | u_REG_FILE/Reg_File_reg[10][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRQX1M  | 0.004 |   0.832 |  -14.992 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[9][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][4]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.832
- Setup                         0.432
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.200
- Arrival Time                  4.375
= Slack Time                   15.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.825 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.825 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.862 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.863 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.905 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.905 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.946 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.947 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.975 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.975 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.185 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.186 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.319 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.320 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.446 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.447 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.524 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.525 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.649 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.652 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.266 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.266 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.457 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.457 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.088 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.262 |   18.088 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.317 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.317 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.476 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.476 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.845 |   18.671 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.671 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.356 | 
     | u_REG_FILE/U321/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.534 |   19.359 | 
     | u_REG_FILE/U321/Y                                  |  v   | u_REG_FILE/n326                              | NAND2BX2M  | 0.393 |   3.927 |   19.753 | 
     | u_REG_FILE/U308/A                                  |  v   | u_REG_FILE/n326                              | INVX2M     | 0.000 |   3.928 |   19.753 | 
     | u_REG_FILE/U308/Y                                  |  ^   | u_REG_FILE/n605                              | INVX2M     | 0.296 |   4.223 |   20.049 | 
     | u_REG_FILE/U463/B0                                 |  ^   | u_REG_FILE/n605                              | OAI22X1M   | 0.000 |   4.224 |   20.049 | 
     | u_REG_FILE/U463/Y                                  |  v   | u_REG_FILE/n418                              | OAI22X1M   | 0.152 |   4.375 |   20.200 | 
     | u_REG_FILE/Reg_File_reg[9][4]/D                    |  v   | u_REG_FILE/n418                              | SDFFRX1M   | 0.000 |   4.375 |   20.200 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.825 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.825 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.788 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.788 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.746 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.746 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.704 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.703 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.676 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.676 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.465 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.465 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.331 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.331 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.204 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.203 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.127 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.125 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.997 | 
     | u_REG_FILE/Reg_File_reg[9][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.832 |  -14.993 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[10][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[10][6]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.841
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.241
- Arrival Time                  4.416
= Slack Time                   15.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.825 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.826 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.862 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.863 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.905 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.905 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   15.947 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   15.947 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.149 |   15.975 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   15.975 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.211 |   0.360 |   16.186 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.361 |   16.186 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.133 |   0.494 |   16.320 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.494 |   16.320 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.127 |   0.621 |   16.447 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.622 |   16.447 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.077 |   0.699 |   16.524 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.002 |   0.700 |   16.526 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.124 |   0.824 |   16.649 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.002 |   0.826 |   16.652 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[0]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | SDFFRQX1M  | 0.614 |   1.440 |   17.266 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[0] | INVX2M     | 0.000 |   1.441 |   17.266 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U61/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | INVX2M     | 0.191 |   1.632 |   17.457 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n65              | NOR3X2M    | 0.000 |   1.632 |   17.457 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.631 |   2.262 |   18.088 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.263 |   18.088 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   2.492 |   18.317 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.492 |   18.317 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.158 |   2.650 |   18.476 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.651 |   18.476 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.195 |   2.846 |   18.671 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.846 |   18.671 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.685 |   3.531 |   19.356 | 
     | u_REG_FILE/U312/A                                  |  ^   | u_REG_FILE/n310                              | NAND2X2M   | 0.003 |   3.534 |   19.359 | 
     | u_REG_FILE/U312/Y                                  |  v   | u_REG_FILE/n328                              | NAND2X2M   | 0.503 |   4.037 |   19.862 | 
     | u_REG_FILE/U523/A0N                                |  v   | u_REG_FILE/n328                              | OAI2BB2X1M | 0.000 |   4.037 |   19.863 | 
     | u_REG_FILE/U523/Y                                  |  v   | u_REG_FILE/n428                              | OAI2BB2X1M | 0.379 |   4.416 |   20.241 | 
     | u_REG_FILE/Reg_File_reg[10][6]/D                   |  v   | u_REG_FILE/n428                              | SDFFRQX1M  | 0.000 |   4.416 |   20.241 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.825 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.825 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.789 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.788 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.746 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.746 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.704 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.704 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.149 |  -15.676 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.149 |  -15.676 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.211 |   0.360 |  -15.465 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.361 |  -15.465 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.134 |   0.494 |  -15.331 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.494 |  -15.331 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.127 |   0.621 |  -15.204 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.622 |  -15.204 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.077 |   0.698 |  -15.127 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.700 |  -15.125 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.129 |   0.829 |  -14.997 | 
     | u_REG_FILE/Reg_File_reg[10][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRQX1M  | 0.012 |   0.841 |  -14.985 | 
     +-------------------------------------------------------------------------------------------------------+ 

