title: A Retargetable MATLAB-to-C Compiler Exploiting Custom Instructions and Data Parallelism
journal: {ACM} Trans. Embed. Comput. Syst.
title: A Locality Optimizer for Loop-dominated Applications Based on Reuse Distance Analysis
journal: {ACM} Trans. Design Autom. Electr. Syst.
title: A {MATLAB} Vectorizing Compiler Targeting Application-Specific Instruction Set Processors
journal: {ACM} Trans. Design Autom. Electr. Syst.
title: Early Evaluation of Implementation Alternatives of Composite Data Structures Toward Maintainability
journal: {ACM} Trans. Softw. Eng. Methodol.
title: An early memory hierarchy evaluation simulator for multimedia applications
journal: Microprocess. Microsystems
title: Compiling Scilab to high performance embedded multicore systems
journal: Microprocess. Microsystems
title: Dynamic source code analysis for memory hierarchy optimization in multimedia applications
booktitle: 2013 Conference on Design and Architectures for Signal and Image Processing, Cagliari, Italy, October 8-10, 2013
title: The HercuLeS high-level synthesis environment
booktitle: 23rd International Conference on Field programmable Logic and Applications, {FPL} 2013, Porto, Portugal, September 2-4, 2013
title: Automated Synthesis of FSMD-Based Accelerators for Hardware Compilation
booktitle: 23rd {IEEE} International Conference on Application-Specific Systems, Architectures and Processors, {ASAP} 2012, Delft, The Netherlands, July 9-11, 2012
title: Design of fixed-point rounding operators for the {VHDL-2008} standard
booktitle: Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, {DASIP} 2012, Karlsruhe, Germany, October 23-25, 2012
title: {MEMSCOPT:} {A} source-to-source compiler for dynamic code analysis and loop transformations
booktitle: Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, {DASIP} 2012, Karlsruhe, Germany, October 23-25, 2012
title: {XMSIM:} {A} tool for early memory hierarchy evaluation
booktitle: Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, {DASIP} 2012, Karlsruhe, Germany, October 23-25, 2012
title: From Scilab to High Performance Embedded Multicore Systems: The {ALMA} Approach
booktitle: 15th Euromicro Conference on Digital System Design, {DSD} 2012, Cesme, Izmir, Turkey, September 5-8, 2012
title: From Scilab to multicore embedded systems: Algorithms and methodologies
booktitle: 2012 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, {SAMOS} XII, Samos, Greece, July 16-19, 2012
title: Compiling C-like Languages to {FPGA} Hardware: Some Novel Approaches Targeting Data Memory Organization
journal: Comput. J.
title: {VLSI} 2010 Annual Symposium - Selected papers
title: Efficient Hardware Looping Units for FPGAs
booktitle: {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2010, 5-7 July 2010, Lixouri Kefalonia, Greece
title: {XMSIM:} Extensible Memory Simulator for Early Memory Hierarchy Evaluation
booktitle: {VLSI} 2010 Annual Symposium - Selected papers
title: {XMSIM:} EXtensible Memory SIMulator for Early Memory Hierarchy Evaluation
booktitle: {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2010, 5-7 July 2010, Lixouri Kefalonia, Greece
title: System Level Design of Complex Hardware Applications Using ImpulseC
booktitle: {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2010, 5-7 July 2010, Lixouri Kefalonia, Greece
title: Data-reuse exploration under an on-chip memory constraint for low-power FPGA-based systems
journal: {IET} Comput. Digit. Tech.
title: Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: {A} Geometric Programming Framework
journal: {IEEE} Trans. Comput. Aided Des. Integr. Circuits Syst.
title: Outer Loop Pipelining for Application Specific Datapaths in FPGAs
journal: {IEEE} Trans. Very Large Scale Integr. Syst.
title: Implementation and Comparison of the 5/3 Lifting 2D Discrete Wavelet Transform Computation Schedules on FPGAs
journal: J. Signal Process. Syst.
title: Combining data reuse exploitationwith data-level parallelization for {FPGA} targeted hardware compilation: {A} geometric programming framework
booktitle: {FPL} 2008, International Conference on Field Programmable Logic and Applications, Heidelberg, Germany, 8-10 September 2008
title: Implementation of Wireless Communications Systems on FPGA-Based Platforms
journal: {EURASIP} J. Embed. Syst.
title: Data Reuse Exploration for {FPGA} Based Platforms Applied to the Full Search Motion Estimation Algorithm
booktitle: Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), Madrid, Spain, August 28-30, 2006
title: System Level Architecture Exploration for Reconfigurable Systems On Chip
booktitle: Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), Madrid, Spain, August 28-30, 2006
title: {FPGA} Based Acceleration of the Linpack Benchmark: {A} High Level Code Transformation Approach
booktitle: Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), Madrid, Spain, August 28-30, 2006
title: Execution time comparison of lifting-based 2D wavelet transforms implementations on a {VLIW} {DSP}
booktitle: International Symposium on Circuits and Systems {(ISCAS} 2006), 21-24 May 2006, Island of Kos, Greece
title: Embedded System Design Using Formal Model Refinement: An Approach Based on the Combined Use of {UML} and the {B} Language
journal: Des. Autom. Embed. Syst.
title: Combined Application of Data Transfer and Storage Optimizing Transformations and Subword Parallelism Exploitation for Power Consumption and Execution Time Reduction in {VLIW} Multimedia Processors
journal: J. {VLSI} Signal Process.
title: SystemC and OCAPI-xl Based System-Level Design for Reconfigurable Systems-on-Chip
booktitle: Forum on specification and Design Languages, {FDL} 2004, September 14-17, 2004, Lille, France, Proceedings
title: A reusable {IP} {FFT} core for {DSP} applications
booktitle: Proceedings of the 2004 International Symposium on Circuits and Systems, {ISCAS} 2004, Vancouver, BC, Canada, May 23-26, 2004
title: Systematic Application of Data Transfer and Storage Optimizing Code Transformations for Power Consumption and Execution Time Reduction in {ACROPOLIS:} {A} Pre-Compiler for Multimedia Applications
journal: Des. Autom. Embed. Syst.
title: Realization of wireless multimedia communication systems on reconfigurable platforms
journal: J. Syst. Archit.
title: Power efficient data path synthesis of sum-of-products computations
journal: {IEEE} Trans. Very Large Scale Integr. Syst.
title: High-Level Cache Modeling for 2-D Discrete Wavelet Transform Implementations
journal: J. {VLSI} Signal Process.
title: System-Level Modeling of Dynamically Reconfigurable Hardware with SystemC
booktitle: 17th International Parallel and Distributed Processing Symposium {(IPDPS} 2003), 22-26 April 2003, Nice, France, CD-ROM/Abstracts Proceedings
title: Memory accesses reordering for interconnect power reduction in sum-of-products computations
journal: {IEEE} Trans. Signal Process.
title: A systematic methodology for the application of data transfer and storage optimizing code transformations for power consumption and execution time reduction in realizations of multimedia algorithms on programmable processors
journal: {IEEE} Trans. Very Large Scale Integr. Syst.
title: Power Efficient Hierarchical Scheduling for {DSP} Transformations
journal: {VLSI} Design
title: Energy Minimization Under Area and Performance Constraints for Multimedia Applications Realized on Embedded Cores
journal: {VLSI} Design
title: Cache misses and energy-dissipation results for {JPEG-2000} filtering
booktitle: 14th International Conference on Digital Signal Processing, {DSP} 2002, Santorini, Greece, July 1-3, 2002
title: Memory hierarchy layer assignment for data re-use exploitation in multimedia algorithms realized on predefined processor architectures
booktitle: Proceedings of the 2001 8th {IEEE} International Conference on Electronics, Circuits and Systems, {ICECS} 2001, Malta, September 2-5, 2001
title: Low power architectures for digital signal processing
journal: J. Syst. Archit.
title: A Specification Refinement Methodology for Power Efficient Partitioning of Data-Dominated Algorithms Within Performance Constraints
journal: J. {VLSI} Signal Process.
title: Development of a power efficient image coding algorithm based on integer wavelet transform
booktitle: Proceedings of the 2000 7th {IEEE} International Conference on Electronics, Circuits and Systems, {ICECS} 2000, Jounieh, Lebanon, December 17-20, 2000
title: Strategy for power efficient combined task and data parallelism exploration illustrated on a {QSDPCM} video codec
journal: J. Syst. Archit.
title: Strategy for power-efficient design of parallel systems
journal: {IEEE} Trans. Very Large Scale Integr. Syst.
title: Novel techniques for bus power consumption reduction in realizations of sum-of-product computation
journal: {IEEE} Trans. Very Large Scale Integr. Syst.
title: Computation Reordering: {A} Novel Transformation for Low Power {DSP} Synthesis
journal: {VLSI} Design
title: System-level power optimizing data-flow transformations for multimedia applications realized on programmable multimedia processors
booktitle: 6th {IEEE} International Conference on Electronics, Circuits and Systems, {ICECS} 1999, Pafos, Cyprus, September 5-8, 1999
title: Power exploration of multimedia applications realized on embedded cores
booktitle: Proceedings of the 1999 International Symposium on Circuits and Systems, {ISCAS} 1999, Orlando, Florida, USA, May 30 - June 2, 1999
title: Low power synthesis of sum-of-product computation in {DSP} algorithms
booktitle: Proceedings of the 1999 International Symposium on Circuits and Systems, {ISCAS} 1999, Orlando, Florida, USA, May 30 - June 2, 1999
title: A novel algorithm for low-power image and video coding
journal: {IEEE} Trans. Circuits Syst. Video Technol.
title: Trade-Off Analysis of a Low-Power Image Coding Algorithm
journal: J. {VLSI} Signal Process.
title: Low-power implementation of discrete wavelet transform
booktitle: 9th European Signal Processing Conference, {EUSIPCO} 1998, Island of Rhodes, Greece, 8-11 September, 1998
title: Novel codebook generation algorithms for vector quantization image compression
booktitle: Proceedings of the 1998 {IEEE} International Conference on Acoustics, Speech and Signal Processing, {ICASSP} '98, Seattle, Washington, USA, May 12-15, 1998
title: A parallel image compression scheme based on fractal coding and vector quantization
booktitle: Proceedings of Third International Conference on Electronics, Circuits, and Systems, {ICECS} 1996, Rodos, Greece, October 13-16, 1996
title: Low-power image decoding using fractals
booktitle: Proceedings of Third International Conference on Electronics, Circuits, and Systems, {ICECS} 1996, Rodos, Greece, October 13-16, 1996
