Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov  1 15:45:06 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ADC_CONTROL_TOP_timing_summary_routed.rpt -pb ADC_CONTROL_TOP_timing_summary_routed.pb -rpx ADC_CONTROL_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ADC_CONTROL_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree        1           
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: EXT_TEST_ACQUIRE_START (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/clks_done_reg__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_3_45ns/active_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_3_45ns/done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.098        0.000                      0                   51        0.139        0.000                      0                   51        2.000        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
MASTER_CLK_IN         {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clk_out2_clk_wiz_0  {0.000 24.150}       50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MASTER_CLK_IN                                                                                                                                                          16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.471        0.000                      0                   16        0.139        0.000                      0                   16        2.000        0.000                       0                    15  
  clk_out2_clk_wiz_0       22.176        0.000                      0                   34        0.203        0.000                      0                   34       23.650        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        1.098        0.000                      0                    1        0.222        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0       21.466        0.000                      0                    1       26.158        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MASTER_CLK_IN
  To Clock:  MASTER_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MASTER_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MASTER_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 pulse_gen_3_45ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.718ns (34.854%)  route 1.342ns (65.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    -0.872    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419    -0.453 r  pulse_gen_3_45ns/count_reg[1]/Q
                         net (fo=6, routed)           0.730     0.277    pulse_gen_3_45ns/count_reg[1]
    SLICE_X65Y86         LUT4 (Prop_lut4_I0_O)        0.299     0.576 r  pulse_gen_3_45ns/count[3]_i_2/O
                         net (fo=4, routed)           0.612     1.188    pulse_gen_3_45ns/count[3]_i_2_n_0
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504     3.528    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C
                         clock pessimism              0.600     4.128    
                         clock uncertainty           -0.264     3.864    
    SLICE_X65Y86         FDRE (Setup_fdre_C_CE)      -0.205     3.659    pulse_gen_3_45ns/count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.659    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 pulse_gen_3_45ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.718ns (34.854%)  route 1.342ns (65.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    -0.872    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419    -0.453 r  pulse_gen_3_45ns/count_reg[1]/Q
                         net (fo=6, routed)           0.730     0.277    pulse_gen_3_45ns/count_reg[1]
    SLICE_X65Y86         LUT4 (Prop_lut4_I0_O)        0.299     0.576 r  pulse_gen_3_45ns/count[3]_i_2/O
                         net (fo=4, routed)           0.612     1.188    pulse_gen_3_45ns/count[3]_i_2_n_0
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504     3.528    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
                         clock pessimism              0.600     4.128    
                         clock uncertainty           -0.264     3.864    
    SLICE_X65Y86         FDRE (Setup_fdre_C_CE)      -0.205     3.659    pulse_gen_3_45ns/count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.659    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 pulse_gen_3_45ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.718ns (34.854%)  route 1.342ns (65.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    -0.872    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419    -0.453 r  pulse_gen_3_45ns/count_reg[1]/Q
                         net (fo=6, routed)           0.730     0.277    pulse_gen_3_45ns/count_reg[1]
    SLICE_X65Y86         LUT4 (Prop_lut4_I0_O)        0.299     0.576 r  pulse_gen_3_45ns/count[3]_i_2/O
                         net (fo=4, routed)           0.612     1.188    pulse_gen_3_45ns/count[3]_i_2_n_0
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504     3.528    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/C
                         clock pessimism              0.600     4.128    
                         clock uncertainty           -0.264     3.864    
    SLICE_X65Y86         FDRE (Setup_fdre_C_CE)      -0.205     3.659    pulse_gen_3_45ns/count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.659    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 pulse_gen_3_45ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.718ns (34.854%)  route 1.342ns (65.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    -0.872    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419    -0.453 r  pulse_gen_3_45ns/count_reg[1]/Q
                         net (fo=6, routed)           0.730     0.277    pulse_gen_3_45ns/count_reg[1]
    SLICE_X65Y86         LUT4 (Prop_lut4_I0_O)        0.299     0.576 r  pulse_gen_3_45ns/count[3]_i_2/O
                         net (fo=4, routed)           0.612     1.188    pulse_gen_3_45ns/count[3]_i_2_n_0
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504     3.528    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[3]/C
                         clock pessimism              0.600     4.128    
                         clock uncertainty           -0.264     3.864    
    SLICE_X65Y86         FDRE (Setup_fdre_C_CE)      -0.205     3.659    pulse_gen_3_45ns/count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.659    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 pulse_gen_2_35ns/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.642ns (31.595%)  route 1.390ns (68.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 3.530 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.623    -0.870    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.352 r  pulse_gen_2_35ns/active_reg/Q
                         net (fo=2, routed)           1.390     1.038    pulse_gen_2_35ns/active
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.162 r  pulse_gen_2_35ns/active_i_1/O
                         net (fo=1, routed)           0.000     1.162    pulse_gen_2_35ns/active_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.506     3.530    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/active_reg/C
                         clock pessimism              0.600     4.130    
                         clock uncertainty           -0.264     3.866    
    SLICE_X64Y88         FDRE (Setup_fdre_C_D)        0.077     3.943    pulse_gen_2_35ns/active_reg
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 pulse_gen_3_45ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.746ns (40.709%)  route 1.087ns (59.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    -0.872    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419    -0.453 r  pulse_gen_3_45ns/count_reg[1]/Q
                         net (fo=6, routed)           1.087     0.633    pulse_gen_3_45ns/count_reg[1]
    SLICE_X65Y86         LUT2 (Prop_lut2_I1_O)        0.327     0.960 r  pulse_gen_3_45ns/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.960    pulse_gen_3_45ns/p_0_in__1[1]
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504     3.528    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
                         clock pessimism              0.600     4.128    
                         clock uncertainty           -0.264     3.864    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.075     3.939    pulse_gen_3_45ns/count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 pulse_gen_3_45ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.718ns (40.588%)  route 1.051ns (59.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    -0.872    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419    -0.453 r  pulse_gen_3_45ns/count_reg[1]/Q
                         net (fo=6, routed)           1.051     0.598    pulse_gen_3_45ns/count_reg[1]
    SLICE_X65Y86         LUT3 (Prop_lut3_I1_O)        0.299     0.897 r  pulse_gen_3_45ns/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.897    pulse_gen_3_45ns/p_0_in__1[2]
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504     3.528    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/C
                         clock pessimism              0.600     4.128    
                         clock uncertainty           -0.264     3.864    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.031     3.895    pulse_gen_3_45ns/count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.895    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 pulse_gen_3_45ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.744ns (41.448%)  route 1.051ns (58.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    -0.872    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419    -0.453 r  pulse_gen_3_45ns/count_reg[1]/Q
                         net (fo=6, routed)           1.051     0.598    pulse_gen_3_45ns/count_reg[1]
    SLICE_X65Y86         LUT4 (Prop_lut4_I0_O)        0.325     0.923 r  pulse_gen_3_45ns/count[3]_i_3/O
                         net (fo=1, routed)           0.000     0.923    pulse_gen_3_45ns/p_0_in__1[3]
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504     3.528    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[3]/C
                         clock pessimism              0.600     4.128    
                         clock uncertainty           -0.264     3.864    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.075     3.939    pulse_gen_3_45ns/count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 pulse_gen_3_45ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.718ns (44.382%)  route 0.900ns (55.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    -0.872    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419    -0.453 r  pulse_gen_3_45ns/count_reg[1]/Q
                         net (fo=6, routed)           0.900     0.447    pulse_gen_3_45ns/count_reg[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I0_O)        0.299     0.746 r  pulse_gen_3_45ns/active_i_1__0/O
                         net (fo=1, routed)           0.000     0.746    pulse_gen_3_45ns/active_i_1__0_n_0
    SLICE_X64Y86         FDRE                                         r  pulse_gen_3_45ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504     3.528    pulse_gen_3_45ns/CLK
    SLICE_X64Y86         FDRE                                         r  pulse_gen_3_45ns/active_reg/C
                         clock pessimism              0.578     4.106    
                         clock uncertainty           -0.264     3.842    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)        0.081     3.923    pulse_gen_3_45ns/active_reg
  -------------------------------------------------------------------
                         required time                          3.923    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 pulse_gen_2_35ns/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.779ns (53.082%)  route 0.689ns (46.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 3.530 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.623    -0.870    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.392 f  pulse_gen_2_35ns/count_reg[2]/Q
                         net (fo=4, routed)           0.689     0.296    pulse_gen_2_35ns/count[2]
    SLICE_X64Y88         LUT4 (Prop_lut4_I1_O)        0.301     0.597 r  pulse_gen_2_35ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.597    pulse_gen_2_35ns/count[0]_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.506     3.530    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C
                         clock pessimism              0.600     4.130    
                         clock uncertainty           -0.264     3.866    
    SLICE_X64Y88         FDRE (Setup_fdre_C_D)        0.081     3.947    pulse_gen_2_35ns/count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.947    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  3.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pulse_gen_3_45ns/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.575    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  pulse_gen_3_45ns/count_reg[2]/Q
                         net (fo=5, routed)           0.087    -0.347    pulse_gen_3_45ns/count_reg[2]
    SLICE_X64Y86         LUT5 (Prop_lut5_I1_O)        0.045    -0.302 r  pulse_gen_3_45ns/done_i_1__1/O
                         net (fo=1, routed)           0.000    -0.302    pulse_gen_3_45ns/done_i_1__1_n_0
    SLICE_X64Y86         FDRE                                         r  pulse_gen_3_45ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.812    pulse_gen_3_45ns/CLK
    SLICE_X64Y86         FDRE                                         r  pulse_gen_3_45ns/done_reg/C
                         clock pessimism              0.250    -0.562    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.121    -0.441    pulse_gen_3_45ns/done_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pulse_gen_3_45ns/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.575    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pulse_gen_3_45ns/count_reg[0]/Q
                         net (fo=7, routed)           0.135    -0.298    pulse_gen_3_45ns/count_reg[0]
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  pulse_gen_3_45ns/active_i_1__0/O
                         net (fo=1, routed)           0.000    -0.253    pulse_gen_3_45ns/active_i_1__0_n_0
    SLICE_X64Y86         FDRE                                         r  pulse_gen_3_45ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.812    pulse_gen_3_45ns/CLK
    SLICE_X64Y86         FDRE                                         r  pulse_gen_3_45ns/active_reg/C
                         clock pessimism              0.250    -0.562    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.121    -0.441    pulse_gen_3_45ns/active_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 adc_ctrl1/clks_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/clks_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.575    adc_ctrl1/CLK
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/clks_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  adc_ctrl1/clks_start_reg/Q
                         net (fo=2, routed)           0.175    -0.236    adc_ctrl1/clks_start
    SLICE_X64Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.191 r  adc_ctrl1/clks_start_i_1/O
                         net (fo=1, routed)           0.000    -0.191    adc_ctrl1/clks_start_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/clks_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.812    adc_ctrl1/CLK
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/clks_start_reg/C
                         clock pessimism              0.237    -0.575    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.120    -0.455    adc_ctrl1/clks_start_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 pulse_gen_3_45ns/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.742%)  route 0.200ns (52.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.575    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pulse_gen_3_45ns/count_reg[0]/Q
                         net (fo=7, routed)           0.200    -0.233    pulse_gen_3_45ns/count_reg[0]
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.042    -0.191 r  pulse_gen_3_45ns/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.191    pulse_gen_3_45ns/p_0_in__1[1]
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.812    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.107    -0.468    pulse_gen_3_45ns/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 pulse_gen_3_45ns/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.184ns (47.630%)  route 0.202ns (52.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.575    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pulse_gen_3_45ns/count_reg[0]/Q
                         net (fo=7, routed)           0.202    -0.231    pulse_gen_3_45ns/count_reg[0]
    SLICE_X65Y86         LUT4 (Prop_lut4_I1_O)        0.043    -0.188 r  pulse_gen_3_45ns/count[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.188    pulse_gen_3_45ns/p_0_in__1[3]
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.812    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[3]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.107    -0.468    pulse_gen_3_45ns/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 pulse_gen_3_45ns/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.147%)  route 0.200ns (51.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.575    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  pulse_gen_3_45ns/count_reg[0]/Q
                         net (fo=7, routed)           0.200    -0.233    pulse_gen_3_45ns/count_reg[0]
    SLICE_X65Y86         LUT1 (Prop_lut1_I0_O)        0.045    -0.188 r  pulse_gen_3_45ns/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.188    pulse_gen_3_45ns/p_0_in__1[0]
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.812    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.091    -0.484    pulse_gen_3_45ns/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 pulse_gen_3_45ns/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.899%)  route 0.202ns (52.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.575    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pulse_gen_3_45ns/count_reg[0]/Q
                         net (fo=7, routed)           0.202    -0.231    pulse_gen_3_45ns/count_reg[0]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.045    -0.186 r  pulse_gen_3_45ns/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    pulse_gen_3_45ns/p_0_in__1[2]
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.812    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.092    -0.483    pulse_gen_3_45ns/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 pulse_gen_2_35ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.210ns (48.503%)  route 0.223ns (51.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.573    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  pulse_gen_2_35ns/count_reg[1]/Q
                         net (fo=5, routed)           0.223    -0.186    pulse_gen_2_35ns/count[1]
    SLICE_X64Y88         LUT4 (Prop_lut4_I2_O)        0.046    -0.140 r  pulse_gen_2_35ns/done_i_1__0/O
                         net (fo=1, routed)           0.000    -0.140    pulse_gen_2_35ns/done_i_1__0_n_0
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.861    -0.809    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/done_reg/C
                         clock pessimism              0.236    -0.573    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.131    -0.442    pulse_gen_2_35ns/done_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 pulse_gen_2_35ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.384%)  route 0.223ns (51.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.573    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.409 f  pulse_gen_2_35ns/count_reg[1]/Q
                         net (fo=5, routed)           0.223    -0.186    pulse_gen_2_35ns/count[1]
    SLICE_X64Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.141 r  pulse_gen_2_35ns/active_i_1/O
                         net (fo=1, routed)           0.000    -0.141    pulse_gen_2_35ns/active_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.861    -0.809    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/active_reg/C
                         clock pessimism              0.236    -0.573    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.120    -0.453    pulse_gen_2_35ns/active_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 pulse_gen_2_35ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.573    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  pulse_gen_2_35ns/count_reg[1]/Q
                         net (fo=5, routed)           0.232    -0.177    pulse_gen_2_35ns/count[1]
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.045    -0.132 r  pulse_gen_2_35ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    pulse_gen_2_35ns/count[1]_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.861    -0.809    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.121    -0.452    pulse_gen_2_35ns/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    your_instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y86     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y86     adc_ctrl1/clks_start_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y88     pulse_gen_2_35ns/active_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y88     pulse_gen_2_35ns/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y88     pulse_gen_2_35ns/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y88     pulse_gen_2_35ns/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y88     pulse_gen_2_35ns/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y86     pulse_gen_3_45ns/active_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y86     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y86     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y86     adc_ctrl1/clks_start_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y86     adc_ctrl1/clks_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y88     pulse_gen_2_35ns/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y88     pulse_gen_2_35ns/active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y88     pulse_gen_2_35ns/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y88     pulse_gen_2_35ns/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y88     pulse_gen_2_35ns/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y88     pulse_gen_2_35ns/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y86     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y86     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y86     adc_ctrl1/clks_start_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y86     adc_ctrl1/clks_start_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y88     pulse_gen_2_35ns/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y88     pulse_gen_2_35ns/active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y88     pulse_gen_2_35ns/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y88     pulse_gen_2_35ns/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y88     pulse_gen_2_35ns/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X64Y88     pulse_gen_2_35ns/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.176ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/stop_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.150ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.718ns (45.301%)  route 0.867ns (54.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 22.678 - 24.150 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.622    -0.871    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419    -0.452 r  pulse_gen_1_SDACLK/count_reg[2]/Q
                         net (fo=6, routed)           0.867     0.415    pulse_gen_1_SDACLK/count_reg[2]
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.299     0.714 r  pulse_gen_1_SDACLK/stop0/O
                         net (fo=1, routed)           0.000     0.714    pulse_gen_1_SDACLK/stop0_n_0
    SLICE_X62Y86         FDCE                                         r  pulse_gen_1_SDACLK/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    25.555 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.717    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    19.496 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    21.083    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.174 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.504    22.678    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         FDCE                                         r  pulse_gen_1_SDACLK/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.575    23.253    
                         clock uncertainty           -0.395    22.858    
    SLICE_X62Y86         FDCE (Setup_fdce_C_D)        0.032    22.890    pulse_gen_1_SDACLK/stop_reg
  -------------------------------------------------------------------
                         required time                         22.890    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                 22.176    

Slack (MET) :             22.203ns  (required time - arrival time)
  Source:                 adc_ctrl1/clks_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/clks_done_reg__0/D
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.150ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.518ns (40.677%)  route 0.755ns (59.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 23.817 - 24.150 ) 
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.285    -0.208    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.084 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.695     0.611    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X64Y85         FDRE                                         r  adc_ctrl1/clks_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518     1.129 r  adc_ctrl1/clks_done_reg/Q
                         net (fo=1, routed)           0.755     1.884    adc_ctrl1/clks_done_reg__1
    SLICE_X63Y85         FDSE                                         r  adc_ctrl1/clks_done_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    25.555 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.717    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    19.496 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    21.083    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.174 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.035    23.209    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.100    23.309 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.508    23.817    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDSE                                         r  adc_ctrl1/clks_done_reg__0/C  (IS_INVERTED)
                         clock pessimism              0.756    24.573    
                         clock uncertainty           -0.395    24.179    
    SLICE_X63Y85         FDSE (Setup_fdse_C_D)       -0.092    24.087    adc_ctrl1/clks_done_reg__0
  -------------------------------------------------------------------
                         required time                         24.087    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 22.203    

Slack (MET) :             22.352ns  (required time - arrival time)
  Source:                 adc_ctrl1/reset_acquisition_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/reset_acquisition_reg__0/D
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.150ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.478ns (50.056%)  route 0.477ns (49.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 23.817 - 24.150 ) 
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.285    -0.208    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.084 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.695     0.611    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X64Y85         FDRE                                         r  adc_ctrl1/reset_acquisition_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     1.089 r  adc_ctrl1/reset_acquisition_reg/Q
                         net (fo=1, routed)           0.477     1.566    adc_ctrl1/reset_acquisition_reg__1
    SLICE_X63Y85         FDSE                                         r  adc_ctrl1/reset_acquisition_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    25.555 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.717    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    19.496 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    21.083    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.174 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.035    23.209    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.100    23.309 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.508    23.817    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDSE                                         r  adc_ctrl1/reset_acquisition_reg__0/C  (IS_INVERTED)
                         clock pessimism              0.756    24.573    
                         clock uncertainty           -0.395    24.179    
    SLICE_X63Y85         FDSE (Setup_fdse_C_D)       -0.261    23.918    adc_ctrl1/reset_acquisition_reg__0
  -------------------------------------------------------------------
                         required time                         23.918    
                         arrival time                          -1.566    
  -------------------------------------------------------------------
                         slack                                 22.352    

Slack (MET) :             22.455ns  (required time - arrival time)
  Source:                 adc_ctrl1/serial_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/serial_clk_count_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.150ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.419ns (39.544%)  route 0.641ns (60.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 23.817 - 24.150 ) 
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.285    -0.208    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.084 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.585     0.500    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.419     0.919 r  adc_ctrl1/serial_clk_count_reg[2]/Q
                         net (fo=1, routed)           0.641     1.560    adc_ctrl1/serial_clk_count_reg[2]
    SLICE_X63Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    25.555 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.717    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    19.496 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    21.083    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.174 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.035    23.209    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.100    23.309 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.508    23.817    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[2]__0/C  (IS_INVERTED)
                         clock pessimism              0.811    24.628    
                         clock uncertainty           -0.395    24.234    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)       -0.219    24.015    adc_ctrl1/serial_clk_count_reg[2]__0
  -------------------------------------------------------------------
                         required time                         24.015    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                 22.455    

Slack (MET) :             22.529ns  (required time - arrival time)
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/serial_clk_count_reg[0]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.150ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.518ns (54.566%)  route 0.431ns (45.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 23.817 - 24.150 ) 
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.285    -0.208    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.084 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.695     0.611    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X64Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518     1.129 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=1, routed)           0.431     1.560    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X63Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    25.555 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.717    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    19.496 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    21.083    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.174 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.035    23.209    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.100    23.309 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.508    23.817    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[0]__0/C  (IS_INVERTED)
                         clock pessimism              0.756    24.573    
                         clock uncertainty           -0.395    24.179    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)       -0.090    24.089    adc_ctrl1/serial_clk_count_reg[0]__0
  -------------------------------------------------------------------
                         required time                         24.089    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                 22.529    

Slack (MET) :             22.548ns  (required time - arrival time)
  Source:                 adc_ctrl1/stop_adc_control_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/stop_adc_control_reg__0/D
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.150ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.478ns (59.305%)  route 0.328ns (40.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 23.817 - 24.150 ) 
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.285    -0.208    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.084 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.695     0.611    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X64Y85         FDRE                                         r  adc_ctrl1/stop_adc_control_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     1.089 r  adc_ctrl1/stop_adc_control_reg/Q
                         net (fo=1, routed)           0.328     1.417    adc_ctrl1/stop_adc_control_reg__1
    SLICE_X63Y85         FDSE                                         r  adc_ctrl1/stop_adc_control_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    25.555 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.717    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    19.496 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    21.083    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.174 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.035    23.209    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.100    23.309 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.508    23.817    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDSE                                         r  adc_ctrl1/stop_adc_control_reg__0/C  (IS_INVERTED)
                         clock pessimism              0.756    24.573    
                         clock uncertainty           -0.395    24.179    
    SLICE_X63Y85         FDSE (Setup_fdse_C_D)       -0.214    23.965    adc_ctrl1/stop_adc_control_reg__0
  -------------------------------------------------------------------
                         required time                         23.965    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                 22.548    

Slack (MET) :             22.577ns  (required time - arrival time)
  Source:                 adc_ctrl1/serial_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/serial_clk_count_reg[1]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.150ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.717%)  route 0.611ns (57.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 23.817 - 24.150 ) 
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.285    -0.208    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.084 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.585     0.500    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     0.956 r  adc_ctrl1/serial_clk_count_reg[1]/Q
                         net (fo=1, routed)           0.611     1.568    adc_ctrl1/serial_clk_count_reg[1]
    SLICE_X63Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    25.555 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.717    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    19.496 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    21.083    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.174 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.035    23.209    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.100    23.309 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.508    23.817    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[1]__0/C  (IS_INVERTED)
                         clock pessimism              0.811    24.628    
                         clock uncertainty           -0.395    24.234    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)       -0.089    24.145    adc_ctrl1/serial_clk_count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         24.145    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                 22.577    

Slack (MET) :             22.597ns  (required time - arrival time)
  Source:                 adc_ctrl1/serial_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/serial_clk_count_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.150ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.310%)  route 0.622ns (57.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 23.817 - 24.150 ) 
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.285    -0.208    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.084 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.585     0.500    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     0.956 r  adc_ctrl1/serial_clk_count_reg[3]/Q
                         net (fo=1, routed)           0.622     1.578    adc_ctrl1/serial_clk_count_reg[3]
    SLICE_X63Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    25.555 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.717    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    19.496 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    21.083    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.174 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.035    23.209    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.100    23.309 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.508    23.817    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[3]__0/C  (IS_INVERTED)
                         clock pessimism              0.811    24.628    
                         clock uncertainty           -0.395    24.234    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)       -0.059    24.175    adc_ctrl1/serial_clk_count_reg[3]__0
  -------------------------------------------------------------------
                         required time                         24.175    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                 22.597    

Slack (MET) :             22.667ns  (required time - arrival time)
  Source:                 adc_ctrl1/serial_clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/serial_clk_count_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.150ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.456ns (44.433%)  route 0.570ns (55.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 23.817 - 24.150 ) 
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.285    -0.208    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.124    -0.084 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.585     0.500    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     0.956 r  adc_ctrl1/serial_clk_count_reg[4]/Q
                         net (fo=1, routed)           0.570     1.527    adc_ctrl1/serial_clk_count_reg[4]
    SLICE_X63Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    25.555 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.717    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    19.496 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    21.083    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.174 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.035    23.209    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.100    23.309 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.508    23.817    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[4]__0/C  (IS_INVERTED)
                         clock pessimism              0.811    24.628    
                         clock uncertainty           -0.395    24.234    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)       -0.040    24.194    adc_ctrl1/serial_clk_count_reg[4]__0
  -------------------------------------------------------------------
                         required time                         24.194    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                 22.667    

Slack (MET) :             23.471ns  (required time - arrival time)
  Source:                 adc_ctrl1/serial_clk_count_reg[4]__0/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/clks_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.850ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 fall@24.150ns)
  Data Path Delay:        2.075ns  (logic 0.719ns (34.656%)  route 1.356ns (65.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.242ns = ( 49.757 - 50.000 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 24.650 - 24.150 ) 
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    25.626 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    26.859    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    19.894 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    21.561    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    21.657 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.285    23.941    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.124    24.065 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.585    24.650    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[4]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.422    25.072 r  adc_ctrl1/serial_clk_count_reg[4]__0/Q
                         net (fo=9, routed)           1.356    26.428    adc_ctrl1/serial_clk_count[4]
    SLICE_X64Y85         LUT3 (Prop_lut3_I1_O)        0.297    26.725 r  adc_ctrl1/clks_done_i_1/O
                         net (fo=1, routed)           0.000    26.725    adc_ctrl1/clks_done_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  adc_ctrl1/clks_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.035    49.059    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.100    49.159 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.598    49.757    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X64Y85         FDRE                                         r  adc_ctrl1/clks_done_reg/C
                         clock pessimism              0.756    50.513    
                         clock uncertainty           -0.395    50.119    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)        0.077    50.196    adc_ctrl1/clks_done_reg
  -------------------------------------------------------------------
                         required time                         50.196    
                         arrival time                         -26.725    
  -------------------------------------------------------------------
                         slack                                 23.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.590    -0.574    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  pulse_gen_1_SDACLK/count_reg[1]/Q
                         net (fo=7, routed)           0.121    -0.312    pulse_gen_1_SDACLK/count_reg[1]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.045    -0.267 r  pulse_gen_1_SDACLK/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.267    pulse_gen_1_SDACLK/count[3]_i_1__0_n_0
    SLICE_X62Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.859    -0.811    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C
                         clock pessimism              0.250    -0.561    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.091    -0.470    pulse_gen_1_SDACLK/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.677%)  route 0.181ns (49.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.590    -0.574    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  pulse_gen_1_SDACLK/count_reg[3]/Q
                         net (fo=5, routed)           0.181    -0.252    pulse_gen_1_SDACLK/count_reg[3]
    SLICE_X63Y86         LUT5 (Prop_lut5_I3_O)        0.045    -0.207 r  pulse_gen_1_SDACLK/done_i_1/O
                         net (fo=1, routed)           0.000    -0.207    pulse_gen_1_SDACLK/done_i_1_n_0
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.858    -0.812    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/C
                         clock pessimism              0.252    -0.560    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.092    -0.468    pulse_gen_1_SDACLK/done_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.815%)  route 0.180ns (49.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.590    -0.574    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  pulse_gen_1_SDACLK/count_reg[3]/Q
                         net (fo=5, routed)           0.180    -0.253    pulse_gen_1_SDACLK/count_reg[3]
    SLICE_X63Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.208 r  pulse_gen_1_SDACLK/active_i_1__1/O
                         net (fo=1, routed)           0.000    -0.208    pulse_gen_1_SDACLK/active_i_1__1_n_0
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.858    -0.812    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/C
                         clock pessimism              0.252    -0.560    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.091    -0.469    pulse_gen_1_SDACLK/active_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.185ns (40.088%)  route 0.276ns (59.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.590    -0.574    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  pulse_gen_1_SDACLK/count_reg[0]/Q
                         net (fo=8, routed)           0.276    -0.156    pulse_gen_1_SDACLK/count_reg[0]
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.044    -0.112 r  pulse_gen_1_SDACLK/count[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.112    pulse_gen_1_SDACLK/p_0_in__0[2]
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.859    -0.811    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.107    -0.467    pulse_gen_1_SDACLK/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.218%)  route 0.276ns (59.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.590    -0.574    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  pulse_gen_1_SDACLK/count_reg[0]/Q
                         net (fo=8, routed)           0.276    -0.156    pulse_gen_1_SDACLK/count_reg[0]
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.111 r  pulse_gen_1_SDACLK/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    pulse_gen_1_SDACLK/count[0]_i_1_n_0
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.859    -0.811    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.092    -0.482    pulse_gen_1_SDACLK/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.218%)  route 0.276ns (59.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.590    -0.574    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  pulse_gen_1_SDACLK/count_reg[0]/Q
                         net (fo=8, routed)           0.276    -0.156    pulse_gen_1_SDACLK/count_reg[0]
    SLICE_X63Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.111 r  pulse_gen_1_SDACLK/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    pulse_gen_1_SDACLK/p_0_in__0[1]
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.859    -0.811    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.091    -0.483    pulse_gen_1_SDACLK/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.276%)  route 0.357ns (65.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.590    -0.574    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  pulse_gen_1_SDACLK/count_reg[1]/Q
                         net (fo=7, routed)           0.168    -0.264    pulse_gen_1_SDACLK/count_reg[1]
    SLICE_X63Y87         LUT4 (Prop_lut4_I1_O)        0.045    -0.219 r  pulse_gen_1_SDACLK/count[2]_i_2/O
                         net (fo=3, routed)           0.188    -0.031    pulse_gen_1_SDACLK/count[2]_i_2_n_0
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.859    -0.811    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X63Y87         FDRE (Hold_fdre_C_CE)       -0.039    -0.613    pulse_gen_1_SDACLK/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.276%)  route 0.357ns (65.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.590    -0.574    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  pulse_gen_1_SDACLK/count_reg[1]/Q
                         net (fo=7, routed)           0.168    -0.264    pulse_gen_1_SDACLK/count_reg[1]
    SLICE_X63Y87         LUT4 (Prop_lut4_I1_O)        0.045    -0.219 r  pulse_gen_1_SDACLK/count[2]_i_2/O
                         net (fo=3, routed)           0.188    -0.031    pulse_gen_1_SDACLK/count[2]_i_2_n_0
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.859    -0.811    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X63Y87         FDRE (Hold_fdre_C_CE)       -0.039    -0.613    pulse_gen_1_SDACLK/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.276%)  route 0.357ns (65.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.590    -0.574    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  pulse_gen_1_SDACLK/count_reg[1]/Q
                         net (fo=7, routed)           0.168    -0.264    pulse_gen_1_SDACLK/count_reg[1]
    SLICE_X63Y87         LUT4 (Prop_lut4_I1_O)        0.045    -0.219 r  pulse_gen_1_SDACLK/count[2]_i_2/O
                         net (fo=3, routed)           0.188    -0.031    pulse_gen_1_SDACLK/count[2]_i_2_n_0
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.859    -0.811    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X63Y87         FDRE (Hold_fdre_C_CE)       -0.039    -0.613    pulse_gen_1_SDACLK/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 adc_ctrl1/serial_clk_count_reg[1]__0/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/clks_done_reg__0/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 fall@24.150ns)
  Data Path Delay:        0.603ns  (logic 0.191ns (31.665%)  route 0.412ns (68.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.204ns = ( 23.946 - 24.150 ) 
    Source Clock Delay      (SCD):    -0.061ns = ( 24.089 - 24.150 ) 
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    24.394 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    24.834    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    22.472 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    22.960    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    22.986 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.811    23.798    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.045    23.843 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.246    24.089    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[1]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.146    24.235 r  adc_ctrl1/serial_clk_count_reg[1]__0/Q
                         net (fo=5, routed)           0.128    24.363    adc_ctrl1/serial_clk_count[1]
    SLICE_X62Y85         LUT5 (Prop_lut5_I4_O)        0.045    24.408 r  adc_ctrl1/stop_adc_control__0_i_1/O
                         net (fo=8, routed)           0.284    24.692    adc_ctrl1/clks_done
    SLICE_X63Y85         FDSE                                         r  adc_ctrl1/clks_done_reg__0/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    24.582 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.062    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    21.917 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    22.450    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    22.479 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.132    23.611    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.056    23.667 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.279    23.946    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDSE                                         r  adc_ctrl1/clks_done_reg__0/C  (IS_INVERTED)
                         clock pessimism              0.142    24.089    
    SLICE_X63Y85         FDSE (Hold_fdse_C_S)        -0.011    24.078    adc_ctrl1/clks_done_reg__0
  -------------------------------------------------------------------
                         required time                        -24.078    
                         arrival time                          24.692    
  -------------------------------------------------------------------
                         slack                                  0.614    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 24.150 }
Period(ns):         50.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    your_instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X64Y85     adc_ctrl1/clks_done_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X63Y85     adc_ctrl1/clks_done_reg__0/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X64Y85     adc_ctrl1/reset_acquisition_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X63Y85     adc_ctrl1/reset_acquisition_reg__0/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X64Y85     adc_ctrl1/serial_clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X63Y85     adc_ctrl1/serial_clk_count_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X62Y85     adc_ctrl1/serial_clk_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X63Y85     adc_ctrl1/serial_clk_count_reg[1]__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         24.150      23.650     SLICE_X63Y85     adc_ctrl1/clks_done_reg__0/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         24.150      23.650     SLICE_X63Y85     adc_ctrl1/clks_done_reg__0/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         24.150      23.650     SLICE_X63Y85     adc_ctrl1/reset_acquisition_reg__0/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         24.150      23.650     SLICE_X63Y85     adc_ctrl1/reset_acquisition_reg__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X63Y85     adc_ctrl1/serial_clk_count_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X63Y85     adc_ctrl1/serial_clk_count_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X63Y85     adc_ctrl1/serial_clk_count_reg[1]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X63Y85     adc_ctrl1/serial_clk_count_reg[1]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X63Y85     adc_ctrl1/serial_clk_count_reg[2]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X63Y85     adc_ctrl1/serial_clk_count_reg[2]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X64Y85     adc_ctrl1/clks_done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X64Y85     adc_ctrl1/clks_done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X64Y85     adc_ctrl1/reset_acquisition_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X64Y85     adc_ctrl1/reset_acquisition_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X64Y85     adc_ctrl1/serial_clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X64Y85     adc_ctrl1/serial_clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X62Y85     adc_ctrl1/serial_clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X62Y85     adc_ctrl1/serial_clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X62Y85     adc_ctrl1/serial_clk_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         24.150      23.650     SLICE_X62Y85     adc_ctrl1/serial_clk_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/clks_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.580ns (17.777%)  route 2.683ns (82.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.515ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.621    -0.872    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.416 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=2, routed)           2.683     2.266    adc_ctrl1/Pulse_complete
    SLICE_X64Y86         LUT5 (Prop_lut5_I2_O)        0.124     2.390 r  adc_ctrl1/clks_start_i_1/O
                         net (fo=1, routed)           0.000     2.390    adc_ctrl1/clks_start_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/clks_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504     3.528    adc_ctrl1/CLK
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/clks_start_reg/C
                         clock pessimism              0.398     3.926    
                         clock uncertainty           -0.515     3.412    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)        0.077     3.489    adc_ctrl1/clks_start_reg
  -------------------------------------------------------------------
                         required time                          3.489    
                         arrival time                          -2.390    
  -------------------------------------------------------------------
                         slack                                  1.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/clks_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.186ns (15.839%)  route 0.988ns (84.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.515ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.589    -0.575    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  pulse_gen_1_SDACLK/active_reg/Q
                         net (fo=4, routed)           0.988     0.555    adc_ctrl1/output_logic[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I1_O)        0.045     0.600 r  adc_ctrl1/clks_start_i_1/O
                         net (fo=1, routed)           0.000     0.600    adc_ctrl1/clks_start_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/clks_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.812    adc_ctrl1/CLK
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/clks_start_reg/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.515     0.257    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.120     0.377    adc_ctrl1/clks_start_reg
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       26.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.466ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/stop_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.150ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.095%)  route 1.285ns (68.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 22.678 - 24.150 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.621    -0.872    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.416 r  pulse_gen_1_SDACLK/active_reg/Q
                         net (fo=4, routed)           0.704     0.288    pulse_gen_1_SDACLK/active_reg_0[0]
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.412 f  pulse_gen_1_SDACLK/stop_i_1/O
                         net (fo=1, routed)           0.581     0.993    pulse_gen_1_SDACLK/stop_i_1_n_0
    SLICE_X62Y86         FDCE                                         f  pulse_gen_1_SDACLK/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    25.555 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.717    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    19.496 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    21.083    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.174 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.504    22.678    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         FDCE                                         r  pulse_gen_1_SDACLK/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.578    23.256    
                         clock uncertainty           -0.395    22.861    
    SLICE_X62Y86         FDCE (Recov_fdce_C_CLR)     -0.402    22.459    pulse_gen_1_SDACLK/stop_reg
  -------------------------------------------------------------------
                         required time                         22.459    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                 21.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.158ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/stop_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.850ns  (clk_out2_clk_wiz_0 fall@24.150ns - clk_out2_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.511%)  route 0.444ns (70.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns = ( 23.338 - 24.150 ) 
    Source Clock Delay      (SCD):    -0.575ns = ( 49.425 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.395ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    50.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    48.321 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    48.810    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    48.836 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.589    49.425    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141    49.566 r  pulse_gen_1_SDACLK/active_reg/Q
                         net (fo=4, routed)           0.260    49.826    pulse_gen_1_SDACLK/active_reg_0[0]
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.045    49.871 f  pulse_gen_1_SDACLK/stop_i_1/O
                         net (fo=1, routed)           0.184    50.055    pulse_gen_1_SDACLK/stop_i_1_n_0
    SLICE_X62Y86         FDCE                                         f  pulse_gen_1_SDACLK/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    24.582 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.062    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    21.917 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    22.450    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    22.479 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.858    23.338    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         FDCE                                         r  pulse_gen_1_SDACLK/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.250    23.588    
                         clock uncertainty            0.395    23.983    
    SLICE_X62Y86         FDCE (Remov_fdce_C_CLR)     -0.085    23.898    pulse_gen_1_SDACLK/stop_reg
  -------------------------------------------------------------------
                         required time                        -23.898    
                         arrival time                          50.055    
  -------------------------------------------------------------------
                         slack                                 26.158    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_2_35ns/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 3.539ns (57.415%)  route 2.625ns (42.585%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.623    -0.870    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.352 r  pulse_gen_2_35ns/active_reg/Q
                         net (fo=2, routed)           0.820     0.468    pulse_gen_2_35ns/active
    SLICE_X64Y88         LUT2 (Prop_lut2_I0_O)        0.124     0.592 r  pulse_gen_2_35ns/EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.805     2.396    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF
    K2                   OBUF (Prop_obuf_I_O)         2.897     5.293 r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.293    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
    K2                                                                r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/run_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.175ns  (logic 0.478ns (40.681%)  route 0.697ns (59.319%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.623    -0.870    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.478    -0.392 f  pulse_gen_2_35ns/done_reg/Q
                         net (fo=2, routed)           0.697     0.305    pulse_gen_2_35ns/done_reg_n_0
    SLICE_X64Y87         FDCE                                         f  pulse_gen_2_35ns/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_3_45ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/run_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.021ns  (logic 0.518ns (50.756%)  route 0.503ns (49.244%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    -0.872    pulse_gen_3_45ns/CLK
    SLICE_X64Y86         FDRE                                         r  pulse_gen_3_45ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.354 f  pulse_gen_3_45ns/done_reg/Q
                         net (fo=2, routed)           0.503     0.148    pulse_gen_3_45ns/done_reg_n_0
    SLICE_X65Y87         FDCE                                         f  pulse_gen_3_45ns/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/clks_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.010ns  (logic 0.518ns (51.300%)  route 0.492ns (48.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    -0.872    adc_ctrl1/CLK
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/clks_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.354 f  adc_ctrl1/clks_start_reg/Q
                         net (fo=2, routed)           0.492     0.137    adc_ctrl1/clks_start
    SLICE_X60Y86         FDPE                                         f  adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/clks_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.835ns  (logic 0.418ns (50.075%)  route 0.417ns (49.924%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    -1.472    adc_ctrl1/CLK
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/clks_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.418    -1.054 f  adc_ctrl1/clks_start_reg/Q
                         net (fo=2, routed)           0.417    -0.638    adc_ctrl1/clks_start
    SLICE_X60Y86         FDPE                                         f  adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_3_45ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.841ns  (logic 0.418ns (49.728%)  route 0.423ns (50.272%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    -1.472    pulse_gen_3_45ns/CLK
    SLICE_X64Y86         FDRE                                         r  pulse_gen_3_45ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.418    -1.054 f  pulse_gen_3_45ns/done_reg/Q
                         net (fo=2, routed)           0.423    -0.632    pulse_gen_3_45ns/done_reg_n_0
    SLICE_X65Y87         FDCE                                         f  pulse_gen_3_45ns/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.971ns  (logic 0.385ns (39.650%)  route 0.586ns (60.350%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.506    -1.470    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.385    -1.085 f  pulse_gen_2_35ns/done_reg/Q
                         net (fo=2, routed)           0.586    -0.499    pulse_gen_2_35ns/done_reg_n_0
    SLICE_X64Y87         FDCE                                         f  pulse_gen_2_35ns/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.407ns (72.733%)  route 0.527ns (27.267%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.573    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  pulse_gen_2_35ns/done_reg/Q
                         net (fo=2, routed)           0.141    -0.284    pulse_gen_2_35ns/done_reg_n_0
    SLICE_X64Y88         LUT2 (Prop_lut2_I1_O)        0.098    -0.186 r  pulse_gen_2_35ns/EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.387     0.201    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.161     1.361 r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.361    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
    K2                                                                r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/stop_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.987ns  (logic 3.480ns (49.807%)  route 3.507ns (50.193%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    25.626 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    26.859    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    19.894 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    21.561    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    21.657 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.621    23.278    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         FDCE                                         r  pulse_gen_1_SDACLK/stop_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.459    23.737 f  pulse_gen_1_SDACLK/stop_reg/Q
                         net (fo=1, routed)           0.502    24.238    pulse_gen_1_SDACLK/stop
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.124    24.362 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          3.005    27.368    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    T3                   OBUF (Prop_obuf_I_O)         2.897    30.265 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    30.265    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
    T3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/stop_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.806ns  (logic 3.476ns (59.876%)  route 2.330ns (40.124%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    25.626 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    26.859    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    19.894 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    21.561    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    21.657 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.621    23.278    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         FDCE                                         r  pulse_gen_1_SDACLK/stop_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.459    23.737 f  pulse_gen_1_SDACLK/stop_reg/Q
                         net (fo=1, routed)           0.502    24.238    pulse_gen_1_SDACLK/stop
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.124    24.362 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          1.828    26.190    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    J3                   OBUF (Prop_obuf_I_O)         2.893    29.084 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    29.084    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    J3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/reset_acquisition_reg__0/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/start_acquisition_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.966ns  (logic 0.459ns (47.530%)  route 0.507ns (52.470%))
  Logic Levels:           0  
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    25.626 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    26.859    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    19.894 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    21.561    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    21.657 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.285    23.941    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.124    24.065 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.585    24.650    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDSE                                         r  adc_ctrl1/reset_acquisition_reg__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDSE (Prop_fdse_C_Q)         0.459    25.109 f  adc_ctrl1/reset_acquisition_reg__0/Q
                         net (fo=2, routed)           0.507    25.616    adc_ctrl1/reset_acquisition
    SLICE_X59Y86         FDCE                                         f  adc_ctrl1/start_acquisition_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/stop_adc_control_reg__0/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/start_adc_control_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.765ns  (logic 0.422ns (55.177%)  route 0.343ns (44.823%))
  Logic Levels:           0  
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    25.626 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    26.859    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    19.894 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    21.561    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    21.657 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.285    23.941    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.124    24.065 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.585    24.650    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDSE                                         r  adc_ctrl1/stop_adc_control_reg__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDSE (Prop_fdse_C_Q)         0.422    25.072 f  adc_ctrl1/stop_adc_control_reg__0/Q
                         net (fo=2, routed)           0.343    25.415    adc_ctrl1/stop_adc_control
    SLICE_X65Y85         FDCE                                         f  adc_ctrl1/start_adc_control_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/output_logic_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.944ns  (logic 0.456ns (15.487%)  route 2.488ns (84.513%))
  Logic Levels:           0  
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.621    -0.872    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.416 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=2, routed)           2.488     2.072    pulse_gen_1_SDACLK/Pulse_complete
    SLICE_X61Y86         FDCE                                         f  pulse_gen_1_SDACLK/output_logic_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            pulse_gen_1_SDACLK/output_logic_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.322ns  (logic 0.141ns (10.663%)  route 1.181ns (89.337%))
  Logic Levels:           0  
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.589    -0.575    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=2, routed)           1.181     0.748    pulse_gen_1_SDACLK/Pulse_complete
    SLICE_X61Y86         FDCE                                         f  pulse_gen_1_SDACLK/output_logic_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.229ns (41.762%)  route 1.713ns (58.238%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.811    -0.352    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.307 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.413     0.106    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.158     1.263 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.263    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    J3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.449ns  (logic 1.232ns (35.726%)  route 2.217ns (64.274%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.811    -0.352    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.307 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.916     0.609    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    T3                   OBUF (Prop_obuf_I_O)         1.161     1.770 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.770    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
    T3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/stop_adc_control_reg__0/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/start_adc_control_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.133ns (53.029%)  route 0.118ns (46.971%))
  Logic Levels:           0  
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    24.394 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    24.834    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    22.472 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    22.960    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    22.986 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.811    23.798    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.045    23.843 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.246    24.089    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDSE                                         r  adc_ctrl1/stop_adc_control_reg__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDSE (Prop_fdse_C_Q)         0.133    24.222 f  adc_ctrl1/stop_adc_control_reg__0/Q
                         net (fo=2, routed)           0.118    24.340    adc_ctrl1/stop_adc_control
    SLICE_X65Y85         FDCE                                         f  adc_ctrl1/start_adc_control_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/reset_acquisition_reg__0/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Destination:            adc_ctrl1/start_acquisition_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.146ns (45.383%)  route 0.176ns (54.617%))
  Logic Levels:           0  
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     24.150    24.150 f  
    L17                                               0.000    24.150 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    24.150    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    24.394 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    24.834    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    22.472 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    22.960    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    22.986 f  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.811    23.798    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.045    23.843 f  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.246    24.089    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X63Y85         FDSE                                         r  adc_ctrl1/reset_acquisition_reg__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDSE (Prop_fdse_C_Q)         0.146    24.235 f  adc_ctrl1/reset_acquisition_reg__0/Q
                         net (fo=2, routed)           0.176    24.410    adc_ctrl1/reset_acquisition
    SLICE_X59Y86         FDCE                                         f  adc_ctrl1/start_acquisition_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.456ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    your_instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    your_instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.996 f  your_instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    your_instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.456ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    your_instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.171ns  (logic 0.751ns (34.599%)  route 1.420ns (65.401%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.627     0.627 f  pulse_gen_3_45ns/run_reg/Q
                         net (fo=3, routed)           0.818     1.445    pulse_gen_3_45ns/run
    SLICE_X65Y86         LUT1 (Prop_lut1_I0_O)        0.124     1.569 r  pulse_gen_3_45ns/count[3]_i_1/O
                         net (fo=4, routed)           0.601     2.171    pulse_gen_3_45ns/count[3]_i_1_n_0
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    -1.472    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.171ns  (logic 0.751ns (34.599%)  route 1.420ns (65.401%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.627     0.627 f  pulse_gen_3_45ns/run_reg/Q
                         net (fo=3, routed)           0.818     1.445    pulse_gen_3_45ns/run
    SLICE_X65Y86         LUT1 (Prop_lut1_I0_O)        0.124     1.569 r  pulse_gen_3_45ns/count[3]_i_1/O
                         net (fo=4, routed)           0.601     2.171    pulse_gen_3_45ns/count[3]_i_1_n_0
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    -1.472    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.171ns  (logic 0.751ns (34.599%)  route 1.420ns (65.401%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.627     0.627 f  pulse_gen_3_45ns/run_reg/Q
                         net (fo=3, routed)           0.818     1.445    pulse_gen_3_45ns/run
    SLICE_X65Y86         LUT1 (Prop_lut1_I0_O)        0.124     1.569 r  pulse_gen_3_45ns/count[3]_i_1/O
                         net (fo=4, routed)           0.601     2.171    pulse_gen_3_45ns/count[3]_i_1_n_0
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    -1.472    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.171ns  (logic 0.751ns (34.599%)  route 1.420ns (65.401%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.627     0.627 f  pulse_gen_3_45ns/run_reg/Q
                         net (fo=3, routed)           0.818     1.445    pulse_gen_3_45ns/run
    SLICE_X65Y86         LUT1 (Prop_lut1_I0_O)        0.124     1.569 r  pulse_gen_3_45ns/count[3]_i_1/O
                         net (fo=4, routed)           0.601     2.171    pulse_gen_3_45ns/count[3]_i_1_n_0
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    -1.472    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[3]/C

Slack:                    inf
  Source:                 adc_ctrl1/start_acquisition_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/clks_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.845ns  (logic 0.580ns (31.435%)  route 1.265ns (68.565%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE                         0.000     0.000 r  adc_ctrl1/start_acquisition_reg/C
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  adc_ctrl1/start_acquisition_reg/Q
                         net (fo=2, routed)           1.265     1.721    adc_ctrl1/start_acquisition
    SLICE_X64Y86         LUT5 (Prop_lut5_I3_O)        0.124     1.845 r  adc_ctrl1/clks_start_i_1/O
                         net (fo=1, routed)           0.000     1.845    adc_ctrl1/clks_start_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/clks_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    -1.472    adc_ctrl1/CLK
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/clks_start_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.643ns  (logic 0.813ns (49.475%)  route 0.830ns (50.525%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.830     1.519    pulse_gen_2_35ns/run
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.124     1.643 r  pulse_gen_2_35ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.643    pulse_gen_2_35ns/count[1]_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.506    -1.470    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.360ns  (logic 0.751ns (55.211%)  route 0.609ns (44.789%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.627     0.627 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=3, routed)           0.609     1.236    pulse_gen_3_45ns/run
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124     1.360 r  pulse_gen_3_45ns/done_i_1__1/O
                         net (fo=1, routed)           0.000     1.360    pulse_gen_3_45ns/done_i_1__1_n_0
    SLICE_X64Y86         FDRE                                         r  pulse_gen_3_45ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    -1.472    pulse_gen_3_45ns/CLK
    SLICE_X64Y86         FDRE                                         r  pulse_gen_3_45ns/done_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.259ns  (logic 0.813ns (64.562%)  route 0.446ns (35.438%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.446     1.135    pulse_gen_2_35ns/run
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.124     1.259 r  pulse_gen_2_35ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.259    pulse_gen_2_35ns/count[0]_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.506    -1.470    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.252ns  (logic 0.806ns (64.364%)  route 0.446ns (35.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.446     1.135    pulse_gen_2_35ns/run
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.117     1.252 r  pulse_gen_2_35ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.252    pulse_gen_2_35ns/count[2]_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.506    -1.470    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C

Slack:                    inf
  Source:                 adc_ctrl1/start_acquisition_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.250ns  (logic 0.456ns (36.478%)  route 0.794ns (63.522%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE                         0.000     0.000 r  adc_ctrl1/start_acquisition_reg/C
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  adc_ctrl1/start_acquisition_reg/Q
                         net (fo=2, routed)           0.794     1.250    adc_ctrl1/start_acquisition
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    -1.472    adc_ctrl1/CLK
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.239ns (65.079%)  route 0.128ns (34.921%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=3, routed)           0.128     0.322    pulse_gen_3_45ns/run
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.367 r  pulse_gen_3_45ns/active_i_1__0/O
                         net (fo=1, routed)           0.000     0.367    pulse_gen_3_45ns/active_i_1__0_n_0
    SLICE_X64Y86         FDRE                                         r  pulse_gen_3_45ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.812    pulse_gen_3_45ns/CLK
    SLICE_X64Y86         FDRE                                         r  pulse_gen_3_45ns/active_reg/C

Slack:                    inf
  Source:                 adc_ctrl1/start_adc_control_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/clks_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.191ns (50.169%)  route 0.190ns (49.831%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE                         0.000     0.000 r  adc_ctrl1/start_adc_control_reg/C
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  adc_ctrl1/start_adc_control_reg/Q
                         net (fo=9, routed)           0.190     0.336    adc_ctrl1/start_adc_control
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.045     0.381 r  adc_ctrl1/clks_start_i_1/O
                         net (fo=1, routed)           0.000     0.381    adc_ctrl1/clks_start_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/clks_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.812    adc_ctrl1/CLK
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/clks_start_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.262ns (61.902%)  route 0.161ns (38.098%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.161     0.378    pulse_gen_2_35ns/run
    SLICE_X64Y88         LUT5 (Prop_lut5_I3_O)        0.045     0.423 r  pulse_gen_2_35ns/active_i_1/O
                         net (fo=1, routed)           0.000     0.423    pulse_gen_2_35ns/active_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.861    -0.809    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/active_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.265ns (62.170%)  route 0.161ns (37.830%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.161     0.378    pulse_gen_2_35ns/run
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.048     0.426 r  pulse_gen_2_35ns/done_i_1__0/O
                         net (fo=1, routed)           0.000     0.426    pulse_gen_2_35ns/done_i_1__0_n_0
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.861    -0.809    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/done_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.262ns (61.323%)  route 0.165ns (38.677%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.165     0.382    pulse_gen_2_35ns/run
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.045     0.427 r  pulse_gen_2_35ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.427    pulse_gen_2_35ns/count[0]_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.861    -0.809    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.265ns (61.592%)  route 0.165ns (38.408%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.165     0.382    pulse_gen_2_35ns/run
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.048     0.430 r  pulse_gen_2_35ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.430    pulse_gen_2_35ns/count[2]_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.861    -0.809    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.239ns (52.964%)  route 0.212ns (47.036%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=3, routed)           0.212     0.406    pulse_gen_3_45ns/run
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.045     0.451 r  pulse_gen_3_45ns/done_i_1__1/O
                         net (fo=1, routed)           0.000     0.451    pulse_gen_3_45ns/done_i_1__1_n_0
    SLICE_X64Y86         FDRE                                         r  pulse_gen_3_45ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.812    pulse_gen_3_45ns/CLK
    SLICE_X64Y86         FDRE                                         r  pulse_gen_3_45ns/done_reg/C

Slack:                    inf
  Source:                 adc_ctrl1/start_acquisition_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.401%)  route 0.393ns (73.599%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE                         0.000     0.000 r  adc_ctrl1/start_acquisition_reg/C
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  adc_ctrl1/start_acquisition_reg/Q
                         net (fo=2, routed)           0.393     0.534    adc_ctrl1/start_acquisition
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.812    adc_ctrl1/CLK
    SLICE_X64Y86         FDRE                                         r  adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.262ns (46.682%)  route 0.299ns (53.318%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.299     0.516    pulse_gen_2_35ns/run
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.045     0.561 r  pulse_gen_2_35ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.561    pulse_gen_2_35ns/count[1]_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.861    -0.809    pulse_gen_2_35ns/CLK
    SLICE_X64Y88         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.239ns (32.713%)  route 0.492ns (67.287%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.194     0.194 f  pulse_gen_3_45ns/run_reg/Q
                         net (fo=3, routed)           0.294     0.488    pulse_gen_3_45ns/run
    SLICE_X65Y86         LUT1 (Prop_lut1_I0_O)        0.045     0.533 r  pulse_gen_3_45ns/count[3]_i_1/O
                         net (fo=4, routed)           0.197     0.731    pulse_gen_3_45ns/count[3]_i_1_n_0
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.812    pulse_gen_3_45ns/CLK
    SLICE_X65Y86         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.758ns  (logic 0.606ns (34.472%)  route 1.152ns (65.528%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X61Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.601     1.057    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.150     1.207 r  pulse_gen_1_SDACLK/count[2]_i_1/O
                         net (fo=4, routed)           0.550     1.758    pulse_gen_1_SDACLK/clear
    SLICE_X62Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.505    -1.471    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[3]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.754ns  (logic 0.606ns (34.557%)  route 1.148ns (65.443%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X61Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.601     1.057    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.150     1.207 r  pulse_gen_1_SDACLK/count[2]_i_1/O
                         net (fo=4, routed)           0.546     1.754    pulse_gen_1_SDACLK/clear
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.505    -1.471    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.754ns  (logic 0.606ns (34.557%)  route 1.148ns (65.443%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X61Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.601     1.057    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.150     1.207 r  pulse_gen_1_SDACLK/count[2]_i_1/O
                         net (fo=4, routed)           0.546     1.754    pulse_gen_1_SDACLK/clear
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.505    -1.471    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.754ns  (logic 0.606ns (34.557%)  route 1.148ns (65.443%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X61Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.601     1.057    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.150     1.207 r  pulse_gen_1_SDACLK/count[2]_i_1/O
                         net (fo=4, routed)           0.546     1.754    pulse_gen_1_SDACLK/clear
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.505    -1.471    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y87         FDRE                                         r  pulse_gen_1_SDACLK/count_reg[2]/C

Slack:                    inf
  Source:                 adc_ctrl1/start_adc_control_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 0.583ns (35.728%)  route 1.049ns (64.272%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE                         0.000     0.000 r  adc_ctrl1/start_adc_control_reg/C
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  adc_ctrl1/start_adc_control_reg/Q
                         net (fo=9, routed)           1.049     1.508    adc_ctrl1/start_adc_control
    SLICE_X62Y85         LUT6 (Prop_lut6_I4_O)        0.124     1.632 r  adc_ctrl1/serial_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.632    adc_ctrl1/p_0_in[3]
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.035    -0.940    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.100    -0.840 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.508    -0.333    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[3]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.603ns  (logic 0.580ns (36.180%)  route 1.023ns (63.820%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X61Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           1.023     1.479    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I4_O)        0.124     1.603 r  pulse_gen_1_SDACLK/active_i_1__1/O
                         net (fo=1, routed)           0.000     1.603    pulse_gen_1_SDACLK/active_i_1__1_n_0
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.504    -1.472    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/C

Slack:                    inf
  Source:                 adc_ctrl1/start_adc_control_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.364ns  (logic 0.583ns (42.730%)  route 0.781ns (57.270%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE                         0.000     0.000 r  adc_ctrl1/start_adc_control_reg/C
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  adc_ctrl1/start_adc_control_reg/Q
                         net (fo=9, routed)           0.781     1.240    adc_ctrl1/start_adc_control
    SLICE_X62Y85         LUT6 (Prop_lut6_I4_O)        0.124     1.364 r  adc_ctrl1/serial_clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.364    adc_ctrl1/p_0_in[4]
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.035    -0.940    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.100    -0.840 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.508    -0.333    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[4]/C

Slack:                    inf
  Source:                 adc_ctrl1/start_adc_control_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.243ns  (logic 0.609ns (49.008%)  route 0.634ns (50.992%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE                         0.000     0.000 r  adc_ctrl1/start_adc_control_reg/C
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  adc_ctrl1/start_adc_control_reg/Q
                         net (fo=9, routed)           0.634     1.093    adc_ctrl1/start_adc_control
    SLICE_X62Y85         LUT5 (Prop_lut5_I3_O)        0.150     1.243 r  adc_ctrl1/serial_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.243    adc_ctrl1/p_0_in[2]
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.035    -0.940    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.100    -0.840 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.508    -0.333    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[2]/C

Slack:                    inf
  Source:                 adc_ctrl1/start_adc_control_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.217ns  (logic 0.583ns (47.918%)  route 0.634ns (52.082%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE                         0.000     0.000 r  adc_ctrl1/start_adc_control_reg/C
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  adc_ctrl1/start_adc_control_reg/Q
                         net (fo=9, routed)           0.634     1.093    adc_ctrl1/start_adc_control
    SLICE_X62Y85         LUT4 (Prop_lut4_I2_O)        0.124     1.217 r  adc_ctrl1/serial_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.217    adc_ctrl1/p_0_in[1]
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           2.035    -0.940    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.100    -0.840 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.508    -0.333    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.180ns  (logic 0.580ns (49.168%)  route 0.600ns (50.832%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X61Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.600     1.056    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.124     1.180 r  pulse_gen_1_SDACLK/done_i_1/O
                         net (fo=1, routed)           0.000     1.180    pulse_gen_1_SDACLK/done_i_1_n_0
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.504    -1.472    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/start_adc_control_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/clks_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.191ns (58.647%)  route 0.135ns (41.353%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE                         0.000     0.000 r  adc_ctrl1/start_adc_control_reg/C
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  adc_ctrl1/start_adc_control_reg/Q
                         net (fo=9, routed)           0.135     0.281    adc_ctrl1/start_adc_control
    SLICE_X64Y85         LUT3 (Prop_lut3_I2_O)        0.045     0.326 r  adc_ctrl1/clks_done_i_1/O
                         net (fo=1, routed)           0.000     0.326    adc_ctrl1/clks_done_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  adc_ctrl1/clks_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.132    -0.538    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.056    -0.482 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.317    -0.165    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X64Y85         FDRE                                         r  adc_ctrl1/clks_done_reg/C

Slack:                    inf
  Source:                 adc_ctrl1/start_adc_control_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/reset_acquisition_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.194ns (59.025%)  route 0.135ns (40.975%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE                         0.000     0.000 r  adc_ctrl1/start_adc_control_reg/C
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  adc_ctrl1/start_adc_control_reg/Q
                         net (fo=9, routed)           0.135     0.281    adc_ctrl1/start_adc_control
    SLICE_X64Y85         LUT3 (Prop_lut3_I2_O)        0.048     0.329 r  adc_ctrl1/reset_acquisition_i_1/O
                         net (fo=1, routed)           0.000     0.329    adc_ctrl1/reset_acquisition_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  adc_ctrl1/reset_acquisition_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.132    -0.538    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.056    -0.482 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.317    -0.165    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X64Y85         FDRE                                         r  adc_ctrl1/reset_acquisition_reg/C

Slack:                    inf
  Source:                 adc_ctrl1/start_adc_control_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.191ns (57.936%)  route 0.139ns (42.064%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE                         0.000     0.000 r  adc_ctrl1/start_adc_control_reg/C
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  adc_ctrl1/start_adc_control_reg/Q
                         net (fo=9, routed)           0.139     0.285    adc_ctrl1/start_adc_control
    SLICE_X64Y85         LUT3 (Prop_lut3_I1_O)        0.045     0.330 r  adc_ctrl1/serial_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.330    adc_ctrl1/p_0_in[0]
    SLICE_X64Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.132    -0.538    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.056    -0.482 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.317    -0.165    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X64Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[0]/C

Slack:                    inf
  Source:                 adc_ctrl1/start_adc_control_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/stop_adc_control_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.194ns (58.315%)  route 0.139ns (41.685%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE                         0.000     0.000 r  adc_ctrl1/start_adc_control_reg/C
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  adc_ctrl1/start_adc_control_reg/Q
                         net (fo=9, routed)           0.139     0.285    adc_ctrl1/start_adc_control
    SLICE_X64Y85         LUT3 (Prop_lut3_I2_O)        0.048     0.333 r  adc_ctrl1/stop_adc_control_i_1/O
                         net (fo=1, routed)           0.000     0.333    adc_ctrl1/stop_adc_control_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  adc_ctrl1/stop_adc_control_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.132    -0.538    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.056    -0.482 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.317    -0.165    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X64Y85         FDRE                                         r  adc_ctrl1/stop_adc_control_reg/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.311%)  route 0.216ns (53.689%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X61Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.216     0.357    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.045     0.402 r  pulse_gen_1_SDACLK/done_i_1/O
                         net (fo=1, routed)           0.000     0.402    pulse_gen_1_SDACLK/done_i_1_n_0
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.858    -0.812    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/done_reg/C

Slack:                    inf
  Source:                 adc_ctrl1/start_adc_control_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.191ns (43.642%)  route 0.247ns (56.358%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE                         0.000     0.000 r  adc_ctrl1/start_adc_control_reg/C
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  adc_ctrl1/start_adc_control_reg/Q
                         net (fo=9, routed)           0.247     0.393    adc_ctrl1/start_adc_control
    SLICE_X62Y85         LUT4 (Prop_lut4_I2_O)        0.045     0.438 r  adc_ctrl1/serial_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.438    adc_ctrl1/p_0_in[1]
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.132    -0.538    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.056    -0.482 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.279    -0.204    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[1]/C

Slack:                    inf
  Source:                 adc_ctrl1/start_adc_control_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.192ns (43.770%)  route 0.247ns (56.230%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE                         0.000     0.000 r  adc_ctrl1/start_adc_control_reg/C
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  adc_ctrl1/start_adc_control_reg/Q
                         net (fo=9, routed)           0.247     0.393    adc_ctrl1/start_adc_control
    SLICE_X62Y85         LUT5 (Prop_lut5_I3_O)        0.046     0.439 r  adc_ctrl1/serial_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.439    adc_ctrl1/p_0_in[2]
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.132    -0.538    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.056    -0.482 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.279    -0.204    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[2]/C

Slack:                    inf
  Source:                 adc_ctrl1/start_adc_control_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.191ns (38.401%)  route 0.306ns (61.599%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE                         0.000     0.000 r  adc_ctrl1/start_adc_control_reg/C
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  adc_ctrl1/start_adc_control_reg/Q
                         net (fo=9, routed)           0.306     0.452    adc_ctrl1/start_adc_control
    SLICE_X62Y85         LUT6 (Prop_lut6_I4_O)        0.045     0.497 r  adc_ctrl1/serial_clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.497    adc_ctrl1/p_0_in[4]
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.132    -0.538    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.056    -0.482 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.279    -0.204    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[4]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_logic_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.935%)  route 0.362ns (66.065%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_logic_reg[0]/C
    SLICE_X61Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_1_SDACLK/output_logic_reg[0]/Q
                         net (fo=4, routed)           0.362     0.503    pulse_gen_1_SDACLK/output_logic[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.548 r  pulse_gen_1_SDACLK/active_i_1__1/O
                         net (fo=1, routed)           0.000     0.548    pulse_gen_1_SDACLK/active_i_1__1_n_0
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           0.858    -0.812    pulse_gen_1_SDACLK/clk_out2
    SLICE_X63Y86         FDRE                                         r  pulse_gen_1_SDACLK/active_reg/C

Slack:                    inf
  Source:                 adc_ctrl1/start_adc_control_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.150ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.191ns (33.059%)  route 0.387ns (66.941%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      1.007ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.786ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE                         0.000     0.000 r  adc_ctrl1/start_adc_control_reg/C
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  adc_ctrl1/start_adc_control_reg/Q
                         net (fo=9, routed)           0.387     0.533    adc_ctrl1/start_adc_control
    SLICE_X62Y85         LUT6 (Prop_lut6_I4_O)        0.045     0.578 r  adc_ctrl1/serial_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.578    adc_ctrl1/p_0_in[3]
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=8, routed)           1.132    -0.538    pulse_gen_1_SDACLK/clk_out2
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.056    -0.482 r  pulse_gen_1_SDACLK/Pulse_out/O
                         net (fo=18, routed)          0.279    -0.204    adc_ctrl1/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    SLICE_X62Y85         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[3]/C





