{"vcs1":{"timestamp_begin":1681616002.307526326, "rt":0.78, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681616003.122849686, "rt":0.97, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681616004.119728658, "rt":0.66, "ut":0.07, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681616002.012363695}
{"VCS_COMP_START_TIME": 1681616002.012363695}
{"VCS_COMP_END_TIME": 1681616005.334826875}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
