{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 11 21:34:47 2022 " "Info: Processing started: Fri Feb 11 21:34:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_block -c add_block " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off add_block -c add_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 block_6-arch " "Info: Found design unit 1: block_6-arch" {  } { { "block_6.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/block_6.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 block_6 " "Info: Found entity 1: block_6" {  } { { "block_6.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/block_6.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter_regstr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file converter_regstr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter_regstr-arch " "Info: Found design unit 1: converter_regstr-arch" {  } { { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/converter_regstr.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 converter_regstr " "Info: Found entity 1: converter_regstr" {  } { { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/converter_regstr.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_to_read_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file int_to_read_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_to_read_block-arch " "Info: Found design unit 1: int_to_read_block-arch" {  } { { "int_to_read_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/int_to_read_block.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 int_to_read_block " "Info: Found entity 1: int_to_read_block" {  } { { "int_to_read_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/int_to_read_block.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_block_v2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_block_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_block_v2-ram_block_v2 " "Info: Found design unit 1: ram_block_v2-ram_block_v2" {  } { { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/ram_block_v2.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_block_v2 " "Info: Found entity 1: ram_block_v2" {  } { { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/ram_block_v2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fomin_convert_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fomin_convert_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fomin_convert_1-convert " "Info: Found design unit 1: Fomin_convert_1-convert" {  } { { "Fomin_convert_1.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/Fomin_convert_1.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Fomin_convert_1 " "Info: Found entity 1: Fomin_convert_1" {  } { { "Fomin_convert_1.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/Fomin_convert_1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file math_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math_block-arch " "Info: Found design unit 1: math_block-arch" {  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 math_block " "Info: Found entity 1: math_block" {  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_block-arch " "Info: Found design unit 1: add_block-arch" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_block " "Info: Found entity 1: add_block" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_block " "Info: Elaborating entity \"add_block\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fomin_convert_1 Fomin_convert_1:t1 " "Info: Elaborating entity \"Fomin_convert_1\" for hierarchy \"Fomin_convert_1:t1\"" {  } { { "add_block.vhd" "t1" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_1 Fomin_convert_1.vhd(43) " "Warning (10036): Verilog HDL or VHDL warning at Fomin_convert_1.vhd(43): object \"pc_1\" assigned a value but never read" {  } { { "Fomin_convert_1.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/Fomin_convert_1.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "str2 Fomin_convert_1.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at Fomin_convert_1.vhd(44): object \"str2\" assigned a value but never read" {  } { { "Fomin_convert_1.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/Fomin_convert_1.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 Fomin_convert_1.vhd(74) " "Warning (10492): VHDL Process Statement warning at Fomin_convert_1.vhd(74): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fomin_convert_1.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/Fomin_convert_1.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Fomin_convert_1.vhd(90) " "Warning (10492): VHDL Process Statement warning at Fomin_convert_1.vhd(90): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fomin_convert_1.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/Fomin_convert_1.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_n Fomin_convert_1.vhd(90) " "Warning (10492): VHDL Process Statement warning at Fomin_convert_1.vhd(90): signal \"num_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fomin_convert_1.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/Fomin_convert_1.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1 Fomin_convert_1.vhd(90) " "Warning (10492): VHDL Process Statement warning at Fomin_convert_1.vhd(90): signal \"p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fomin_convert_1.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/Fomin_convert_1.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_n Fomin_convert_1.vhd(104) " "Warning (10492): VHDL Process Statement warning at Fomin_convert_1.vhd(104): signal \"num_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fomin_convert_1.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/Fomin_convert_1.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1 Fomin_convert_1.vhd(104) " "Warning (10492): VHDL Process Statement warning at Fomin_convert_1.vhd(104): signal \"p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fomin_convert_1.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/Fomin_convert_1.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "str3 Fomin_convert_1.vhd(109) " "Warning (10492): VHDL Process Statement warning at Fomin_convert_1.vhd(109): signal \"str3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fomin_convert_1.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/Fomin_convert_1.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "math_block math_block:t2 " "Info: Elaborating entity \"math_block\" for hierarchy \"math_block:t2\"" {  } { { "add_block.vhd" "t2" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_to_read_block int_to_read_block:t3 " "Info: Elaborating entity \"int_to_read_block\" for hierarchy \"int_to_read_block:t3\"" {  } { { "add_block.vhd" "t3" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk2 int_to_read_block.vhd(47) " "Warning (10492): VHDL Process Statement warning at int_to_read_block.vhd(47): signal \"clk2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "int_to_read_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/int_to_read_block.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_t int_to_read_block.vhd(58) " "Warning (10492): VHDL Process Statement warning at int_to_read_block.vhd(58): signal \"count_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "int_to_read_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/int_to_read_block.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_t int_to_read_block.vhd(64) " "Warning (10492): VHDL Process Statement warning at int_to_read_block.vhd(64): signal \"count_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "int_to_read_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/int_to_read_block.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_t int_to_read_block.vhd(70) " "Warning (10492): VHDL Process Statement warning at int_to_read_block.vhd(70): signal \"count_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "int_to_read_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/int_to_read_block.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_t int_to_read_block.vhd(76) " "Warning (10492): VHDL Process Statement warning at int_to_read_block.vhd(76): signal \"count_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "int_to_read_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/int_to_read_block.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign int_to_read_block.vhd(84) " "Warning (10492): VHDL Process Statement warning at int_to_read_block.vhd(84): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "int_to_read_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/int_to_read_block.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk2 int_to_read_block.vhd(90) " "Warning (10492): VHDL Process Statement warning at int_to_read_block.vhd(90): signal \"clk2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "int_to_read_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/int_to_read_block.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_block_v2 ram_block_v2:t4 " "Info: Elaborating entity \"ram_block_v2\" for hierarchy \"ram_block_v2:t4\"" {  } { { "add_block.vhd" "t4" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter_regstr converter_regstr:t5 " "Info: Elaborating entity \"converter_regstr\" for hierarchy \"converter_regstr:t5\"" {  } { { "add_block.vhd" "t5" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ct1 converter_regstr.vhd(19) " "Warning (10036): Verilog HDL or VHDL warning at converter_regstr.vhd(19): object \"ct1\" assigned a value but never read" {  } { { "converter_regstr.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/converter_regstr.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_6 block_6:t6 " "Info: Elaborating entity \"block_6\" for hierarchy \"block_6:t6\"" {  } { { "add_block.vhd" "t6" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start block_6.vhd(32) " "Warning (10492): VHDL Process Statement warning at block_6.vhd(32): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "block_6.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/block_6.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shear_sig block_6.vhd(39) " "Warning (10492): VHDL Process Statement warning at block_6.vhd(39): signal \"shear_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "block_6.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/block_6.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg2 block_6.vhd(50) " "Warning (10492): VHDL Process Statement warning at block_6.vhd(50): signal \"reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "block_6.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/block_6.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg2 block_6.vhd(25) " "Warning (10631): VHDL Process Statement warning at block_6.vhd(25): inferring latch(es) for signal or variable \"reg2\", which holds its previous value in one or more paths through the process" {  } { { "block_6.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/block_6.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2 block_6.vhd(25) " "Info (10041): Inferred latch for \"reg2\" at block_6.vhd(25)" {  } { { "block_6.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/block_6.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "ram_block_v2:t4\|ram_block " "Info: RAM logic \"ram_block_v2:t4\|ram_block\" is uninferred due to asynchronous read logic" {  } { { "ram_block_v2.vhd" "ram_block" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/ram_block_v2.vhd" 19 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Info: Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "math_block:t2\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"math_block:t2\|Mult0\"" {  } { { "math_block.vhd" "Mult0" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "math_block:t2\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"math_block:t2\|Mult1\"" {  } { { "math_block.vhd" "Mult1" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "math_block:t2\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"math_block:t2\|Mult2\"" {  } { { "math_block.vhd" "Mult2" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "math_block:t2\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"math_block:t2\|Mult3\"" {  } { { "math_block.vhd" "Mult3" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "math_block:t2\|Mult4 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"math_block:t2\|Mult4\"" {  } { { "math_block.vhd" "Mult4" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "math_block:t2\|Mult5 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"math_block:t2\|Mult5\"" {  } { { "math_block.vhd" "Mult5" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "math_block:t2\|Mult6 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"math_block:t2\|Mult6\"" {  } { { "math_block.vhd" "Mult6" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "math_block:t2\|Mult7 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"math_block:t2\|Mult7\"" {  } { { "math_block.vhd" "Mult7" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "math_block:t2\|Mult8 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"math_block:t2\|Mult8\"" {  } { { "math_block.vhd" "Mult8" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 63 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Fomin_convert_1:t1\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Fomin_convert_1:t1\|Mult0\"" {  } { { "Fomin_convert_1.vhd" "Mult0" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/Fomin_convert_1.vhd" 68 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "math_block:t2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"math_block:t2\|lpm_mult:Mult0\"" {  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "math_block:t2\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"math_block:t2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Info: Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Info: Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k2t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_k2t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k2t " "Info: Found entity 1: mult_k2t" {  } { { "db/mult_k2t.tdf" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/db/mult_k2t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "math_block:t2\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"math_block:t2\|lpm_mult:Mult1\"" {  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "math_block:t2\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"math_block:t2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Info: Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Info: Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "math_block:t2\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"math_block:t2\|lpm_mult:Mult2\"" {  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "math_block:t2\|lpm_mult:Mult2 " "Info: Instantiated megafunction \"math_block:t2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Info: Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Info: Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "math_block:t2\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"math_block:t2\|lpm_mult:Mult3\"" {  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "math_block:t2\|lpm_mult:Mult3 " "Info: Instantiated megafunction \"math_block:t2\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Info: Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Info: Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "math_block:t2\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"math_block:t2\|lpm_mult:Mult4\"" {  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "math_block:t2\|lpm_mult:Mult4 " "Info: Instantiated megafunction \"math_block:t2\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Info: Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Info: Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "math_block:t2\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"math_block:t2\|lpm_mult:Mult5\"" {  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "math_block:t2\|lpm_mult:Mult5 " "Info: Instantiated megafunction \"math_block:t2\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Info: Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Info: Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "math_block:t2\|lpm_mult:Mult8 " "Info: Elaborated megafunction instantiation \"math_block:t2\|lpm_mult:Mult8\"" {  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 63 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "math_block:t2\|lpm_mult:Mult8 " "Info: Instantiated megafunction \"math_block:t2\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Info: Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Info: Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 46 " "Info: Parameter \"LPM_WIDTHR\" = \"46\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "math_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/math_block.vhd" 63 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Info: Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/db/mult_86t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Fomin_convert_1:t1\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Fomin_convert_1:t1\|lpm_mult:Mult0\"" {  } { { "Fomin_convert_1.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/Fomin_convert_1.vhd" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fomin_convert_1:t1\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"Fomin_convert_1:t1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Info: Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Info: Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Fomin_convert_1.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/Fomin_convert_1.vhd" 68 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "blk_3_a\[5\] GND " "Warning (13410): Pin \"blk_3_a\[5\]\" is stuck at GND" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blk_3_a\[6\] GND " "Warning (13410): Pin \"blk_3_a\[6\]\" is stuck at GND" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blk_3_a\[7\] GND " "Warning (13410): Pin \"blk_3_a\[7\]\" is stuck at GND" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blk_3_a\[8\] GND " "Warning (13410): Pin \"blk_3_a\[8\]\" is stuck at GND" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blk_3_a\[9\] GND " "Warning (13410): Pin \"blk_3_a\[9\]\" is stuck at GND" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blk_3_a\[10\] GND " "Warning (13410): Pin \"blk_3_a\[10\]\" is stuck at GND" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blk_4_z\[5\] GND " "Warning (13410): Pin \"blk_4_z\[5\]\" is stuck at GND" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blk_4_z\[6\] GND " "Warning (13410): Pin \"blk_4_z\[6\]\" is stuck at GND" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blk_4_z\[7\] GND " "Warning (13410): Pin \"blk_4_z\[7\]\" is stuck at GND" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blk_4_z\[8\] GND " "Warning (13410): Pin \"blk_4_z\[8\]\" is stuck at GND" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blk_4_z\[9\] GND " "Warning (13410): Pin \"blk_4_z\[9\]\" is stuck at GND" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blk_4_z\[10\] GND " "Warning (13410): Pin \"blk_4_z\[10\]\" is stuck at GND" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[10\] " "Warning (15610): No output dependent on input pin \"x\[10\]\"" {  } { { "add_block.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/add_block_v6_revue/add_block/add_block.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1563 " "Info: Implemented 1563 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Info: Implemented 76 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "143 " "Info: Implemented 143 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1264 " "Info: Implemented 1264 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "80 " "Info: Implemented 80 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 11 21:34:52 2022 " "Info: Processing ended: Fri Feb 11 21:34:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
