$date
	Sat Dec  6 13:24:36 2025
$end

$version
	Synopsys VCS version X-2025.06-1_Full64
$end

$timescale
	1s
$end

$comment Csum: 1 caa4c9e7d6f43d29 $end


$scope module switch_collision_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end

$scope begin unnamed$$_0 $end

$scope fork unnamed$$_vcs_7 $end

$scope begin unnamed$$_vcs_8 $end
$upscope $end


$scope begin unnamed$$_vcs_9 $end
$upscope $end

$upscope $end


$scope fork unnamed$$_vcs_10 $end

$scope begin unnamed$$_vcs_11 $end
$upscope $end


$scope begin unnamed$$_vcs_12 $end
$upscope $end

$upscope $end


$scope fork unnamed$$_vcs_13 $end

$scope begin unnamed$$_vcs_14 $end
$upscope $end


$scope begin unnamed$$_vcs_15 $end
$upscope $end

$upscope $end

$upscope $end


$scope begin unnamed$$_vcs_16 $end
$upscope $end


$scope begin unnamed$$_vcs_17 $end
$upscope $end


$scope module port0 $end
$var reg 1 # valid_in $end
$var reg 4 $ source_in [3:0] $end
$var reg 4 % target_in [3:0] $end
$var reg 8 & data_in [7:0] $end
$var reg 1 ' valid_out $end
$var reg 8 ( data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 + source_out [3:0] $end
$var reg 4 , target_out [3:0] $end
$upscope $end


$scope module port1 $end
$var reg 1 - valid_in $end
$var reg 4 . source_in [3:0] $end
$var reg 4 / target_in [3:0] $end
$var reg 8 0 data_in [7:0] $end
$var reg 1 1 valid_out $end
$var reg 8 2 data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 3 source_out [3:0] $end
$var reg 4 4 target_out [3:0] $end
$upscope $end


$scope module port2 $end
$var reg 1 5 valid_in $end
$var reg 4 6 source_in [3:0] $end
$var reg 4 7 target_in [3:0] $end
$var reg 8 8 data_in [7:0] $end
$var reg 1 9 valid_out $end
$var reg 8 : data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 ; source_out [3:0] $end
$var reg 4 < target_out [3:0] $end
$upscope $end


$scope module port3 $end
$var reg 1 = valid_in $end
$var reg 4 > source_in [3:0] $end
$var reg 4 ? target_in [3:0] $end
$var reg 8 @ data_in [7:0] $end
$var reg 1 A valid_out $end
$var reg 8 B data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 C source_out [3:0] $end
$var reg 4 D target_out [3:0] $end
$upscope $end


$scope module dut $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 4 E grant [3:0] $end
$var reg 2 F mux_sel0 [1:0] $end
$var reg 2 G mux_sel1 [1:0] $end
$var reg 2 H mux_sel2 [1:0] $end
$var reg 2 I mux_sel3 [1:0] $end
$var reg 4 J port0_dst [3:0] $end
$var reg 4 K port1_dst [3:0] $end
$var reg 4 L port2_dst [3:0] $end
$var reg 4 M port3_dst [3:0] $end
$var reg 1 N arb_active $end
$var reg 1 O active0 $end
$var reg 1 P active1 $end
$var reg 1 Q active2 $end
$var reg 1 R active3 $end
$var reg 16 S fifo_data_out0 [15:0] $end
$var reg 16 T fifo_data_out1 [15:0] $end
$var reg 16 U fifo_data_out2 [15:0] $end
$var reg 16 V fifo_data_out3 [15:0] $end
$var reg 4 W port_reqs [3:0] $end

$scope module port0_i $end
$var reg 1 X clk $end
$var reg 1 Y rst_n $end
$var reg 1 # valid_in $end
$var reg 4 Z source_in [3:0] $end
$var reg 4 [ target_in [3:0] $end
$var reg 8 \ data_in [7:0] $end
$var reg 1 ] grant $end
$var reg 4 J pkt_dst [3:0] $end
$var reg 16 S fifo_data_out [15:0] $end
$var reg 1 ^ port_req $end
$var reg 1 _ fifo_full $end
$var reg 1 ` fifo_empty $end
$var reg 8 a header_out [7:0] $end
$var reg 2 b current_state [1:0] $end
$var reg 2 c next_state [1:0] $end
$var reg 2 d Packet_Type [1:0] $end
$var reg 2 e pkt_type [1:0] $end
$var reg 1 f pkt_valid $end
$var reg 1 g read_en_fifo $end

$scope module parser_inst $end
$var reg 4 h source [3:0] $end
$var reg 4 i target [3:0] $end
$var reg 2 e pkt_type [1:0] $end
$var reg 1 f pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 Y rst_n $end
$var reg 1 X clk $end
$var reg 16 j data_in [15:0] $end
$var reg 1 # wr_en $end
$var reg 1 _ fifo_full $end
$var reg 8 a header_out [7:0] $end
$var reg 1 g rd_en $end
$var reg 16 S data_out [15:0] $end
$var reg 1 ` fifo_empty $end
$var reg 3 k wr_ptr [2:0] $end
$var reg 3 l rd_ptr [2:0] $end
$var reg 4 m fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port1_i $end
$var reg 1 X clk $end
$var reg 1 Y rst_n $end
$var reg 1 - valid_in $end
$var reg 4 n source_in [3:0] $end
$var reg 4 o target_in [3:0] $end
$var reg 8 p data_in [7:0] $end
$var reg 1 q grant $end
$var reg 4 K pkt_dst [3:0] $end
$var reg 16 T fifo_data_out [15:0] $end
$var reg 1 r port_req $end
$var reg 1 s fifo_full $end
$var reg 1 t fifo_empty $end
$var reg 8 u header_out [7:0] $end
$var reg 2 v current_state [1:0] $end
$var reg 2 w next_state [1:0] $end
$var reg 2 x Packet_Type [1:0] $end
$var reg 2 y pkt_type [1:0] $end
$var reg 1 z pkt_valid $end
$var reg 1 { read_en_fifo $end

$scope module parser_inst $end
$var reg 4 | source [3:0] $end
$var reg 4 } target [3:0] $end
$var reg 2 y pkt_type [1:0] $end
$var reg 1 z pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 Y rst_n $end
$var reg 1 X clk $end
$var reg 16 ~ data_in [15:0] $end
$var reg 1 - wr_en $end
$var reg 1 s fifo_full $end
$var reg 8 u header_out [7:0] $end
$var reg 1 { rd_en $end
$var reg 16 T data_out [15:0] $end
$var reg 1 t fifo_empty $end
$var reg 3 "! wr_ptr [2:0] $end
$var reg 3 "" rd_ptr [2:0] $end
$var reg 4 "# fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port2_i $end
$var reg 1 X clk $end
$var reg 1 Y rst_n $end
$var reg 1 5 valid_in $end
$var reg 4 "$ source_in [3:0] $end
$var reg 4 "% target_in [3:0] $end
$var reg 8 "& data_in [7:0] $end
$var reg 1 "' grant $end
$var reg 4 L pkt_dst [3:0] $end
$var reg 16 U fifo_data_out [15:0] $end
$var reg 1 "( port_req $end
$var reg 1 ") fifo_full $end
$var reg 1 "* fifo_empty $end
$var reg 8 "+ header_out [7:0] $end
$var reg 2 ", current_state [1:0] $end
$var reg 2 "- next_state [1:0] $end
$var reg 2 ". Packet_Type [1:0] $end
$var reg 2 "/ pkt_type [1:0] $end
$var reg 1 "0 pkt_valid $end
$var reg 1 "1 read_en_fifo $end

$scope module parser_inst $end
$var reg 4 "2 source [3:0] $end
$var reg 4 "3 target [3:0] $end
$var reg 2 "/ pkt_type [1:0] $end
$var reg 1 "0 pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 Y rst_n $end
$var reg 1 X clk $end
$var reg 16 "4 data_in [15:0] $end
$var reg 1 5 wr_en $end
$var reg 1 ") fifo_full $end
$var reg 8 "+ header_out [7:0] $end
$var reg 1 "1 rd_en $end
$var reg 16 U data_out [15:0] $end
$var reg 1 "* fifo_empty $end
$var reg 3 "5 wr_ptr [2:0] $end
$var reg 3 "6 rd_ptr [2:0] $end
$var reg 4 "7 fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port3_i $end
$var reg 1 X clk $end
$var reg 1 Y rst_n $end
$var reg 1 = valid_in $end
$var reg 4 "8 source_in [3:0] $end
$var reg 4 "9 target_in [3:0] $end
$var reg 8 ": data_in [7:0] $end
$var reg 1 "; grant $end
$var reg 4 M pkt_dst [3:0] $end
$var reg 16 V fifo_data_out [15:0] $end
$var reg 1 "< port_req $end
$var reg 1 "= fifo_full $end
$var reg 1 "> fifo_empty $end
$var reg 8 "? header_out [7:0] $end
$var reg 2 "@ current_state [1:0] $end
$var reg 2 "A next_state [1:0] $end
$var reg 2 "B Packet_Type [1:0] $end
$var reg 2 "C pkt_type [1:0] $end
$var reg 1 "D pkt_valid $end
$var reg 1 "E read_en_fifo $end

$scope module parser_inst $end
$var reg 4 "F source [3:0] $end
$var reg 4 "G target [3:0] $end
$var reg 2 "C pkt_type [1:0] $end
$var reg 1 "D pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 Y rst_n $end
$var reg 1 X clk $end
$var reg 16 "H data_in [15:0] $end
$var reg 1 = wr_en $end
$var reg 1 "= fifo_full $end
$var reg 8 "? header_out [7:0] $end
$var reg 1 "E rd_en $end
$var reg 16 V data_out [15:0] $end
$var reg 1 "> fifo_empty $end
$var reg 3 "I wr_ptr [2:0] $end
$var reg 3 "J rd_ptr [2:0] $end
$var reg 4 "K fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module top_arb_i $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 4 W port_reqs [3:0] $end
$var reg 4 J port0_dst [3:0] $end
$var reg 4 K port1_dst [3:0] $end
$var reg 4 L port2_dst [3:0] $end
$var reg 4 M port3_dst [3:0] $end
$var reg 4 E grant_bus [3:0] $end
$var reg 2 F mux_sel0 [1:0] $end
$var reg 2 G mux_sel1 [1:0] $end
$var reg 2 H mux_sel2 [1:0] $end
$var reg 2 I mux_sel3 [1:0] $end
$var reg 1 O active0 $end
$var reg 1 P active1 $end
$var reg 1 Q active2 $end
$var reg 1 R active3 $end
$var reg 2 "L ptr0 [1:0] $end
$var reg 2 "M ptr1 [1:0] $end
$var reg 2 "N ptr2 [1:0] $end
$var reg 2 "O ptr3 [1:0] $end
$var reg 4 "P win_out0 [3:0] $end
$var reg 4 "Q win_out1 [3:0] $end
$var reg 4 "R win_out2 [3:0] $end
$var reg 4 "S win_out3 [3:0] $end
$var reg 4 "T reqs_out0 [3:0] $end
$var reg 4 "U reqs_out1 [3:0] $end
$var reg 4 "V reqs_out2 [3:0] $end
$var reg 4 "W reqs_out3 [3:0] $end
$upscope $end


$scope module mux0_i $end
$var reg 2 F mux_sel [1:0] $end
$var reg 16 S data_in0 [15:0] $end
$var reg 16 T data_in1 [15:0] $end
$var reg 16 U data_in2 [15:0] $end
$var reg 16 V data_in3 [15:0] $end
$var reg 1 "X arb_active $end
$var reg 8 "Y data_out [7:0] $end
$var reg 1 "Z valid_out $end
$upscope $end


$scope module mux1_i $end
$var reg 2 G mux_sel [1:0] $end
$var reg 16 S data_in0 [15:0] $end
$var reg 16 T data_in1 [15:0] $end
$var reg 16 U data_in2 [15:0] $end
$var reg 16 V data_in3 [15:0] $end
$var reg 1 "[ arb_active $end
$var reg 8 "\ data_out [7:0] $end
$var reg 1 "] valid_out $end
$upscope $end


$scope module mux2_i $end
$var reg 2 H mux_sel [1:0] $end
$var reg 16 S data_in0 [15:0] $end
$var reg 16 T data_in1 [15:0] $end
$var reg 16 U data_in2 [15:0] $end
$var reg 16 V data_in3 [15:0] $end
$var reg 1 "^ arb_active $end
$var reg 8 "_ data_out [7:0] $end
$var reg 1 "` valid_out $end
$upscope $end


$scope module mux3_i $end
$var reg 2 I mux_sel [1:0] $end
$var reg 16 S data_in0 [15:0] $end
$var reg 16 T data_in1 [15:0] $end
$var reg 16 U data_in2 [15:0] $end
$var reg 16 V data_in3 [15:0] $end
$var reg 1 "a arb_active $end
$var reg 8 "b data_out [7:0] $end
$var reg 1 "c valid_out $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0O
0P
0Q
0R
0!
0"
b0000000000000000 S
b0000000000000000 T
b0000000000000000 U
b0000000000000000 V
b0000 E
b00 F
b00 G
b00 H
b00 I
b0000 J
b0000 K
b0000 L
b0000 M
b0000 W
b00 "L
b00 "M
b00 "N
b00 "O
b0000 "T
b0000 "U
b0000 "V
b0000 "W
b0000 "P
b0000 "Q
b0000 "R
b0000 "S
b00000000 (
bxxxxxxxx &
bxxxx %
bxxxx $
b00000000 2
bxxxxxxxx 0
bxxxx /
bxxxx .
b00000000 :
bxxxxxxxx 8
bxxxx 7
bxxxx 6
b00000000 B
bxxxxxxxx @
bxxxx ?
bxxxx >
1`
0_
0f
0^
0g
b00 d
b00 b
bxxxxxxxx \
b0000 m
b00000000 a
b00 c
b00 e
b000 l
bxxxx Z
bxxxx [
bxxxxxxxxxxxxxxxx j
bxxxx i
bxxxx h
b000 k
1t
0s
0z
0r
0{
b00 x
b00 v
bxxxxxxxx p
b0000 "#
b00000000 u
b00 w
b00 y
b000 ""
bxxxx n
bxxxx o
bxxxxxxxxxxxxxxxx ~
bxxxx }
bxxxx |
b000 "!
1"*
0")
0"0
0"(
0"1
b00 ".
b00 ",
bxxxxxxxx "&
b0000 "7
b00000000 "+
b00 "-
b00 "/
b000 "6
bxxxx "$
bxxxx "%
bxxxxxxxxxxxxxxxx "4
bxxxx "3
bxxxx "2
b000 "5
1">
0"=
0"D
0"<
0"E
b00 "B
b00 "@
bxxxxxxxx ":
b0000 "K
b00000000 "?
b00 "A
b00 "C
b000 "J
bxxxx "8
bxxxx "9
bxxxxxxxxxxxxxxxx "H
bxxxx "G
bxxxx "F
b000 "I
0"Z
b00000000 "Y
0"]
b00000000 "\
0"`
b00000000 "_
0"c
b00000000 "b
xN
0X
0Y
0]
0q
0"'
0";
0"X
0"[
0"^
0"a
0)
0*
x#
0'
x-
01
x5
09
x=
0A
$end
b0000 i
b0000 h
b0000 }
b0000 |
b0000 "3
b0000 "2
b0000 "G
b0000 "F
#5
1!
1X
1)
#10
0!
0X
0)
#15
1!
1X
1)
#20
0!
0X
0)
#25
1!
1X
1)
#30
0!
0X
0)
#35
1!
1X
1)
#40
0!
0X
0)
#45
1!
1X
1)
1"
1*
1Y
#50
0!
0X
0)
#55
1!
1X
1)
#60
0!
0X
0)
#65
1!
1X
1)
#70
0!
0X
0)
#75
1!
1X
1)
#80
0!
0X
0)
#85
1!
1X
1)
#90
0!
0X
0)
#95
1!
1X
1)
#100
0!
0X
0)
#105
1!
1X
1)
1-
b0001 .
b0001 n
bxxxxxxxxxxxx0001 ~
b1100 /
b1100 o
bxxxxxxxx11000001 ~
b10110000 0
b10110000 p
b1011000011000001 ~
#110
0!
0X
0)
#115
1!
1X
1)
b001 "!
b0001 "#
0t
0-
b0000 .
b0000 n
b1011000011000000 ~
b0000 /
b0000 o
b1011000000000000 ~
b00000000 0
b00000000 p
b0000000000000000 ~
b11000001 u
b1100 }
b0001 |
b1100 K
b01 w
b0010 "V
b0010 "W
b0010 "R
b0010 "S
b10 y
1z
#120
0!
0X
0)
#125
1!
1X
1)
b01 v
b01 H
b01 I
b10 w
#130
0!
0X
0)
#135
1!
1X
1)
b10 v
b10 x
1r
b0010 W
b0010 E
1q
b11 w
1{
#140
0!
0X
0)
#145
1!
1X
1)
b1011000011000001 T
b001 ""
b0000 "#
1t
b11 v
1Q
1"^
1R
1"a
b10 "N
b10 "O
b10110000 "b
b10110000 B
1"c
1A
b10110000 "_
b10110000 :
1"`
19
b00000000 u
b0000 }
b0000 |
b0000 K
b00 w
0r
0{
b0000 E
0q
b0000 "V
b0000 "W
b0000 "R
b0000 "S
b00 y
0z
b0000 W
#150
0!
0X
0)
#155
1!
1X
1)
b00 v
0Q
0"^
0R
0"a
b00 H
b00 I
b00000000 "_
b00000000 :
0"`
09
b00000000 "b
b00000000 B
0"c
0A
#160
0!
0X
0)
#165
1!
1X
1)
#170
0!
0X
0)
#175
1!
1X
1)
#180
0!
0X
0)
#185
1!
1X
1)
#190
0!
0X
0)
#195
1!
1X
1)
#200
0!
0X
0)
#205
1!
1X
1)
#210
0!
0X
0)
#215
1!
1X
1)
#220
0!
0X
0)
#225
1!
1X
1)
#230
0!
0X
0)
#235
1!
1X
1)
#240
0!
0X
0)
#245
1!
1X
1)
#250
0!
0X
0)
#255
1!
1X
1)
#260
0!
0X
0)
#265
1!
1X
1)
#270
0!
0X
0)
#275
1!
1X
1)
#280
0!
0X
0)
#285
1!
1X
1)
#290
0!
0X
0)
#295
1!
1X
1)
#300
0!
0X
0)
#305
1!
1X
1)
#310
0!
0X
0)
#315
1!
1X
1)
#320
0!
0X
0)
#325
1!
1X
1)
1=
b1000 >
b1000 "8
bxxxxxxxxxxxx1000 "H
b0001 ?
b0001 "9
bxxxxxxxx00011000 "H
b00110011 @
b00110011 ":
b0011001100011000 "H
#330
0!
0X
0)
#335
1!
1X
1)
b001 "I
b0001 "K
0">
0=
b0000 >
b0000 "8
b0011001100010000 "H
b0000 ?
b0000 "9
b0011001100000000 "H
b00000000 @
b00000000 ":
b0000000000000000 "H
b00011000 "?
b0001 "G
b1000 "F
b0001 M
b01 "A
b1000 "T
b1000 "P
b01 "C
1"D
#340
0!
0X
0)
#345
1!
1X
1)
b01 "@
b11 F
b10 "A
#350
0!
0X
0)
#355
1!
1X
1)
b10 "@
b01 "B
1"<
b1000 W
b1000 E
1";
b11 "A
1"E
#360
0!
0X
0)
#365
1!
1X
1)
b0011001100011000 V
b001 "J
b0000 "K
1">
b11 "@
1O
1"X
b00110011 "Y
b00110011 (
1"Z
1'
b00000000 "?
b0000 "G
b0000 "F
b0000 M
b00 "A
0"<
0"E
b0000 E
0";
b0000 "T
b0000 "P
b00 "C
0"D
b0000 W
#370
0!
0X
0)
#375
1!
1X
1)
b00 "@
0O
0"X
b00 F
b00000000 "Y
b00000000 (
0"Z
0'
#380
0!
0X
0)
#385
1!
1X
1)
#390
0!
0X
0)
#395
1!
1X
1)
#400
0!
0X
0)
#405
1!
1X
1)
#410
0!
0X
0)
#415
1!
1X
1)
#420
0!
0X
0)
#425
1!
1X
1)
#430
0!
0X
0)
#435
1!
1X
1)
#440
0!
0X
0)
#445
1!
1X
1)
#450
0!
0X
0)
#455
1!
1X
1)
#460
0!
0X
0)
#465
1!
1X
1)
#470
0!
0X
0)
#475
1!
1X
1)
#480
0!
0X
0)
#485
1!
1X
1)
#490
0!
0X
0)
#495
1!
1X
1)
#500
0!
0X
0)
#505
1!
1X
1)
#510
0!
0X
0)
#515
1!
1X
1)
#520
0!
0X
0)
#525
1!
1X
1)
#530
0!
0X
0)
#535
1!
1X
1)
#540
0!
0X
0)
#545
1!
1X
1)
#550
0!
0X
0)
#555
1!
1X
1)
#560
0!
0X
0)
#565
1!
1X
1)
#570
0!
0X
0)
#575
1!
1X
1)
#580
0!
0X
0)
#585
1!
1X
1)
#590
0!
0X
0)
#595
1!
1X
1)
1=
b1000 >
b1000 "8
b0000000000001000 "H
b1111 ?
b1111 "9
b0000000011111000 "H
b11101110 @
b11101110 ":
b1110111011111000 "H
#600
0!
0X
0)
#605
1!
1X
1)
b010 "I
b0001 "K
0">
0=
b0000 >
b0000 "8
b1110111011110000 "H
b0000 ?
b0000 "9
b1110111000000000 "H
b00000000 @
b00000000 ":
b0000000000000000 "H
b11111000 "?
b1111 "G
b1000 "F
b1111 M
b01 "A
b1000 "T
b1000 "U
b1000 "V
b1000 "W
b1000 "P
b1000 "Q
b1000 "R
b1000 "S
b11 "C
1"D
#610
0!
0X
0)
#615
1!
1X
1)
b01 "@
b11 F
b11 G
b11 H
b11 I
b10 "A
#620
0!
0X
0)
#625
1!
1X
1)
b10 "@
b11 "B
1-
b1000 .
b1000 n
b0000000000001000 ~
b0101 /
b0101 o
b0000000001011000 ~
b11001100 0
b11001100 p
b1100110001011000 ~
1"<
b1000 W
b1000 E
1";
b11 "A
1"E
#630
0!
0X
0)
#635
1!
1X
1)
b010 "!
b0001 "#
0t
b1110111011111000 V
b010 "J
b0000 "K
1">
b11 "@
0-
b0000 .
b0000 n
b1100110001010000 ~
b0000 /
b0000 o
b1100110000000000 ~
b00000000 0
b00000000 p
b0000000000000000 ~
1O
1"X
1P
1"[
1Q
1"^
1R
1"a
b00 "N
b00 "O
b01011000 u
b0101 }
b1000 |
b0101 K
b01 w
b11101110 "b
b11101110 B
1"c
1A
b11101110 "_
b11101110 :
1"`
19
b11101110 "\
b11101110 2
1"]
11
b11101110 "Y
b11101110 (
1"Z
1'
b00000000 "?
b0000 "G
b0000 "F
b0000 M
b00 "A
0"<
0"E
b0000 E
0";
b0010 "T
b0000 "U
b0010 "V
b0000 "W
b0010 "P
b0000 "Q
b0010 "R
b0000 "S
b10 y
1z
b00 "C
0"D
b0000 W
#640
0!
0X
0)
#645
1!
1X
1)
b01 v
b00 "@
0O
0"X
0P
0"[
0Q
0"^
0R
0"a
b01 F
b00 G
b01 H
b00 I
b10 w
b00000000 "Y
b00000000 (
0"Z
0'
b00000000 "\
b00000000 2
0"]
01
b00000000 "_
b00000000 :
0"`
09
b00000000 "b
b00000000 B
0"c
0A
#650
0!
0X
0)
#655
1!
1X
1)
b10 v
1r
b0010 W
b0010 E
1q
b11 w
1{
#660
0!
0X
0)
#665
1!
1X
1)
b1100110001011000 T
b010 ""
b0000 "#
1t
b11 v
1O
1"X
1Q
1"^
b10 "L
b10 "N
b11001100 "_
b11001100 :
1"`
19
b11001100 "Y
b11001100 (
1"Z
1'
b00000000 u
b0000 }
b0000 |
b0000 K
b00 w
0r
0{
b0000 E
0q
b0000 "T
b0000 "V
b0000 "P
b0000 "R
b00 y
0z
b0000 W
#670
0!
0X
0)
#675
1!
1X
1)
b00 v
0O
0"X
0Q
0"^
b00 F
b00 H
b00000000 "Y
b00000000 (
0"Z
0'
b00000000 "_
b00000000 :
0"`
09
#680
0!
0X
0)
#685
1!
1X
1)
#690
0!
0X
0)
#695
1!
1X
1)
#700
0!
0X
0)
#705
1!
1X
1)
#710
0!
0X
0)
#715
1!
1X
1)
#720
0!
0X
0)
#725
1!
1X
1)
#730
0!
0X
0)
#735
1!
1X
1)
#740
0!
0X
0)
#745
1!
1X
1)
#750
0!
0X
0)
#755
1!
1X
1)
#760
0!
0X
0)
#765
1!
1X
1)
#770
0!
0X
0)
#775
1!
1X
1)
#780
0!
0X
0)
#785
1!
1X
1)
#790
0!
0X
0)
#795
1!
1X
1)
#800
0!
0X
0)
#805
1!
1X
1)
#810
0!
0X
0)
#815
1!
1X
1)
#820
0!
0X
0)
#825
1!
1X
1)
#830
0!
0X
0)
#835
1!
1X
1)
#840
0!
0X
0)
#845
1!
1X
1)
#850
0!
0X
0)
#855
1!
1X
1)
#860
0!
0X
0)
#865
1!
1X
1)
#870
0!
0X
0)
#875
1!
1X
1)
#880
0!
0X
0)
#885
1!
1X
1)
#890
0!
0X
0)
#895
1!
1X
1)
#900
0!
0X
0)
#905
1!
1X
1)
#910
0!
0X
0)
#915
1!
1X
1)
#920
0!
0X
0)
#925
1!
1X
1)
#930
0!
0X
0)
#935
1!
1X
1)
#940
0!
0X
0)
#945
1!
1X
1)
#950
0!
0X
0)
#955
1!
1X
1)
#960
0!
0X
0)
#965
1!
1X
1)
#970
0!
0X
0)
#975
1!
1X
1)
#980
0!
0X
0)
#985
1!
1X
1)
#990
0!
0X
0)
#995
1!
1X
1)
#1000
0!
0X
0)
#1005
1!
1X
1)
#1010
0!
0X
0)
#1015
1!
1X
1)
#1020
0!
0X
0)
#1025
1!
1X
1)
#1030
0!
0X
0)
#1035
1!
1X
1)
