<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—lsu—el2_lsu_clkdomain.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    04-11-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #7fff00;">
        75.0%
    </td>
    <td class="headerCovSummaryEntry">
        30
    </td>
    <td class="headerCovSummaryEntry">
        40
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    riscv-dv__riscv_pmp_disable_all_regions_test_veer
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #a9a9a9;">
        0.0%
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L2"><span class="lineNum">       2</span>              : //</span>
<span id="L3"><span class="lineNum">       3</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L4"><span class="lineNum">       4</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L5"><span class="lineNum">       5</span>              : // You may obtain a copy of the License at</span>
<span id="L6"><span class="lineNum">       6</span>              : //</span>
<span id="L7"><span class="lineNum">       7</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L8"><span class="lineNum">       8</span>              : //</span>
<span id="L9"><span class="lineNum">       9</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L10"><span class="lineNum">      10</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L11"><span class="lineNum">      11</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L12"><span class="lineNum">      12</span>              : // See the License for the specific language governing permissions and</span>
<span id="L13"><span class="lineNum">      13</span>              : // limitations under the License.</span>
<span id="L14"><span class="lineNum">      14</span>              : </span>
<span id="L15"><span class="lineNum">      15</span>              : //********************************************************************************</span>
<span id="L16"><span class="lineNum">      16</span>              : // $Id$</span>
<span id="L17"><span class="lineNum">      17</span>              : //</span>
<span id="L18"><span class="lineNum">      18</span>              : //</span>
<span id="L19"><span class="lineNum">      19</span>              : // Owner:</span>
<span id="L20"><span class="lineNum">      20</span>              : // Function: Clock Generation Block</span>
<span id="L21"><span class="lineNum">      21</span>              : // Comments: All the clocks are generate here</span>
<span id="L22"><span class="lineNum">      22</span>              : //</span>
<span id="L23"><span class="lineNum">      23</span>              : // //********************************************************************************</span>
<span id="L24"><span class="lineNum">      24</span>              : </span>
<span id="L25"><span class="lineNum">      25</span>              : </span>
<span id="L26"><span class="lineNum">      26</span>              : module el2_lsu_clkdomain</span>
<span id="L27"><span class="lineNum">      27</span>              : import el2_pkg::*;</span>
<span id="L28"><span class="lineNum">      28</span>              : #(</span>
<span id="L29"><span class="lineNum">      29</span>              : `include "el2_param.vh"</span>
<span id="L30"><span class="lineNum">      30</span>              : )(</span>
<span id="L31"><span class="lineNum">      31</span> <span class="tlaGNC tlaBgGNC">      572864 :    input logic      clk,                               // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaGNC">      572864 :    input logic      active_clk,                        // Clock only while core active.  Through two clock headers. For flops without second clock header built in.</span></span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaGNC">           6 :    input logic      rst_l,                             // reset, active low</span></span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic      dec_tlu_force_halt,                // This will be high till TLU goes to debug halt</span></span>
<span id="L35"><span class="lineNum">      35</span>              : </span>
<span id="L36"><span class="lineNum">      36</span>              :    // Inputs</span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaUNC">           0 :    input logic      clk_override,                      // chciken bit to turn off clock gating</span></span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaUNC">           0 :    input logic      dma_dccm_req,                      // dma is active</span></span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaUNC">           0 :    input logic      ldst_stbuf_reqvld_r,               // allocating in to the store queue</span></span>
<span id="L40"><span class="lineNum">      40</span>              : </span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaUNC">           0 :    input logic      stbuf_reqvld_any,                  // stbuf is draining</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaUNC">           0 :    input logic      stbuf_reqvld_flushed_any,          // instruction going to stbuf is flushed</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaGNC tlaBgGNC">       21304 :    input logic      lsu_busreq_r,                      // busreq in r</span></span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaGNC">        7484 :    input logic      lsu_bus_buffer_pend_any,           // bus buffer has a pending bus entry</span></span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaGNC">       15236 :    input logic      lsu_bus_buffer_empty_any,          // external bus buffer is empty</span></span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaGNC">           6 :    input logic      lsu_stbuf_empty_any,               // stbuf is empty</span></span>
<span id="L47"><span class="lineNum">      47</span>              : </span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaGNC">           6 :    input logic      lsu_bus_clk_en,                    // bus clock enable</span></span>
<span id="L49"><span class="lineNum">      49</span>              : </span>
<span id="L50"><span class="lineNum">      50</span> <span class="tlaGNC">        2150 :    input el2_lsu_pkt_t  lsu_p,                        // lsu packet in decode</span></span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaGNC">        2142 :    input el2_lsu_pkt_t  lsu_pkt_d,                    // lsu packet in d</span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaGNC">        2140 :    input el2_lsu_pkt_t  lsu_pkt_m,                    // lsu packet in m</span></span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaGNC">        2140 :    input el2_lsu_pkt_t  lsu_pkt_r,                    // lsu packet in r</span></span>
<span id="L54"><span class="lineNum">      54</span>              : </span>
<span id="L55"><span class="lineNum">      55</span>              :    // Outputs</span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaGNC">       22896 :    output logic     lsu_bus_obuf_c1_clken,             // obuf clock enable</span></span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaGNC">       14818 :    output logic     lsu_busm_clken,                    // bus clock enable</span></span>
<span id="L58"><span class="lineNum">      58</span>              : </span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaGNC">      572864 :    output logic     lsu_c1_m_clk,                      // m pipe single pulse clock</span></span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaGNC">      572864 :    output logic     lsu_c1_r_clk,                      // r pipe single pulse clock</span></span>
<span id="L61"><span class="lineNum">      61</span>              : </span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaGNC">      572864 :    output logic     lsu_c2_m_clk,                      // m pipe double pulse clock</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaGNC">      572864 :    output logic     lsu_c2_r_clk,                      // r pipe double pulse clock</span></span>
<span id="L64"><span class="lineNum">      64</span>              : </span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaGNC">      572864 :    output logic     lsu_store_c1_m_clk,                // store in m</span></span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaGNC">      572864 :    output logic     lsu_store_c1_r_clk,                // store in r</span></span>
<span id="L67"><span class="lineNum">      67</span>              : </span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaGNC">      572864 :    output logic     lsu_stbuf_c1_clk,</span></span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic     lsu_bus_obuf_c1_clk,               // ibuf clock</span></span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaGNC tlaBgGNC">      572864 :    output logic     lsu_bus_ibuf_c1_clk,               // ibuf clock</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaGNC">      572864 :    output logic     lsu_bus_buf_c1_clk,                // ibuf clock</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic     lsu_busm_clk,                      // bus clock</span></span>
<span id="L73"><span class="lineNum">      73</span>              : </span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaGNC tlaBgGNC">      572864 :    output logic     lsu_free_c2_clk,                   // free double pulse clock</span></span>
<span id="L75"><span class="lineNum">      75</span>              : </span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic     scan_mode                          // Scan mode</span></span>
<span id="L77"><span class="lineNum">      77</span>              : );</span>
<span id="L78"><span class="lineNum">      78</span>              : </span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaGNC tlaBgGNC">       21644 :    logic lsu_c1_m_clken, lsu_c1_r_clken;</span></span>
<span id="L80"><span class="lineNum">      80</span> <span class="tlaGNC">       21644 :    logic lsu_c2_m_clken, lsu_c2_r_clken;</span></span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaGNC">       21644 :    logic lsu_c1_m_clken_q, lsu_c1_r_clken_q;</span></span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaGNC">        7652 :    logic lsu_store_c1_m_clken, lsu_store_c1_r_clken;</span></span>
<span id="L83"><span class="lineNum">      83</span>              : </span>
<span id="L84"><span class="lineNum">      84</span>              : </span>
<span id="L85"><span class="lineNum">      85</span> <span class="tlaUNC tlaBgUNC">           0 :    logic lsu_stbuf_c1_clken;</span></span>
<span id="L86"><span class="lineNum">      86</span> <span class="tlaGNC tlaBgGNC">       14818 :    logic lsu_bus_ibuf_c1_clken, lsu_bus_buf_c1_clken;</span></span>
<span id="L87"><span class="lineNum">      87</span>              : </span>
<span id="L88"><span class="lineNum">      88</span> <span class="tlaGNC">        5858 :    logic lsu_free_c1_clken, lsu_free_c1_clken_q, lsu_free_c2_clken;</span></span>
<span id="L89"><span class="lineNum">      89</span>              : </span>
<span id="L90"><span class="lineNum">      90</span>              :    //-------------------------------------------------------------------------------------------</span>
<span id="L91"><span class="lineNum">      91</span>              :    // Clock Enable logic</span>
<span id="L92"><span class="lineNum">      92</span>              :    //-------------------------------------------------------------------------------------------</span>
<span id="L93"><span class="lineNum">      93</span>              : </span>
<span id="L94"><span class="lineNum">      94</span>              :    assign lsu_c1_m_clken = lsu_p.valid | dma_dccm_req | clk_override;</span>
<span id="L95"><span class="lineNum">      95</span>              :    assign lsu_c1_r_clken = lsu_pkt_m.valid | lsu_c1_m_clken_q | clk_override;</span>
<span id="L96"><span class="lineNum">      96</span>              : </span>
<span id="L97"><span class="lineNum">      97</span>              :    assign lsu_c2_m_clken = lsu_c1_m_clken | lsu_c1_m_clken_q | clk_override;</span>
<span id="L98"><span class="lineNum">      98</span>              :    assign lsu_c2_r_clken = lsu_c1_r_clken | lsu_c1_r_clken_q | clk_override;</span>
<span id="L99"><span class="lineNum">      99</span>              : </span>
<span id="L100"><span class="lineNum">     100</span>              :    assign lsu_store_c1_m_clken = ((lsu_c1_m_clken &amp; lsu_pkt_d.store) | clk_override) ;</span>
<span id="L101"><span class="lineNum">     101</span>              :    assign lsu_store_c1_r_clken = ((lsu_c1_r_clken &amp; lsu_pkt_m.store) | clk_override) ;</span>
<span id="L102"><span class="lineNum">     102</span>              : </span>
<span id="L103"><span class="lineNum">     103</span>              :    assign lsu_stbuf_c1_clken = ldst_stbuf_reqvld_r | stbuf_reqvld_any | stbuf_reqvld_flushed_any | clk_override;</span>
<span id="L104"><span class="lineNum">     104</span>              :    assign lsu_bus_ibuf_c1_clken = lsu_busreq_r | clk_override;</span>
<span id="L105"><span class="lineNum">     105</span>              :    assign lsu_bus_obuf_c1_clken = (lsu_bus_buffer_pend_any | lsu_busreq_r | clk_override) &amp; lsu_bus_clk_en;</span>
<span id="L106"><span class="lineNum">     106</span>              :    assign lsu_bus_buf_c1_clken  = ~lsu_bus_buffer_empty_any | lsu_busreq_r | dec_tlu_force_halt | clk_override;</span>
<span id="L107"><span class="lineNum">     107</span>              : </span>
<span id="L108"><span class="lineNum">     108</span>              :    assign lsu_free_c1_clken = (lsu_p.valid | lsu_pkt_d.valid | lsu_pkt_m.valid | lsu_pkt_r.valid) |</span>
<span id="L109"><span class="lineNum">     109</span>              :                               ~lsu_bus_buffer_empty_any | ~lsu_stbuf_empty_any | clk_override;</span>
<span id="L110"><span class="lineNum">     110</span>              :    assign lsu_free_c2_clken = lsu_free_c1_clken | lsu_free_c1_clken_q | clk_override;</span>
<span id="L111"><span class="lineNum">     111</span>              : </span>
<span id="L112"><span class="lineNum">     112</span>              :     // Flops</span>
<span id="L113"><span class="lineNum">     113</span>              :    rvdff #(1) lsu_free_c1_clkenff (.din(lsu_free_c1_clken), .dout(lsu_free_c1_clken_q), .clk(active_clk), .*);</span>
<span id="L114"><span class="lineNum">     114</span>              : </span>
<span id="L115"><span class="lineNum">     115</span>              :    rvdff #(1) lsu_c1_m_clkenff (.din(lsu_c1_m_clken), .dout(lsu_c1_m_clken_q), .clk(lsu_free_c2_clk), .*);</span>
<span id="L116"><span class="lineNum">     116</span>              :    rvdff #(1) lsu_c1_r_clkenff (.din(lsu_c1_r_clken), .dout(lsu_c1_r_clken_q), .clk(lsu_free_c2_clk), .*);</span>
<span id="L117"><span class="lineNum">     117</span>              : </span>
<span id="L118"><span class="lineNum">     118</span>              :    // Clock Headers</span>
<span id="L119"><span class="lineNum">     119</span>              :    rvoclkhdr lsu_c1m_cgc ( .en(lsu_c1_m_clken), .l1clk(lsu_c1_m_clk), .* );</span>
<span id="L120"><span class="lineNum">     120</span>              :    rvoclkhdr lsu_c1r_cgc ( .en(lsu_c1_r_clken), .l1clk(lsu_c1_r_clk), .* );</span>
<span id="L121"><span class="lineNum">     121</span>              : </span>
<span id="L122"><span class="lineNum">     122</span>              :    rvoclkhdr lsu_c2m_cgc ( .en(lsu_c2_m_clken), .l1clk(lsu_c2_m_clk), .* );</span>
<span id="L123"><span class="lineNum">     123</span>              :    rvoclkhdr lsu_c2r_cgc ( .en(lsu_c2_r_clken), .l1clk(lsu_c2_r_clk), .* );</span>
<span id="L124"><span class="lineNum">     124</span>              : </span>
<span id="L125"><span class="lineNum">     125</span>              :    rvoclkhdr lsu_store_c1m_cgc (.en(lsu_store_c1_m_clken), .l1clk(lsu_store_c1_m_clk), .*);</span>
<span id="L126"><span class="lineNum">     126</span>              :    rvoclkhdr lsu_store_c1r_cgc (.en(lsu_store_c1_r_clken), .l1clk(lsu_store_c1_r_clk), .*);</span>
<span id="L127"><span class="lineNum">     127</span>              : </span>
<span id="L128"><span class="lineNum">     128</span>              :    rvoclkhdr lsu_stbuf_c1_cgc ( .en(lsu_stbuf_c1_clken), .l1clk(lsu_stbuf_c1_clk), .* );</span>
<span id="L129"><span class="lineNum">     129</span>              :    rvoclkhdr lsu_bus_ibuf_c1_cgc ( .en(lsu_bus_ibuf_c1_clken), .l1clk(lsu_bus_ibuf_c1_clk), .* );</span>
<span id="L130"><span class="lineNum">     130</span>              :    rvoclkhdr lsu_bus_buf_c1_cgc  ( .en(lsu_bus_buf_c1_clken),  .l1clk(lsu_bus_buf_c1_clk), .* );</span>
<span id="L131"><span class="lineNum">     131</span>              : </span>
<span id="L132"><span class="lineNum">     132</span>              :    assign lsu_busm_clken = (~lsu_bus_buffer_empty_any | lsu_busreq_r | clk_override) &amp; lsu_bus_clk_en;</span>
<span id="L133"><span class="lineNum">     133</span>              : </span>
<span id="L134"><span class="lineNum">     134</span>              : `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L135"><span class="lineNum">     135</span>              :    assign lsu_busm_clk = 1'b0;</span>
<span id="L136"><span class="lineNum">     136</span>              :    assign lsu_bus_obuf_c1_clk = 1'b0;</span>
<span id="L137"><span class="lineNum">     137</span>              : `else</span>
<span id="L138"><span class="lineNum">     138</span>              :    rvclkhdr  lsu_bus_obuf_c1_cgc ( .en(lsu_bus_obuf_c1_clken), .l1clk(lsu_bus_obuf_c1_clk), .* );</span>
<span id="L139"><span class="lineNum">     139</span>              :    rvclkhdr  lsu_busm_cgc (.en(lsu_busm_clken), .l1clk(lsu_busm_clk), .*);</span>
<span id="L140"><span class="lineNum">     140</span>              : `endif</span>
<span id="L141"><span class="lineNum">     141</span>              : </span>
<span id="L142"><span class="lineNum">     142</span>              :    rvoclkhdr lsu_free_cgc (.en(lsu_free_c2_clken), .l1clk(lsu_free_c2_clk), .*);</span>
<span id="L143"><span class="lineNum">     143</span>              : </span>
<span id="L144"><span class="lineNum">     144</span>              : endmodule</span>
<span id="L145"><span class="lineNum">     145</span>              : </span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
