
Parabeep V0.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003ca4  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000068  20000000  00003ca4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  00020068  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  00020068  2**0
                  CONTENTS
  4 .bss          000000bc  20000068  00003d10  00020068  2**3
                  ALLOC
  5 .stack        0000c004  20000124  00003dcc  00020068  2**0
                  ALLOC
  6 .ARM.attributes 0000002c  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001ba8d  00000000  00000000  000200ed  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002311  00000000  00000000  0003bb7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000134a  00000000  00000000  0003de8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000318  00000000  00000000  0003f1d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000520  00000000  00000000  0003f4ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00023c5c  00000000  00000000  0003fa0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000076e8  00000000  00000000  00063669  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000ce8ba  00000000  00000000  0006ad51  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00000e2c  00000000  00000000  0013960c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	28 c1 00 20 65 06 00 00 61 06 00 00 61 06 00 00     (.. e...a...a...
      10:	61 06 00 00 61 06 00 00 61 06 00 00 00 00 00 00     a...a...a.......
	...
      2c:	61 06 00 00 61 06 00 00 00 00 00 00 61 06 00 00     a...a.......a...
      3c:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
      4c:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
      5c:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
      6c:	0d 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     ....a...a...a...
      7c:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
      8c:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
      9c:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
      ac:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
      bc:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
      cc:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
      dc:	61 06 00 00 61 06 00 00 61 06 00 00 00 00 00 00     a...a...a.......
	...
      f4:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     104:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     114:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     124:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     134:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     144:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     154:	61 06 00 00 00 00 00 00 00 00 00 00 00 00 00 00     a...............
	...
     180:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     190:	00 00 00 00 61 06 00 00 61 06 00 00 61 06 00 00     ....a...a...a...
     1a0:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     1b0:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     1c0:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     1d0:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     1e0:	61 06 00 00 61 06 00 00 61 06 00 00 11 05 00 00     a...a...a.......
     1f0:	61 06 00 00 25 05 00 00 61 06 00 00 61 06 00 00     a...%...a...a...
     200:	61 06 00 00 00 00 00 00 00 00 00 00 61 06 00 00     a...........a...
     210:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     220:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     230:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     240:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     250:	61 06 00 00 61 06 00 00 61 06 00 00 61 06 00 00     a...a...a...a...
     260:	00 00 00 00                                         ....

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	20000068 	.word	0x20000068
     280:	00000000 	.word	0x00000000
     284:	00003ca4 	.word	0x00003ca4

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00003ca4 	.word	0x00003ca4
     2c4:	2000006c 	.word	0x2000006c
     2c8:	00003ca4 	.word	0x00003ca4
     2cc:	00000000 	.word	0x00000000

000002d0 <adxlWriteByte>:
    u8_t rx = spiDataIn(SPI0);
    pinHigh(cs_accel);
    return rx;
}

void adxlWriteByte(u8_t address, u8_t data) {
     2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     2d2:	460f      	mov	r7, r1
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
}


inline static void pinLow(Pin p) {
	PORT->Group[p.group].OUTCLR.reg = (1<<p.pin);
     2d4:	4c07      	ldr	r4, [pc, #28]	; (2f4 <adxlWriteByte+0x24>)
     2d6:	f44f 6500 	mov.w	r5, #2048	; 0x800
     2da:	6165      	str	r5, [r4, #20]
    pinLow(cs_accel);
    spiDataOut(SPI0, address);
     2dc:	4601      	mov	r1, r0
     2de:	2000      	movs	r0, #0
     2e0:	4e05      	ldr	r6, [pc, #20]	; (2f8 <adxlWriteByte+0x28>)
     2e2:	47b0      	blx	r6
    delay_us(1);
     2e4:	2001      	movs	r0, #1
     2e6:	4b05      	ldr	r3, [pc, #20]	; (2fc <adxlWriteByte+0x2c>)
     2e8:	4798      	blx	r3
    spiDataOut(SPI0, data);
     2ea:	4639      	mov	r1, r7
     2ec:	2000      	movs	r0, #0
     2ee:	47b0      	blx	r6
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
     2f0:	61a5      	str	r5, [r4, #24]
     2f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     2f4:	41008000 	.word	0x41008000
     2f8:	00001065 	.word	0x00001065
     2fc:	00000585 	.word	0x00000585

00000300 <ADXLgetAccelData>:
    pinHigh(cs_accel);
}

void ADXLgetAccelData() {
     300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	PORT->Group[p.group].OUTCLR.reg = (1<<p.pin);
     302:	4e12      	ldr	r6, [pc, #72]	; (34c <ADXLgetAccelData+0x4c>)
     304:	f44f 6700 	mov.w	r7, #2048	; 0x800
     308:	6177      	str	r7, [r6, #20]

    pinLow(cs_accel);
    spiDataOut(SPI0, ADXL345_REG_DATAX0 | READ_BIT | MULTI_BIT);
     30a:	21f2      	movs	r1, #242	; 0xf2
     30c:	2000      	movs	r0, #0
     30e:	4b10      	ldr	r3, [pc, #64]	; (350 <ADXLgetAccelData+0x50>)
     310:	4798      	blx	r3
    sample.ADXLX0 = spiDataIn(SPI0);
     312:	2000      	movs	r0, #0
     314:	4d0f      	ldr	r5, [pc, #60]	; (354 <ADXLgetAccelData+0x54>)
     316:	47a8      	blx	r5
     318:	4c0f      	ldr	r4, [pc, #60]	; (358 <ADXLgetAccelData+0x58>)
     31a:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
    sample.ADXLX1 = spiDataIn(SPI0);
     31e:	2000      	movs	r0, #0
     320:	47a8      	blx	r5
     322:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
    sample.ADXLY0 = spiDataIn(SPI0);
     326:	2000      	movs	r0, #0
     328:	47a8      	blx	r5
     32a:	f884 0052 	strb.w	r0, [r4, #82]	; 0x52
    sample.ADXLY1 = spiDataIn(SPI0);
     32e:	2000      	movs	r0, #0
     330:	47a8      	blx	r5
     332:	f884 0053 	strb.w	r0, [r4, #83]	; 0x53
    sample.ADXLZ0 = spiDataIn(SPI0);
     336:	2000      	movs	r0, #0
     338:	47a8      	blx	r5
     33a:	f884 0054 	strb.w	r0, [r4, #84]	; 0x54
    sample.ADXLZ1 = spiDataIn(SPI0);
     33e:	2000      	movs	r0, #0
     340:	47a8      	blx	r5
     342:	f884 0055 	strb.w	r0, [r4, #85]	; 0x55
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
     346:	61b7      	str	r7, [r6, #24]
     348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     34a:	bf00      	nop
     34c:	41008000 	.word	0x41008000
     350:	00001065 	.word	0x00001065
     354:	0000111d 	.word	0x0000111d
     358:	200000b8 	.word	0x200000b8

0000035c <buzzerTick>:
#include <util.h>



void buzzerTick(u32_t time) {
     35c:	4770      	bx	lr
	...

00000360 <enable_clock_generator_sync>:

void disconnect_gclk_from_peripheral(uint8_t gclk, uint8_t peripheral) {
    GCLK->PCHCTRL[peripheral].reg = 0;
}

static void enable_clock_generator_sync(uint8_t gclk, uint32_t source, uint16_t divisor, bool sync) {
     360:	b430      	push	{r4, r5}
    uint32_t divsel = 0;
    // The datasheet says 8 bits and max value of 512, how is that possible?
    if (divisor > 255) { // Generator 1 has 16 bits
     362:	2aff      	cmp	r2, #255	; 0xff
     364:	d81d      	bhi.n	3a2 <enable_clock_generator_sync+0x42>
    uint32_t divsel = 0;
     366:	2500      	movs	r5, #0
                break;
            }
        }
    }

    GCLK->GENCTRL[gclk].reg = GCLK_GENCTRL_SRC(source) | GCLK_GENCTRL_DIV(divisor) | divsel | GCLK_GENCTRL_OE | GCLK_GENCTRL_GENEN;
     368:	4604      	mov	r4, r0
     36a:	f001 010f 	and.w	r1, r1, #15
     36e:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
     372:	432a      	orrs	r2, r5
     374:	f442 6210 	orr.w	r2, r2, #2304	; 0x900
     378:	3008      	adds	r0, #8
     37a:	4910      	ldr	r1, [pc, #64]	; (3bc <enable_clock_generator_sync+0x5c>)
     37c:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
    if (sync)
     380:	b13b      	cbz	r3, 392 <enable_clock_generator_sync+0x32>
        while ((GCLK->SYNCBUSY.vec.GENCTRL & (1 << gclk)) != 0) {}
     382:	4b0e      	ldr	r3, [pc, #56]	; (3bc <enable_clock_generator_sync+0x5c>)
     384:	685b      	ldr	r3, [r3, #4]
     386:	f3c3 038b 	ubfx	r3, r3, #2, #12
     38a:	4123      	asrs	r3, r4
     38c:	f013 0f01 	tst.w	r3, #1
     390:	d1f7      	bne.n	382 <enable_clock_generator_sync+0x22>
}
     392:	bc30      	pop	{r4, r5}
     394:	4770      	bx	lr
                divisor = i - 1;
     396:	b2a2      	uxth	r2, r4
     398:	3a01      	subs	r2, #1
     39a:	b292      	uxth	r2, r2
        divsel = GCLK_GENCTRL_DIVSEL;
     39c:	f44f 5580 	mov.w	r5, #4096	; 0x1000
                break;
     3a0:	e7e2      	b.n	368 <enable_clock_generator_sync+0x8>
     3a2:	240f      	movs	r4, #15
        for (int i = 15; i > 0; i--) {
     3a4:	2c00      	cmp	r4, #0
     3a6:	dd06      	ble.n	3b6 <enable_clock_generator_sync+0x56>
            if (divisor & (1 << i)) {
     3a8:	fa42 f504 	asr.w	r5, r2, r4
     3ac:	f015 0f01 	tst.w	r5, #1
     3b0:	d1f1      	bne.n	396 <enable_clock_generator_sync+0x36>
        for (int i = 15; i > 0; i--) {
     3b2:	3c01      	subs	r4, #1
     3b4:	e7f6      	b.n	3a4 <enable_clock_generator_sync+0x44>
        divsel = GCLK_GENCTRL_DIVSEL;
     3b6:	f44f 5580 	mov.w	r5, #4096	; 0x1000
     3ba:	e7d5      	b.n	368 <enable_clock_generator_sync+0x8>
     3bc:	40001c00 	.word	0x40001c00

000003c0 <connect_gclk_to_peripheral>:
    GCLK->PCHCTRL[peripheral].reg = GCLK_PCHCTRL_CHEN | GCLK_PCHCTRL_GEN(gclk);
     3c0:	f000 000f 	and.w	r0, r0, #15
     3c4:	f040 0040 	orr.w	r0, r0, #64	; 0x40
     3c8:	3120      	adds	r1, #32
     3ca:	4b04      	ldr	r3, [pc, #16]	; (3dc <connect_gclk_to_peripheral+0x1c>)
     3cc:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
    while(GCLK->SYNCBUSY.reg != 0) {}
     3d0:	4b02      	ldr	r3, [pc, #8]	; (3dc <connect_gclk_to_peripheral+0x1c>)
     3d2:	685b      	ldr	r3, [r3, #4]
     3d4:	2b00      	cmp	r3, #0
     3d6:	d1fb      	bne.n	3d0 <connect_gclk_to_peripheral+0x10>
}
     3d8:	4770      	bx	lr
     3da:	bf00      	nop
     3dc:	40001c00 	.word	0x40001c00

000003e0 <init_clock_source_osculp32k>:

void init_clock_source_osculp32k(void) {
    // Calibration value is loaded at startup
    OSC32KCTRL->OSCULP32K.bit.EN1K = 0;
     3e0:	4b04      	ldr	r3, [pc, #16]	; (3f4 <init_clock_source_osculp32k+0x14>)
     3e2:	69da      	ldr	r2, [r3, #28]
     3e4:	f36f 0282 	bfc	r2, #2, #1
     3e8:	61da      	str	r2, [r3, #28]
    OSC32KCTRL->OSCULP32K.bit.EN32K = 1;
     3ea:	69da      	ldr	r2, [r3, #28]
     3ec:	f042 0202 	orr.w	r2, r2, #2
     3f0:	61da      	str	r2, [r3, #28]
     3f2:	4770      	bx	lr
     3f4:	40001400 	.word	0x40001400

000003f8 <enable_clock_generator>:
}

void enable_clock_generator(uint8_t gclk, uint32_t source, uint16_t divisor) {
     3f8:	b510      	push	{r4, lr}
    enable_clock_generator_sync(gclk, source, divisor, true);
     3fa:	2301      	movs	r3, #1
     3fc:	4c01      	ldr	r4, [pc, #4]	; (404 <enable_clock_generator+0xc>)
     3fe:	47a0      	blx	r4
     400:	bd10      	pop	{r4, pc}
     402:	bf00      	nop
     404:	00000361 	.word	0x00000361

00000408 <TC0Init>:
    while (!(OSCCTRL->Dpll[0].DPLLSTATUS.bit.LOCK || OSCCTRL->Dpll[0].DPLLSTATUS.bit.CLKRDY)) {}
}

volatile u8_t TC0Dur = 50;

void TC0Init() {
     408:	b508      	push	{r3, lr}

    enable_clock_generator(4, GCLK_GENCTRL_SRC_OSCULP32K, 32);
     40a:	2220      	movs	r2, #32
     40c:	2104      	movs	r1, #4
     40e:	4608      	mov	r0, r1
     410:	4b12      	ldr	r3, [pc, #72]	; (45c <TC0Init+0x54>)
     412:	4798      	blx	r3

    connect_gclk_to_peripheral(4, 9);
     414:	2109      	movs	r1, #9
     416:	2004      	movs	r0, #4
     418:	4b11      	ldr	r3, [pc, #68]	; (460 <TC0Init+0x58>)
     41a:	4798      	blx	r3

    MCLK->APBAMASK.reg |= MCLK_APBAMASK_TC0;
     41c:	4a11      	ldr	r2, [pc, #68]	; (464 <TC0Init+0x5c>)
     41e:	6953      	ldr	r3, [r2, #20]
     420:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     424:	6153      	str	r3, [r2, #20]

    TC0->COUNT8.CTRLA.reg = TC_CTRLA_SWRST;
     426:	2201      	movs	r2, #1
     428:	4b0f      	ldr	r3, [pc, #60]	; (468 <TC0Init+0x60>)
     42a:	601a      	str	r2, [r3, #0]
    while(TC0->COUNT8.SYNCBUSY.bit.SWRST);
     42c:	4b0e      	ldr	r3, [pc, #56]	; (468 <TC0Init+0x60>)
     42e:	691b      	ldr	r3, [r3, #16]
     430:	f013 0f01 	tst.w	r3, #1
     434:	d1fa      	bne.n	42c <TC0Init+0x24>

    TC0->COUNT8.CTRLA.reg = TC_CTRLA_MODE_COUNT8 |
     436:	4a0c      	ldr	r2, [pc, #48]	; (468 <TC0Init+0x60>)
     438:	2306      	movs	r3, #6
     43a:	6013      	str	r3, [r2, #0]
                            TC_CTRLA_PRESCALER_DIV1 |
                            TC_CTRLA_ENABLE;
    TC0->COUNT8.PERBUF.reg = TC0Dur;
     43c:	4b0b      	ldr	r3, [pc, #44]	; (46c <TC0Init+0x64>)
     43e:	781b      	ldrb	r3, [r3, #0]
     440:	b2db      	uxtb	r3, r3
     442:	f882 302f 	strb.w	r3, [r2, #47]	; 0x2f

    while(TC0->COUNT8.SYNCBUSY.bit.ENABLE);
     446:	4b08      	ldr	r3, [pc, #32]	; (468 <TC0Init+0x60>)
     448:	691b      	ldr	r3, [r3, #16]
     44a:	f013 0f02 	tst.w	r3, #2
     44e:	d1fa      	bne.n	446 <TC0Init+0x3e>
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     450:	f44f 6200 	mov.w	r2, #2048	; 0x800
     454:	4b06      	ldr	r3, [pc, #24]	; (470 <TC0Init+0x68>)
     456:	60da      	str	r2, [r3, #12]
     458:	bd08      	pop	{r3, pc}
     45a:	bf00      	nop
     45c:	000003f9 	.word	0x000003f9
     460:	000003c1 	.word	0x000003c1
     464:	40000800 	.word	0x40000800
     468:	40003800 	.word	0x40003800
     46c:	20000000 	.word	0x20000000
     470:	e000e100 	.word	0xe000e100

00000474 <TC0_enable_interupt>:
    NVIC_EnableIRQ(TC0_IRQn);
}

void TC0_enable_interupt() {
    TC0->COUNT8.INTENSET.reg = TC_INTENSET_OVF;
     474:	2201      	movs	r2, #1
     476:	4b01      	ldr	r3, [pc, #4]	; (47c <TC0_enable_interupt+0x8>)
     478:	725a      	strb	r2, [r3, #9]
     47a:	4770      	bx	lr
     47c:	40003800 	.word	0x40003800

00000480 <TC2Init>:
}


volatile u8_t TC2Dur = 50;

void TC2Init() { //buzzer
     480:	b508      	push	{r3, lr}

    enable_clock_generator(3, GCLK_GENCTRL_SRC_DFLL, 32);
     482:	2220      	movs	r2, #32
     484:	2106      	movs	r1, #6
     486:	2003      	movs	r0, #3
     488:	4b12      	ldr	r3, [pc, #72]	; (4d4 <TC2Init+0x54>)
     48a:	4798      	blx	r3

    connect_gclk_to_peripheral(3, 26);
     48c:	211a      	movs	r1, #26
     48e:	2003      	movs	r0, #3
     490:	4b11      	ldr	r3, [pc, #68]	; (4d8 <TC2Init+0x58>)
     492:	4798      	blx	r3

    MCLK->APBBMASK.reg |= MCLK_APBBMASK_TC2;
     494:	4a11      	ldr	r2, [pc, #68]	; (4dc <TC2Init+0x5c>)
     496:	6993      	ldr	r3, [r2, #24]
     498:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     49c:	6193      	str	r3, [r2, #24]

    TC2->COUNT8.CTRLA.reg = TC_CTRLA_SWRST;
     49e:	2201      	movs	r2, #1
     4a0:	4b0f      	ldr	r3, [pc, #60]	; (4e0 <TC2Init+0x60>)
     4a2:	601a      	str	r2, [r3, #0]
    while(TC2->COUNT8.SYNCBUSY.bit.SWRST);
     4a4:	4b0e      	ldr	r3, [pc, #56]	; (4e0 <TC2Init+0x60>)
     4a6:	691b      	ldr	r3, [r3, #16]
     4a8:	f013 0f01 	tst.w	r3, #1
     4ac:	d1fa      	bne.n	4a4 <TC2Init+0x24>
    //TC0->COUNT16.CTRLBSET.reg = TC_CTRLBSET_ONESHOT;
    TC2->COUNT8.CTRLA.reg = TC_CTRLA_MODE_COUNT8 |
     4ae:	4a0c      	ldr	r2, [pc, #48]	; (4e0 <TC2Init+0x60>)
     4b0:	f240 2306 	movw	r3, #518	; 0x206
     4b4:	6013      	str	r3, [r2, #0]
                            TC_CTRLA_PRESCALER_DIV4 |
                            TC_CTRLA_ENABLE;
    TC2->COUNT8.PERBUF.reg = TC2Dur;
     4b6:	4b0b      	ldr	r3, [pc, #44]	; (4e4 <TC2Init+0x64>)
     4b8:	785b      	ldrb	r3, [r3, #1]
     4ba:	b2db      	uxtb	r3, r3
     4bc:	f882 302f 	strb.w	r3, [r2, #47]	; 0x2f

    while(TC2->COUNT8.SYNCBUSY.bit.ENABLE);
     4c0:	4b07      	ldr	r3, [pc, #28]	; (4e0 <TC2Init+0x60>)
     4c2:	691b      	ldr	r3, [r3, #16]
     4c4:	f013 0f02 	tst.w	r3, #2
     4c8:	d1fa      	bne.n	4c0 <TC2Init+0x40>
     4ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     4ce:	4b06      	ldr	r3, [pc, #24]	; (4e8 <TC2Init+0x68>)
     4d0:	60da      	str	r2, [r3, #12]
     4d2:	bd08      	pop	{r3, pc}
     4d4:	000003f9 	.word	0x000003f9
     4d8:	000003c1 	.word	0x000003c1
     4dc:	40000800 	.word	0x40000800
     4e0:	4101a000 	.word	0x4101a000
     4e4:	20000000 	.word	0x20000000
     4e8:	e000e100 	.word	0xe000e100

000004ec <TC2_enable_interupt>:
    NVIC_EnableIRQ(TC2_IRQn);
}

void TC2_enable_interupt() { //buzzer
    TC2->COUNT8.INTENSET.reg = TC_INTENSET_OVF;
     4ec:	2201      	movs	r2, #1
     4ee:	4b01      	ldr	r3, [pc, #4]	; (4f4 <TC2_enable_interupt+0x8>)
     4f0:	725a      	strb	r2, [r3, #9]
     4f2:	4770      	bx	lr
     4f4:	4101a000 	.word	0x4101a000

000004f8 <TC2_disable_interupt>:
}

void TC2_disable_interupt() { //buzzer
    TC2->COUNT8.INTENCLR.reg = TC_INTENCLR_OVF;
     4f8:	2201      	movs	r2, #1
     4fa:	4b04      	ldr	r3, [pc, #16]	; (50c <TC2_disable_interupt+0x14>)
     4fc:	721a      	strb	r2, [r3, #8]
	PORT->Group[p.group].OUTCLR.reg = (1<<p.pin);
     4fe:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
     502:	f5a3 3390 	sub.w	r3, r3, #73728	; 0x12000
     506:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
     50a:	4770      	bx	lr
     50c:	4101a000 	.word	0x4101a000

00000510 <TC0_Handler>:
    pinLow(BuzzerPin);
}


void TC0_Handler(void) {
    TC0->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
     510:	2301      	movs	r3, #1
     512:	4a02      	ldr	r2, [pc, #8]	; (51c <TC0_Handler+0xc>)
     514:	7293      	strb	r3, [r2, #10]
    sample.takeSample = true;
     516:	4a02      	ldr	r2, [pc, #8]	; (520 <TC0_Handler+0x10>)
     518:	7213      	strb	r3, [r2, #8]
     51a:	4770      	bx	lr
     51c:	40003800 	.word	0x40003800
     520:	200000b8 	.word	0x200000b8

00000524 <TC2_Handler>:
}


void TC2_Handler(void) {
    TC2->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
     524:	2201      	movs	r2, #1
     526:	4b04      	ldr	r3, [pc, #16]	; (538 <TC2_Handler+0x14>)
     528:	729a      	strb	r2, [r3, #10]
}


inline static void pinToggle(Pin p) {
	PORT->Group[p.group].OUTTGL.reg = (1<<p.pin);
     52a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
     52e:	f5a3 3390 	sub.w	r3, r3, #73728	; 0x12000
     532:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
     536:	4770      	bx	lr
     538:	4101a000 	.word	0x4101a000

0000053c <delayInit>:
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     53c:	2200      	movs	r2, #0
     53e:	4b04      	ldr	r3, [pc, #16]	; (550 <delayInit+0x14>)
     540:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23


void delayInit(void) {
    NVIC_SetPriority(SysTick_IRQn, 0x0);

    SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
     544:	2205      	movs	r2, #5
     546:	f5a3 634f 	sub.w	r3, r3, #3312	; 0xcf0
     54a:	601a      	str	r2, [r3, #0]
     54c:	4770      	bx	lr
     54e:	bf00      	nop
     550:	e000ed00 	.word	0xe000ed00

00000554 <delay_ms>:

    }
}

void delay_ms(uint32_t n) {
    while (n--) {
     554:	e003      	b.n	55e <delay_ms+0xa>
        SysTick->CTRL = 0;
     556:	2100      	movs	r1, #0
     558:	4b09      	ldr	r3, [pc, #36]	; (580 <delay_ms+0x2c>)
     55a:	6019      	str	r1, [r3, #0]
     55c:	4610      	mov	r0, r2
    while (n--) {
     55e:	1e42      	subs	r2, r0, #1
     560:	b168      	cbz	r0, 57e <delay_ms+0x2a>
        SysTick->LOAD = n;
     562:	4b07      	ldr	r3, [pc, #28]	; (580 <delay_ms+0x2c>)
     564:	f64b 3180 	movw	r1, #48000	; 0xbb80
     568:	6059      	str	r1, [r3, #4]
        SysTick->VAL = 0;
     56a:	2100      	movs	r1, #0
     56c:	6099      	str	r1, [r3, #8]
        SysTick->CTRL = SysTick_CTRL_ENABLE_Msk;
     56e:	2101      	movs	r1, #1
     570:	6019      	str	r1, [r3, #0]
        while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {};
     572:	4b03      	ldr	r3, [pc, #12]	; (580 <delay_ms+0x2c>)
     574:	681b      	ldr	r3, [r3, #0]
     576:	f413 3f80 	tst.w	r3, #65536	; 0x10000
     57a:	d0fa      	beq.n	572 <delay_ms+0x1e>
     57c:	e7eb      	b.n	556 <delay_ms+0x2>
        /* divide up to blocks of 1ms */
        delay_cycles(cycles_per_ms);
    }
}
     57e:	4770      	bx	lr
     580:	e000e010 	.word	0xe000e010

00000584 <delay_us>:

void delay_us(uint32_t n) {
    while (n--) {
     584:	e003      	b.n	58e <delay_us+0xa>
        SysTick->CTRL = 0;
     586:	2100      	movs	r1, #0
     588:	4b09      	ldr	r3, [pc, #36]	; (5b0 <delay_us+0x2c>)
     58a:	6019      	str	r1, [r3, #0]
     58c:	4610      	mov	r0, r2
    while (n--) {
     58e:	1e42      	subs	r2, r0, #1
     590:	b160      	cbz	r0, 5ac <delay_us+0x28>
        SysTick->LOAD = n;
     592:	4b07      	ldr	r3, [pc, #28]	; (5b0 <delay_us+0x2c>)
     594:	2130      	movs	r1, #48	; 0x30
     596:	6059      	str	r1, [r3, #4]
        SysTick->VAL = 0;
     598:	2100      	movs	r1, #0
     59a:	6099      	str	r1, [r3, #8]
        SysTick->CTRL = SysTick_CTRL_ENABLE_Msk;
     59c:	2101      	movs	r1, #1
     59e:	6019      	str	r1, [r3, #0]
        while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {};
     5a0:	4b03      	ldr	r3, [pc, #12]	; (5b0 <delay_us+0x2c>)
     5a2:	681b      	ldr	r3, [r3, #0]
     5a4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
     5a8:	d0fa      	beq.n	5a0 <delay_us+0x1c>
     5aa:	e7ec      	b.n	586 <delay_us+0x2>
        /* divide up to blocks of 10u */
        delay_cycles(cycles_per_us);
    }
}
     5ac:	4770      	bx	lr
     5ae:	bf00      	nop
     5b0:	e000e010 	.word	0xe000e010

000005b4 <rtcInit>:

void rtcInit() {
    RTC->MODE1.CTRLA.reg = RTC_MODE1_CTRLA_SWRST;
     5b4:	2201      	movs	r2, #1
     5b6:	4b12      	ldr	r3, [pc, #72]	; (600 <rtcInit+0x4c>)
     5b8:	801a      	strh	r2, [r3, #0]
    while (RTC->MODE1.SYNCBUSY.bit.SWRST);
     5ba:	4b11      	ldr	r3, [pc, #68]	; (600 <rtcInit+0x4c>)
     5bc:	691b      	ldr	r3, [r3, #16]
     5be:	f013 0f01 	tst.w	r3, #1
     5c2:	d1fa      	bne.n	5ba <rtcInit+0x6>

    OSC32KCTRL->RTCCTRL.reg = OSC32KCTRL_RTCCTRL_RTCSEL_ULP32K;
     5c4:	2201      	movs	r2, #1
     5c6:	4b0f      	ldr	r3, [pc, #60]	; (604 <rtcInit+0x50>)
     5c8:	741a      	strb	r2, [r3, #16]

    RTC->MODE1.INTENSET.reg = RTC_MODE1_INTENSET_OVF;
     5ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
     5ce:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     5d2:	815a      	strh	r2, [r3, #10]

    RTC->MODE1.CTRLA.reg = RTC_MODE1_CTRLA_MODE_COUNT16 |
     5d4:	f248 6204 	movw	r2, #34308	; 0x8604
     5d8:	801a      	strh	r2, [r3, #0]
                           RTC_MODE1_CTRLA_PRESCALER_DIV32 |
                           RTC_MODE1_CTRLA_COUNTSYNC;
    RTC->MODE1.PER.reg = RTC_MODE1_PER_PER(998);
     5da:	f240 32e6 	movw	r2, #998	; 0x3e6
     5de:	839a      	strh	r2, [r3, #28]
    RTC->MODE1.CTRLA.reg |= RTC_MODE1_CTRLA_ENABLE;
     5e0:	881a      	ldrh	r2, [r3, #0]
     5e2:	b292      	uxth	r2, r2
     5e4:	f042 0202 	orr.w	r2, r2, #2
     5e8:	801a      	strh	r2, [r3, #0]
    while (RTC->MODE1.SYNCBUSY.bit.ENABLE);
     5ea:	4b05      	ldr	r3, [pc, #20]	; (600 <rtcInit+0x4c>)
     5ec:	691b      	ldr	r3, [r3, #16]
     5ee:	f013 0f02 	tst.w	r3, #2
     5f2:	d1fa      	bne.n	5ea <rtcInit+0x36>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     5f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
     5f8:	4b03      	ldr	r3, [pc, #12]	; (608 <rtcInit+0x54>)
     5fa:	601a      	str	r2, [r3, #0]
     5fc:	4770      	bx	lr
     5fe:	bf00      	nop
     600:	40002400 	.word	0x40002400
     604:	40001400 	.word	0x40001400
     608:	e000e100 	.word	0xe000e100

0000060c <RTC_Handler>:
}

volatile uint32_t time_ms = 0;

void RTC_Handler(void) {
    RTC->MODE1.INTFLAG.reg = RTC_MODE1_INTFLAG_OVF;
     60c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     610:	4b03      	ldr	r3, [pc, #12]	; (620 <RTC_Handler+0x14>)
     612:	819a      	strh	r2, [r3, #12]
    time_ms += 1000;
     614:	4a03      	ldr	r2, [pc, #12]	; (624 <RTC_Handler+0x18>)
     616:	6813      	ldr	r3, [r2, #0]
     618:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
     61c:	6013      	str	r3, [r2, #0]
     61e:	4770      	bx	lr
     620:	40002400 	.word	0x40002400
     624:	20000084 	.word	0x20000084

00000628 <millis>:
}

uint32_t millis(void) {
    uint32_t ms;
    ATOMIC_SECTION_ENTER
     628:	f3ef 8210 	mrs	r2, PRIMASK
     62c:	b672      	cpsid	i
    ms = time_ms + RTC->MODE1.COUNT.reg;
     62e:	4b0a      	ldr	r3, [pc, #40]	; (658 <millis+0x30>)
     630:	8b18      	ldrh	r0, [r3, #24]
     632:	490a      	ldr	r1, [pc, #40]	; (65c <millis+0x34>)
     634:	6809      	ldr	r1, [r1, #0]
     636:	fa11 f080 	uxtah	r0, r1, r0
    if (RTC->MODE1.INTFLAG.bit.OVF) {
     63a:	899b      	ldrh	r3, [r3, #12]
     63c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
     640:	d007      	beq.n	652 <millis+0x2a>
        ms = time_ms + RTC->MODE1.COUNT.reg + 1000;
     642:	4b05      	ldr	r3, [pc, #20]	; (658 <millis+0x30>)
     644:	8b18      	ldrh	r0, [r3, #24]
     646:	4b05      	ldr	r3, [pc, #20]	; (65c <millis+0x34>)
     648:	681b      	ldr	r3, [r3, #0]
     64a:	fa13 f080 	uxtah	r0, r3, r0
     64e:	f500 707a 	add.w	r0, r0, #1000	; 0x3e8
    }
    ATOMIC_SECTION_LEAVE
     652:	f382 8810 	msr	PRIMASK, r2
    return ms;
     656:	4770      	bx	lr
     658:	40002400 	.word	0x40002400
     65c:	20000084 	.word	0x20000084

00000660 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     660:	e7fe      	b.n	660 <Dummy_Handler>
	...

00000664 <Reset_Handler>:
{
     664:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     666:	4b10      	ldr	r3, [pc, #64]	; (6a8 <Reset_Handler+0x44>)
     668:	4a10      	ldr	r2, [pc, #64]	; (6ac <Reset_Handler+0x48>)
     66a:	429a      	cmp	r2, r3
     66c:	d009      	beq.n	682 <Reset_Handler+0x1e>
     66e:	4b0e      	ldr	r3, [pc, #56]	; (6a8 <Reset_Handler+0x44>)
     670:	4a0e      	ldr	r2, [pc, #56]	; (6ac <Reset_Handler+0x48>)
     672:	e003      	b.n	67c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
     674:	6811      	ldr	r1, [r2, #0]
     676:	6019      	str	r1, [r3, #0]
     678:	3304      	adds	r3, #4
     67a:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     67c:	490c      	ldr	r1, [pc, #48]	; (6b0 <Reset_Handler+0x4c>)
     67e:	428b      	cmp	r3, r1
     680:	d3f8      	bcc.n	674 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
     682:	4b0c      	ldr	r3, [pc, #48]	; (6b4 <Reset_Handler+0x50>)
     684:	e002      	b.n	68c <Reset_Handler+0x28>
                *pDest++ = 0;
     686:	2200      	movs	r2, #0
     688:	601a      	str	r2, [r3, #0]
     68a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     68c:	4a0a      	ldr	r2, [pc, #40]	; (6b8 <Reset_Handler+0x54>)
     68e:	4293      	cmp	r3, r2
     690:	d3f9      	bcc.n	686 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     692:	4a0a      	ldr	r2, [pc, #40]	; (6bc <Reset_Handler+0x58>)
     694:	4b0a      	ldr	r3, [pc, #40]	; (6c0 <Reset_Handler+0x5c>)
     696:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
     69a:	6093      	str	r3, [r2, #8]
        __libc_init_array();
     69c:	4b09      	ldr	r3, [pc, #36]	; (6c4 <Reset_Handler+0x60>)
     69e:	4798      	blx	r3
        main();
     6a0:	4b09      	ldr	r3, [pc, #36]	; (6c8 <Reset_Handler+0x64>)
     6a2:	4798      	blx	r3
     6a4:	e7fe      	b.n	6a4 <Reset_Handler+0x40>
     6a6:	bf00      	nop
     6a8:	20000000 	.word	0x20000000
     6ac:	00003ca4 	.word	0x00003ca4
     6b0:	20000068 	.word	0x20000068
     6b4:	20000068 	.word	0x20000068
     6b8:	20000124 	.word	0x20000124
     6bc:	e000ed00 	.word	0xe000ed00
     6c0:	00000000 	.word	0x00000000
     6c4:	0000325d 	.word	0x0000325d
     6c8:	000006cd 	.word	0x000006cd

000006cc <main>:
#include "util.h"




int main(void) {
     6cc:	b538      	push	{r3, r4, r5, lr}

    init();
     6ce:	4b16      	ldr	r3, [pc, #88]	; (728 <main+0x5c>)
     6d0:	4798      	blx	r3
    POST();
     6d2:	4b16      	ldr	r3, [pc, #88]	; (72c <main+0x60>)
     6d4:	4798      	blx	r3
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
     6d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
     6da:	4b15      	ldr	r3, [pc, #84]	; (730 <main+0x64>)
     6dc:	619a      	str	r2, [r3, #24]

    pinHigh(RN4870_NRST);


    u32_t tick = millis();
     6de:	4b15      	ldr	r3, [pc, #84]	; (734 <main+0x68>)
     6e0:	4798      	blx	r3
     6e2:	4605      	mov	r5, r0
    volatile u8_t message[255];
    volatile u8_t message2[255];
    u8_t message2Length = 0;
    u8_t messageLength = 0;

    u8_t catchReboot = RN4871Status();
     6e4:	4b14      	ldr	r3, [pc, #80]	; (738 <main+0x6c>)
     6e6:	4798      	blx	r3
    RN4871SetName();
     6e8:	4b14      	ldr	r3, [pc, #80]	; (73c <main+0x70>)
     6ea:	4798      	blx	r3
     6ec:	e003      	b.n	6f6 <main+0x2a>
            getSample();
        }



        if ((tick - lastTime) > 500) {
     6ee:	1b63      	subs	r3, r4, r5
     6f0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
     6f4:	d80e      	bhi.n	714 <main+0x48>
        tick = millis();
     6f6:	4b0f      	ldr	r3, [pc, #60]	; (734 <main+0x68>)
     6f8:	4798      	blx	r3
     6fa:	4604      	mov	r4, r0
        buzzerTick(tick);
     6fc:	4b10      	ldr	r3, [pc, #64]	; (740 <main+0x74>)
     6fe:	4798      	blx	r3
        if (sample.takeSample) {
     700:	4b10      	ldr	r3, [pc, #64]	; (744 <main+0x78>)
     702:	7a1b      	ldrb	r3, [r3, #8]
     704:	2b00      	cmp	r3, #0
     706:	d0f2      	beq.n	6ee <main+0x22>
            sample.takeSample = false;
     708:	2200      	movs	r2, #0
     70a:	4b0e      	ldr	r3, [pc, #56]	; (744 <main+0x78>)
     70c:	721a      	strb	r2, [r3, #8]
            getSample();
     70e:	4b0e      	ldr	r3, [pc, #56]	; (748 <main+0x7c>)
     710:	4798      	blx	r3
     712:	e7ec      	b.n	6ee <main+0x22>
            char buffer[50];
			
            RN4871SendLK8EX1();
     714:	4b0d      	ldr	r3, [pc, #52]	; (74c <main+0x80>)
     716:	4798      	blx	r3
	PORT->Group[p.group].OUTTGL.reg = (1<<p.pin);
     718:	f44f 3280 	mov.w	r2, #65536	; 0x10000
     71c:	4b04      	ldr	r3, [pc, #16]	; (730 <main+0x64>)
     71e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c


            lastTime = tick;
     722:	4625      	mov	r5, r4
     724:	e7e7      	b.n	6f6 <main+0x2a>
     726:	bf00      	nop
     728:	0000137d 	.word	0x0000137d
     72c:	00001675 	.word	0x00001675
     730:	41008000 	.word	0x41008000
     734:	00000629 	.word	0x00000629
     738:	00000a15 	.word	0x00000a15
     73c:	00000a51 	.word	0x00000a51
     740:	0000035d 	.word	0x0000035d
     744:	200000b8 	.word	0x200000b8
     748:	00000cb5 	.word	0x00000cb5
     74c:	00000ab9 	.word	0x00000ab9

00000750 <readMS5803AdcResults>:
#include <MS5803.h>
#include <math.h>

u32_t readMS5803AdcResults() {
     750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	PORT->Group[p.group].OUTCLR.reg = (1<<p.pin);
     754:	4e0b      	ldr	r6, [pc, #44]	; (784 <readMS5803AdcResults+0x34>)
     756:	2780      	movs	r7, #128	; 0x80
     758:	6177      	str	r7, [r6, #20]

	pinLow(cs_baro);
	spiDataOut(SPI0, cmdAdcRead_);
     75a:	2100      	movs	r1, #0
     75c:	4608      	mov	r0, r1
     75e:	4b0a      	ldr	r3, [pc, #40]	; (788 <readMS5803AdcResults+0x38>)
     760:	4798      	blx	r3
	u8_t _byte1 = spiDataIn(SPI0);
     762:	2000      	movs	r0, #0
     764:	4d09      	ldr	r5, [pc, #36]	; (78c <readMS5803AdcResults+0x3c>)
     766:	47a8      	blx	r5
     768:	4680      	mov	r8, r0
	u8_t _byte2 = spiDataIn(SPI0);
     76a:	2000      	movs	r0, #0
     76c:	47a8      	blx	r5
     76e:	4604      	mov	r4, r0
	u8_t _byte3 = spiDataIn(SPI0);
     770:	2000      	movs	r0, #0
     772:	47a8      	blx	r5
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
     774:	61b7      	str	r7, [r6, #24]
	pinHigh(cs_baro);

	u32_t _receive = (_byte1 << 16) | (_byte2 << 8) | (_byte3);
     776:	0224      	lsls	r4, r4, #8
     778:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
	return _receive;
}
     77c:	4320      	orrs	r0, r4
     77e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     782:	bf00      	nop
     784:	41008000 	.word	0x41008000
     788:	00001065 	.word	0x00001065
     78c:	0000111d 	.word	0x0000111d

00000790 <ConvertPressureTemperature>:

void ConvertPressureTemperature(u32_t pressureRaw, u32_t tempRaw, u32_t* temperatureCelcus, double* pressureMbar ) {
     790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     794:	b089      	sub	sp, #36	; 0x24
     796:	9301      	str	r3, [sp, #4]
	const u16_t C1 = coefficients_[1];
     798:	4c33      	ldr	r4, [pc, #204]	; (868 <ConvertPressureTemperature+0xd8>)
     79a:	f8b4 e002 	ldrh.w	lr, [r4, #2]
	const u16_t C2 = coefficients_[2];
     79e:	88a3      	ldrh	r3, [r4, #4]
	const u16_t C3 = coefficients_[3];
     7a0:	f8b4 c006 	ldrh.w	ip, [r4, #6]
	const u16_t C4 = coefficients_[4];
     7a4:	8926      	ldrh	r6, [r4, #8]
	const u16_t C5 = coefficients_[5];
     7a6:	8965      	ldrh	r5, [r4, #10]
	const u16_t C6 = coefficients_[6];
     7a8:	f8b4 800c 	ldrh.w	r8, [r4, #12]

	// calculate 1st order pressure and temperature (MS5607 1st order algorithm)
	volatile const  int32_t dT = (tempRaw) - ((int32_t)C5 << 8);
     7ac:	eba1 2105 	sub.w	r1, r1, r5, lsl #8
     7b0:	9107      	str	r1, [sp, #28]
	*temperatureCelcus  = 2000 + (((int64_t)dT * C6) >> 23) ;
     7b2:	9c07      	ldr	r4, [sp, #28]
     7b4:	ea4f 7be4 	mov.w	fp, r4, asr #31
     7b8:	fa1f f888 	uxth.w	r8, r8
     7bc:	fba8 4504 	umull	r4, r5, r8, r4
     7c0:	fb08 550b 	mla	r5, r8, fp, r5
     7c4:	0de1      	lsrs	r1, r4, #23
     7c6:	ea41 2145 	orr.w	r1, r1, r5, lsl #9
     7ca:	f501 61fa 	add.w	r1, r1, #2000	; 0x7d0
     7ce:	6011      	str	r1, [r2, #0]

	volatile const  int64_t OFF   = ((int64_t)C2 << 16) + ((C4 * (int64_t)dT) >> 7);
     7d0:	b29a      	uxth	r2, r3
     7d2:	0c15      	lsrs	r5, r2, #16
     7d4:	0414      	lsls	r4, r2, #16
     7d6:	9a07      	ldr	r2, [sp, #28]
     7d8:	ea4f 79e2 	mov.w	r9, r2, asr #31
     7dc:	b2b6      	uxth	r6, r6
     7de:	fba6 2302 	umull	r2, r3, r6, r2
     7e2:	fb06 3309 	mla	r3, r6, r9, r3
     7e6:	09d6      	lsrs	r6, r2, #7
     7e8:	ea46 6643 	orr.w	r6, r6, r3, lsl #25
     7ec:	11df      	asrs	r7, r3, #7
     7ee:	19a4      	adds	r4, r4, r6
     7f0:	417d      	adcs	r5, r7
     7f2:	e9cd 4504 	strd	r4, r5, [sp, #16]
	volatile const  int64_t SENS  =  ((int64_t)C1 << 15) + ((C3 * (int64_t)dT) >> 8);
     7f6:	2500      	movs	r5, #0
     7f8:	ea4f 34ce 	mov.w	r4, lr, lsl #15
     7fc:	9a07      	ldr	r2, [sp, #28]
     7fe:	17d7      	asrs	r7, r2, #31
     800:	fa1f f88c 	uxth.w	r8, ip
     804:	fba8 2302 	umull	r2, r3, r8, r2
     808:	fb08 3307 	mla	r3, r8, r7, r3
     80c:	0a16      	lsrs	r6, r2, #8
     80e:	ea46 6603 	orr.w	r6, r6, r3, lsl #24
     812:	121f      	asrs	r7, r3, #8
     814:	19a4      	adds	r4, r4, r6
     816:	417d      	adcs	r5, r7
     818:	e9cd 4502 	strd	r4, r5, [sp, #8]
	*pressureMbar = ((((pressureRaw * SENS) >> 21) - OFF) >> 15);
     81c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     820:	fba0 4502 	umull	r4, r5, r0, r2
     824:	fb00 5503 	mla	r5, r0, r3, r5
     828:	0d62      	lsrs	r2, r4, #21
     82a:	ea42 22c5 	orr.w	r2, r2, r5, lsl #11
     82e:	156b      	asrs	r3, r5, #21
     830:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
     834:	1a12      	subs	r2, r2, r0
     836:	eb63 0301 	sbc.w	r3, r3, r1
     83a:	0bd0      	lsrs	r0, r2, #15
     83c:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
     840:	13d9      	asrs	r1, r3, #15
     842:	4b0a      	ldr	r3, [pc, #40]	; (86c <ConvertPressureTemperature+0xdc>)
     844:	4798      	blx	r3
	*pressureMbar = *pressureMbar/100;
     846:	a306      	add	r3, pc, #24	; (adr r3, 860 <ConvertPressureTemperature+0xd0>)
     848:	e9d3 2300 	ldrd	r2, r3, [r3]
     84c:	4c08      	ldr	r4, [pc, #32]	; (870 <ConvertPressureTemperature+0xe0>)
     84e:	47a0      	blx	r4
     850:	9b01      	ldr	r3, [sp, #4]
     852:	e9c3 0100 	strd	r0, r1, [r3]
}
     856:	b009      	add	sp, #36	; 0x24
     858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     85c:	f3af 8000 	nop.w
     860:	47ae147b 	.word	0x47ae147b
     864:	3f847ae1 	.word	0x3f847ae1
     868:	200000a4 	.word	0x200000a4
     86c:	00002ba9 	.word	0x00002ba9
     870:	00002c05 	.word	0x00002c05
     874:	00000000 	.word	0x00000000

00000878 <paToFeetNOAA>:

float paToFeetNOAA(double pressureMbar) {
     878:	b570      	push	{r4, r5, r6, lr}

	float lower =(((float)(pressureMbar))/1013.25);
     87a:	4c15      	ldr	r4, [pc, #84]	; (8d0 <paToFeetNOAA+0x58>)
     87c:	47a0      	blx	r4
     87e:	4e15      	ldr	r6, [pc, #84]	; (8d4 <paToFeetNOAA+0x5c>)
     880:	47b0      	blx	r6
     882:	4d15      	ldr	r5, [pc, #84]	; (8d8 <paToFeetNOAA+0x60>)
     884:	a30c      	add	r3, pc, #48	; (adr r3, 8b8 <paToFeetNOAA+0x40>)
     886:	e9d3 2300 	ldrd	r2, r3, [r3]
     88a:	47a8      	blx	r5
     88c:	47a0      	blx	r4
	float exponent = 0.190284;

	float altFeet = (1-pow(lower,exponent))*145366.45;
     88e:	47b0      	blx	r6
     890:	a30b      	add	r3, pc, #44	; (adr r3, 8c0 <paToFeetNOAA+0x48>)
     892:	e9d3 2300 	ldrd	r2, r3, [r3]
     896:	4e11      	ldr	r6, [pc, #68]	; (8dc <paToFeetNOAA+0x64>)
     898:	47b0      	blx	r6
     89a:	4602      	mov	r2, r0
     89c:	460b      	mov	r3, r1
     89e:	2000      	movs	r0, #0
     8a0:	490f      	ldr	r1, [pc, #60]	; (8e0 <paToFeetNOAA+0x68>)
     8a2:	4e10      	ldr	r6, [pc, #64]	; (8e4 <paToFeetNOAA+0x6c>)
     8a4:	47b0      	blx	r6
     8a6:	a308      	add	r3, pc, #32	; (adr r3, 8c8 <paToFeetNOAA+0x50>)
     8a8:	e9d3 2300 	ldrd	r2, r3, [r3]
     8ac:	47a8      	blx	r5
     8ae:	47a0      	blx	r4
	return altFeet;

}
     8b0:	bd70      	pop	{r4, r5, r6, pc}
     8b2:	bf00      	nop
     8b4:	f3af 8000 	nop.w
     8b8:	c9de8608 	.word	0xc9de8608
     8bc:	3f502b74 	.word	0x3f502b74
     8c0:	e0000000 	.word	0xe0000000
     8c4:	3fc85b39 	.word	0x3fc85b39
     8c8:	9999999a 	.word	0x9999999a
     8cc:	4101beb3 	.word	0x4101beb3
     8d0:	00003165 	.word	0x00003165
     8d4:	00002b5d 	.word	0x00002b5d
     8d8:	00002c05 	.word	0x00002c05
     8dc:	00001749 	.word	0x00001749
     8e0:	3ff00000 	.word	0x3ff00000
     8e4:	0000289d 	.word	0x0000289d

000008e8 <readMS5803Coefficients>:



void readMS5803Coefficients() {
     8e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

	for (u8_t coeff_num = 1; coeff_num < 7 ; ++coeff_num ) {
     8ec:	2401      	movs	r4, #1
     8ee:	e026      	b.n	93e <readMS5803Coefficients+0x56>
		u8_t _cmd = MS5803_CMD_PROM_READ + ((coeff_num)*2);
     8f0:	f104 0550 	add.w	r5, r4, #80	; 0x50
     8f4:	006d      	lsls	r5, r5, #1
     8f6:	b2ed      	uxtb	r5, r5
	PORT->Group[p.group].OUTCLR.reg = (1<<p.pin);
     8f8:	4f13      	ldr	r7, [pc, #76]	; (948 <readMS5803Coefficients+0x60>)
     8fa:	f04f 0880 	mov.w	r8, #128	; 0x80
     8fe:	f8c7 8014 	str.w	r8, [r7, #20]
		pinLow(cs_baro);
		delay_us(600);
     902:	f44f 7016 	mov.w	r0, #600	; 0x258
     906:	4e11      	ldr	r6, [pc, #68]	; (94c <readMS5803Coefficients+0x64>)
     908:	47b0      	blx	r6
		spiDataOut(SPI0, _cmd);
     90a:	4629      	mov	r1, r5
     90c:	2000      	movs	r0, #0
     90e:	4b10      	ldr	r3, [pc, #64]	; (950 <readMS5803Coefficients+0x68>)
     910:	4798      	blx	r3
		delay_us(600);
     912:	f44f 7016 	mov.w	r0, #600	; 0x258
     916:	47b0      	blx	r6
		u8_t _byte1 = spiDataIn(SPI0);
     918:	2000      	movs	r0, #0
     91a:	4d0e      	ldr	r5, [pc, #56]	; (954 <readMS5803Coefficients+0x6c>)
     91c:	47a8      	blx	r5
     91e:	4681      	mov	r9, r0
		u8_t _byte2 = spiDataIn(SPI0);
     920:	2000      	movs	r0, #0
     922:	47a8      	blx	r5
     924:	4605      	mov	r5, r0
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
     926:	f8c7 8018 	str.w	r8, [r7, #24]
		pinHigh(cs_baro);
		delay_us(600);
     92a:	f44f 7016 	mov.w	r0, #600	; 0x258
     92e:	47b0      	blx	r6

		coefficients_[coeff_num] = (_byte1 << 8) | _byte2;
     930:	ea45 2509 	orr.w	r5, r5, r9, lsl #8
     934:	4b08      	ldr	r3, [pc, #32]	; (958 <readMS5803Coefficients+0x70>)
     936:	f823 5014 	strh.w	r5, [r3, r4, lsl #1]
	for (u8_t coeff_num = 1; coeff_num < 7 ; ++coeff_num ) {
     93a:	3401      	adds	r4, #1
     93c:	b2e4      	uxtb	r4, r4
     93e:	2c06      	cmp	r4, #6
     940:	d9d6      	bls.n	8f0 <readMS5803Coefficients+0x8>
	}

}
     942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     946:	bf00      	nop
     948:	41008000 	.word	0x41008000
     94c:	00000585 	.word	0x00000585
     950:	00001065 	.word	0x00001065
     954:	0000111d 	.word	0x0000111d
     958:	200000a4 	.word	0x200000a4

0000095c <initMS5803Barometer>:

void initMS5803Barometer() {
     95c:	b538      	push	{r3, r4, r5, lr}
	PORT->Group[p.group].OUTCLR.reg = (1<<p.pin);
     95e:	4c07      	ldr	r4, [pc, #28]	; (97c <initMS5803Barometer+0x20>)
     960:	2580      	movs	r5, #128	; 0x80
     962:	6165      	str	r5, [r4, #20]


	pinLow(cs_baro);
	spiDataOut(SPI0, MS5803_CMD_RES);
     964:	211e      	movs	r1, #30
     966:	2000      	movs	r0, #0
     968:	4b05      	ldr	r3, [pc, #20]	; (980 <initMS5803Barometer+0x24>)
     96a:	4798      	blx	r3
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
     96c:	61a5      	str	r5, [r4, #24]

	pinHigh(cs_baro);
	delay_ms(300);
     96e:	f44f 7096 	mov.w	r0, #300	; 0x12c
     972:	4b04      	ldr	r3, [pc, #16]	; (984 <initMS5803Barometer+0x28>)
     974:	4798      	blx	r3
	readMS5803Coefficients();
     976:	4b04      	ldr	r3, [pc, #16]	; (988 <initMS5803Barometer+0x2c>)
     978:	4798      	blx	r3
     97a:	bd38      	pop	{r3, r4, r5, pc}
     97c:	41008000 	.word	0x41008000
     980:	00001065 	.word	0x00001065
     984:	00000555 	.word	0x00000555
     988:	000008e9 	.word	0x000008e9

0000098c <MS5803_CRC4>:
	

}

u8_t MS5803_CRC4() {
     98c:	b410      	push	{r4}
	u8_t n_rem;
	u8_t crc_read;
	u8_t n_bit;

	n_rem = 0x00;
	crc_read = coefficients_[7];
     98e:	4b18      	ldr	r3, [pc, #96]	; (9f0 <MS5803_CRC4+0x64>)
     990:	89dc      	ldrh	r4, [r3, #14]
	coefficients_[7] = (0xFF00 & (coefficients_[7]));
     992:	f404 427f 	and.w	r2, r4, #65280	; 0xff00
     996:	81da      	strh	r2, [r3, #14]
	n_rem = 0x00;
     998:	2300      	movs	r3, #0

	for (count = 0; count < 16; count++) {
     99a:	4618      	mov	r0, r3
     99c:	e014      	b.n	9c8 <MS5803_CRC4+0x3c>
		if (count%2 == 1) {
			n_rem ^= (unsigned short) ((coefficients_[count>>1]) & 0x00FF);
			} else {
			n_rem ^= (unsigned short) (coefficients_[count>>1]>>8);
     99e:	0842      	lsrs	r2, r0, #1
     9a0:	4913      	ldr	r1, [pc, #76]	; (9f0 <MS5803_CRC4+0x64>)
     9a2:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
     9a6:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
     9aa:	e018      	b.n	9de <MS5803_CRC4+0x52>
		}
		for (n_bit = 8; n_bit > 0; n_bit--) {
			if(n_rem & (0x8000)) {
				n_rem = (n_rem << 1) ^ 0x3000;
				} else {
				n_rem = (n_rem << 1);
     9ac:	005b      	lsls	r3, r3, #1
     9ae:	b2db      	uxtb	r3, r3
		for (n_bit = 8; n_bit > 0; n_bit--) {
     9b0:	3a01      	subs	r2, #1
     9b2:	b2d2      	uxtb	r2, r2
     9b4:	b132      	cbz	r2, 9c4 <MS5803_CRC4+0x38>
			if(n_rem & (0x8000)) {
     9b6:	f403 4100 	and.w	r1, r3, #32768	; 0x8000
     9ba:	2900      	cmp	r1, #0
     9bc:	d0f6      	beq.n	9ac <MS5803_CRC4+0x20>
				n_rem = (n_rem << 1) ^ 0x3000;
     9be:	005b      	lsls	r3, r3, #1
     9c0:	b2db      	uxtb	r3, r3
     9c2:	e7f5      	b.n	9b0 <MS5803_CRC4+0x24>
	for (count = 0; count < 16; count++) {
     9c4:	3001      	adds	r0, #1
     9c6:	b2c0      	uxtb	r0, r0
     9c8:	280f      	cmp	r0, #15
     9ca:	d80a      	bhi.n	9e2 <MS5803_CRC4+0x56>
		if (count%2 == 1) {
     9cc:	f010 0f01 	tst.w	r0, #1
     9d0:	d0e5      	beq.n	99e <MS5803_CRC4+0x12>
			n_rem ^= (unsigned short) ((coefficients_[count>>1]) & 0x00FF);
     9d2:	0842      	lsrs	r2, r0, #1
     9d4:	4906      	ldr	r1, [pc, #24]	; (9f0 <MS5803_CRC4+0x64>)
     9d6:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
     9da:	4053      	eors	r3, r2
     9dc:	b2db      	uxtb	r3, r3
u8_t MS5803_CRC4() {
     9de:	2208      	movs	r2, #8
     9e0:	e7e8      	b.n	9b4 <MS5803_CRC4+0x28>
			}
		}
	}
	n_rem = (0x000F & (n_rem >> 12));
	coefficients_[7] = crc_read;
     9e2:	b2e4      	uxtb	r4, r4
     9e4:	4b02      	ldr	r3, [pc, #8]	; (9f0 <MS5803_CRC4+0x64>)
     9e6:	81dc      	strh	r4, [r3, #14]
	return (n_rem & 0x00);
}
     9e8:	2000      	movs	r0, #0
     9ea:	bc10      	pop	{r4}
     9ec:	4770      	bx	lr
     9ee:	bf00      	nop
     9f0:	200000a4 	.word	0x200000a4

000009f4 <RN4870CMDMODE>:
#include <util.h>

u8_t RN4870CMDMODE() {
     9f4:	b510      	push	{r4, lr}

    usartDataOut(RN4871, '$');
     9f6:	2124      	movs	r1, #36	; 0x24
     9f8:	2002      	movs	r0, #2
     9fa:	4c05      	ldr	r4, [pc, #20]	; (a10 <RN4870CMDMODE+0x1c>)
     9fc:	47a0      	blx	r4
    usartDataOut(RN4871, '$');
     9fe:	2124      	movs	r1, #36	; 0x24
     a00:	2002      	movs	r0, #2
     a02:	47a0      	blx	r4
    usartDataOut(RN4871, '$');
     a04:	2124      	movs	r1, #36	; 0x24
     a06:	2002      	movs	r0, #2
     a08:	47a0      	blx	r4

    return 1;
}
     a0a:	2001      	movs	r0, #1
     a0c:	bd10      	pop	{r4, pc}
     a0e:	bf00      	nop
     a10:	00001289 	.word	0x00001289

00000a14 <RN4871Status>:

u8_t RN4871Status() {
     a14:	b510      	push	{r4, lr}
    u8_t message[255];
    for (u8_t i = 0; i < 255; i++) {
     a16:	2400      	movs	r4, #0
     a18:	2cff      	cmp	r4, #255	; 0xff
     a1a:	d00f      	beq.n	a3c <RN4871Status+0x28>
        while(sercom(RN4871)->USART.INTFLAG.bit.RXC == 0);
     a1c:	4b0a      	ldr	r3, [pc, #40]	; (a48 <RN4871Status+0x34>)
     a1e:	7e1b      	ldrb	r3, [r3, #24]
     a20:	f013 0f04 	tst.w	r3, #4
     a24:	d0fa      	beq.n	a1c <RN4871Status+0x8>
        message[i] = usartDataIn(RN4871);
     a26:	2002      	movs	r0, #2
     a28:	4b08      	ldr	r3, [pc, #32]	; (a4c <RN4871Status+0x38>)
     a2a:	4798      	blx	r3
        if (i != 0) {
     a2c:	b11c      	cbz	r4, a36 <RN4871Status+0x22>
            if (message[i] == 0x25 || message[i] == 0x0D) {
     a2e:	2825      	cmp	r0, #37	; 0x25
     a30:	d006      	beq.n	a40 <RN4871Status+0x2c>
     a32:	280d      	cmp	r0, #13
     a34:	d006      	beq.n	a44 <RN4871Status+0x30>
    for (u8_t i = 0; i < 255; i++) {
     a36:	3401      	adds	r4, #1
     a38:	b2e4      	uxtb	r4, r4
     a3a:	e7ed      	b.n	a18 <RN4871Status+0x4>
                return 1;
            }
        }
    }
    return 0;
     a3c:	2000      	movs	r0, #0
     a3e:	bd10      	pop	{r4, pc}
                return 1;
     a40:	2001      	movs	r0, #1
     a42:	bd10      	pop	{r4, pc}
     a44:	2001      	movs	r0, #1

}
     a46:	bd10      	pop	{r4, pc}
     a48:	41012000 	.word	0x41012000
     a4c:	00001311 	.word	0x00001311

00000a50 <RN4871SetName>:

void RN4871SetName() {
     a50:	b510      	push	{r4, lr}
     a52:	b084      	sub	sp, #16

    u8_t cmd = RN4870CMDMODE();
     a54:	4b14      	ldr	r3, [pc, #80]	; (aa8 <RN4871SetName+0x58>)
     a56:	4798      	blx	r3
    delay_ms(150);
     a58:	2096      	movs	r0, #150	; 0x96
     a5a:	4b14      	ldr	r3, [pc, #80]	; (aac <RN4871SetName+0x5c>)
     a5c:	4798      	blx	r3
    char newName[11];
    sprintf(newName,"S-,ParaBeep");
     a5e:	4b14      	ldr	r3, [pc, #80]	; (ab0 <RN4871SetName+0x60>)
     a60:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
     a64:	ab04      	add	r3, sp, #16
     a66:	e903 0007 	stmdb	r3, {r0, r1, r2}
    for (u8_t i = 0; i < 11 ; i++) {
     a6a:	2400      	movs	r4, #0
     a6c:	e008      	b.n	a80 <RN4871SetName+0x30>
        usartDataOut(RN4871,newName[i]);
     a6e:	ab04      	add	r3, sp, #16
     a70:	4423      	add	r3, r4
     a72:	f813 1c0c 	ldrb.w	r1, [r3, #-12]
     a76:	2002      	movs	r0, #2
     a78:	4b0e      	ldr	r3, [pc, #56]	; (ab4 <RN4871SetName+0x64>)
     a7a:	4798      	blx	r3
    for (u8_t i = 0; i < 11 ; i++) {
     a7c:	3401      	adds	r4, #1
     a7e:	b2e4      	uxtb	r4, r4
     a80:	2c0a      	cmp	r4, #10
     a82:	d9f4      	bls.n	a6e <RN4871SetName+0x1e>
    }
    usartDataOut(RN4871,0x0d);
     a84:	210d      	movs	r1, #13
     a86:	2002      	movs	r0, #2
     a88:	4c0a      	ldr	r4, [pc, #40]	; (ab4 <RN4871SetName+0x64>)
     a8a:	47a0      	blx	r4

    delay_ms(10);
     a8c:	200a      	movs	r0, #10
     a8e:	4b07      	ldr	r3, [pc, #28]	; (aac <RN4871SetName+0x5c>)
     a90:	4798      	blx	r3
    usartDataOut(RN4871,'-');
     a92:	212d      	movs	r1, #45	; 0x2d
     a94:	2002      	movs	r0, #2
     a96:	47a0      	blx	r4
    usartDataOut(RN4871,'-');
     a98:	212d      	movs	r1, #45	; 0x2d
     a9a:	2002      	movs	r0, #2
     a9c:	47a0      	blx	r4
    usartDataOut(RN4871,'-');
     a9e:	212d      	movs	r1, #45	; 0x2d
     aa0:	2002      	movs	r0, #2
     aa2:	47a0      	blx	r4
}
     aa4:	b004      	add	sp, #16
     aa6:	bd10      	pop	{r4, pc}
     aa8:	000009f5 	.word	0x000009f5
     aac:	00000555 	.word	0x00000555
     ab0:	00003c0c 	.word	0x00003c0c
     ab4:	00001289 	.word	0x00001289

00000ab8 <RN4871SendLK8EX1>:

void RN4871SendLK8EX1() {
     ab8:	b570      	push	{r4, r5, r6, lr}
     aba:	b09c      	sub	sp, #112	; 0x70
    To send percentage, add 1000. Example 0% = 1000
    14% = 1014 .  Do not send float values for percentages.
    Percentage should be 0 to 100, with no decimals, added by 1000!
    */

    int temp = (int)sample.temperatureCelcus;
     abc:	4b23      	ldr	r3, [pc, #140]	; (b4c <RN4871SendLK8EX1+0x94>)
     abe:	699e      	ldr	r6, [r3, #24]
    int alt = (int)sample.pressureAltitude;
     ac0:	69d8      	ldr	r0, [r3, #28]
     ac2:	4b23      	ldr	r3, [pc, #140]	; (b50 <RN4871SendLK8EX1+0x98>)
     ac4:	4798      	blx	r3
     ac6:	4605      	mov	r5, r0



    char s[100] = "LK8EX1,";
     ac8:	4b22      	ldr	r3, [pc, #136]	; (b54 <RN4871SendLK8EX1+0x9c>)
     aca:	ac03      	add	r4, sp, #12
     acc:	e893 0003 	ldmia.w	r3, {r0, r1}
     ad0:	e884 0003 	stmia.w	r4, {r0, r1}
     ad4:	225c      	movs	r2, #92	; 0x5c
     ad6:	2100      	movs	r1, #0
     ad8:	a805      	add	r0, sp, #20
     ada:	4b1f      	ldr	r3, [pc, #124]	; (b58 <RN4871SendLK8EX1+0xa0>)
     adc:	4798      	blx	r3

    sprintf(s, "%s999999,%d,9999,%d,999,", s, alt, temp);
     ade:	9600      	str	r6, [sp, #0]
     ae0:	462b      	mov	r3, r5
     ae2:	4622      	mov	r2, r4
     ae4:	491d      	ldr	r1, [pc, #116]	; (b5c <RN4871SendLK8EX1+0xa4>)
     ae6:	4620      	mov	r0, r4
     ae8:	4c1d      	ldr	r4, [pc, #116]	; (b60 <RN4871SendLK8EX1+0xa8>)
     aea:	47a0      	blx	r4

    // Checksum berechnen und als int ausgeben
    // wird als HEX bentigt im NMEA Datensatz
    // zwischen $ und * rechnen
    int i, XOR, c;
    XOR = 0;
     aec:	2500      	movs	r5, #0

    for (i = 0; i < strlen(s); i++) {
     aee:	462c      	mov	r4, r5
     af0:	e000      	b.n	af4 <RN4871SendLK8EX1+0x3c>
     af2:	3401      	adds	r4, #1
     af4:	a803      	add	r0, sp, #12
     af6:	4b1b      	ldr	r3, [pc, #108]	; (b64 <RN4871SendLK8EX1+0xac>)
     af8:	4798      	blx	r3
     afa:	42a0      	cmp	r0, r4
     afc:	d909      	bls.n	b12 <RN4871SendLK8EX1+0x5a>
        c = (unsigned char)s[i];
     afe:	ab1c      	add	r3, sp, #112	; 0x70
     b00:	4423      	add	r3, r4
     b02:	f813 3c64 	ldrb.w	r3, [r3, #-100]
        if (c == '*') break;
     b06:	2b2a      	cmp	r3, #42	; 0x2a
     b08:	d003      	beq.n	b12 <RN4871SendLK8EX1+0x5a>
        if (c!='$') XOR ^= c;
     b0a:	2b24      	cmp	r3, #36	; 0x24
     b0c:	d0f1      	beq.n	af2 <RN4871SendLK8EX1+0x3a>
     b0e:	405d      	eors	r5, r3
     b10:	e7ef      	b.n	af2 <RN4871SendLK8EX1+0x3a>
    }
    // Checksum berechnen

    sprintf(s,"%s$s*%d", s, XOR);
     b12:	462b      	mov	r3, r5
     b14:	aa03      	add	r2, sp, #12
     b16:	4914      	ldr	r1, [pc, #80]	; (b68 <RN4871SendLK8EX1+0xb0>)
     b18:	4610      	mov	r0, r2
     b1a:	4c11      	ldr	r4, [pc, #68]	; (b60 <RN4871SendLK8EX1+0xa8>)
     b1c:	47a0      	blx	r4

    u8_t len = strlen(s);
     b1e:	a803      	add	r0, sp, #12
     b20:	4b10      	ldr	r3, [pc, #64]	; (b64 <RN4871SendLK8EX1+0xac>)
     b22:	4798      	blx	r3
     b24:	b2c5      	uxtb	r5, r0
    for (u8_t i = 0 ; i < len; i++) {
     b26:	2400      	movs	r4, #0
     b28:	e008      	b.n	b3c <RN4871SendLK8EX1+0x84>
        usartDataOut(RN4871,s[i]);
     b2a:	ab1c      	add	r3, sp, #112	; 0x70
     b2c:	4423      	add	r3, r4
     b2e:	f813 1c64 	ldrb.w	r1, [r3, #-100]
     b32:	2002      	movs	r0, #2
     b34:	4b0d      	ldr	r3, [pc, #52]	; (b6c <RN4871SendLK8EX1+0xb4>)
     b36:	4798      	blx	r3
    for (u8_t i = 0 ; i < len; i++) {
     b38:	3401      	adds	r4, #1
     b3a:	b2e4      	uxtb	r4, r4
     b3c:	42ac      	cmp	r4, r5
     b3e:	d3f4      	bcc.n	b2a <RN4871SendLK8EX1+0x72>
    }
    usartDataOut(RN4871,0x0d);
     b40:	210d      	movs	r1, #13
     b42:	2002      	movs	r0, #2
     b44:	4b09      	ldr	r3, [pc, #36]	; (b6c <RN4871SendLK8EX1+0xb4>)
     b46:	4798      	blx	r3
     b48:	b01c      	add	sp, #112	; 0x70
     b4a:	bd70      	pop	{r4, r5, r6, pc}
     b4c:	200000b8 	.word	0x200000b8
     b50:	00003205 	.word	0x00003205
     b54:	00003ba8 	.word	0x00003ba8
     b58:	000032a5 	.word	0x000032a5
     b5c:	00003c18 	.word	0x00003c18
     b60:	000032b5 	.word	0x000032b5
     b64:	000032fd 	.word	0x000032fd
     b68:	00003c34 	.word	0x00003c34
     b6c:	00001289 	.word	0x00001289

00000b70 <getBaroData>:
#include <util.h>


void getBaroData() {
     b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PORT->Group[p.group].OUTCLR.reg = (1<<p.pin);
     b74:	4c0e      	ldr	r4, [pc, #56]	; (bb0 <getBaroData+0x40>)
     b76:	2580      	movs	r5, #128	; 0x80
     b78:	6165      	str	r5, [r4, #20]
    pinLow(cs_baro);
    spiDataOut(SPI0, cmdAdcD2_4096_);
     b7a:	2158      	movs	r1, #88	; 0x58
     b7c:	2000      	movs	r0, #0
     b7e:	f8df 903c 	ldr.w	r9, [pc, #60]	; bbc <getBaroData+0x4c>
     b82:	47c8      	blx	r9
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
     b84:	61a5      	str	r5, [r4, #24]
    pinHigh(cs_baro);

    delay_us(9040);
     b86:	f242 3050 	movw	r0, #9040	; 0x2350
     b8a:	f8df 8034 	ldr.w	r8, [pc, #52]	; bc0 <getBaroData+0x50>
     b8e:	47c0      	blx	r8
    sample.tempRaw = readMS5803AdcResults();
     b90:	4f08      	ldr	r7, [pc, #32]	; (bb4 <getBaroData+0x44>)
     b92:	47b8      	blx	r7
     b94:	4e08      	ldr	r6, [pc, #32]	; (bb8 <getBaroData+0x48>)
     b96:	6030      	str	r0, [r6, #0]
	PORT->Group[p.group].OUTCLR.reg = (1<<p.pin);
     b98:	6165      	str	r5, [r4, #20]

    pinLow(cs_baro);
    spiDataOut(SPI0, cmdAdcD1_4096_);
     b9a:	2148      	movs	r1, #72	; 0x48
     b9c:	2000      	movs	r0, #0
     b9e:	47c8      	blx	r9
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
     ba0:	61a5      	str	r5, [r4, #24]
    pinHigh(cs_baro);

    delay_us(9040);
     ba2:	f242 3050 	movw	r0, #9040	; 0x2350
     ba6:	47c0      	blx	r8
    sample.pressureRaw = readMS5803AdcResults();
     ba8:	47b8      	blx	r7
     baa:	6070      	str	r0, [r6, #4]
     bac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     bb0:	41008000 	.word	0x41008000
     bb4:	00000751 	.word	0x00000751
     bb8:	200000b8 	.word	0x200000b8
     bbc:	00001065 	.word	0x00001065
     bc0:	00000585 	.word	0x00000585
     bc4:	00000000 	.word	0x00000000

00000bc8 <cookAccelData>:

}

void cookAccelData() {
     bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    int16_t negative = (sample.ADXLX1 & (1 <<7)) != 0;
     bca:	4b31      	ldr	r3, [pc, #196]	; (c90 <cookAccelData+0xc8>)
     bcc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
    if (negative) {
     bd0:	f013 0f80 	tst.w	r3, #128	; 0x80
     bd4:	d140      	bne.n	c58 <cookAccelData+0x90>
        // if negative then preform 2's complement to int conversion
        sample.Xaccel = ((sample.ADXLX1 | ~((1 << 8) - 1)) << 8 ) |  sample.ADXLX0;
    } else {
        sample.Xaccel = (sample.ADXLX1 << 8) +  sample.ADXLX0;
     bd6:	492e      	ldr	r1, [pc, #184]	; (c90 <cookAccelData+0xc8>)
     bd8:	f891 2050 	ldrb.w	r2, [r1, #80]	; 0x50
     bdc:	eb02 2303 	add.w	r3, r2, r3, lsl #8
     be0:	f8a1 3056 	strh.w	r3, [r1, #86]	; 0x56
    }
    negative = (sample.ADXLY1 & (1 <<7)) != 0;
     be4:	4b2a      	ldr	r3, [pc, #168]	; (c90 <cookAccelData+0xc8>)
     be6:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
    if (negative) {
     bea:	f013 0f80 	tst.w	r3, #128	; 0x80
     bee:	d13b      	bne.n	c68 <cookAccelData+0xa0>
        sample.Yaccel = ((sample.ADXLY1 | ~((1 << 8) - 1)) << 8 ) | sample.ADXLY0;
    } else {
        sample.Yaccel = (sample.ADXLY1 << 8) | sample.ADXLY0;
     bf0:	4927      	ldr	r1, [pc, #156]	; (c90 <cookAccelData+0xc8>)
     bf2:	f891 2052 	ldrb.w	r2, [r1, #82]	; 0x52
     bf6:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
     bfa:	f8a1 3058 	strh.w	r3, [r1, #88]	; 0x58
    }
    negative = (sample.ADXLZ1 & (1 <<7)) != 0;
     bfe:	4b24      	ldr	r3, [pc, #144]	; (c90 <cookAccelData+0xc8>)
     c00:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
    if (negative) {
     c04:	f012 0f80 	tst.w	r2, #128	; 0x80
     c08:	d136      	bne.n	c78 <cookAccelData+0xb0>
        sample.Zaccel = ((sample.ADXLZ1 | ~((1 << 8) - 1)) << 8 ) | sample.ADXLZ0;
    } else {
        sample.Zaccel = (sample.ADXLZ1 << 8) | sample.ADXLZ0;
     c0a:	4921      	ldr	r1, [pc, #132]	; (c90 <cookAccelData+0xc8>)
     c0c:	f891 3054 	ldrb.w	r3, [r1, #84]	; 0x54
     c10:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
     c14:	f8a1 305a 	strh.w	r3, [r1, #90]	; 0x5a
    }

    sample.Xfloat = sample.Xaccel * ADXL345_MG2G_MULTIPLIER;
     c18:	4c1d      	ldr	r4, [pc, #116]	; (c90 <cookAccelData+0xc8>)
     c1a:	4f1e      	ldr	r7, [pc, #120]	; (c94 <cookAccelData+0xcc>)
     c1c:	f9b4 0056 	ldrsh.w	r0, [r4, #86]	; 0x56
     c20:	47b8      	blx	r7
     c22:	4e1d      	ldr	r6, [pc, #116]	; (c98 <cookAccelData+0xd0>)
     c24:	a318      	add	r3, pc, #96	; (adr r3, c88 <cookAccelData+0xc0>)
     c26:	e9d3 2300 	ldrd	r2, r3, [r3]
     c2a:	47b0      	blx	r6
     c2c:	4d1b      	ldr	r5, [pc, #108]	; (c9c <cookAccelData+0xd4>)
     c2e:	47a8      	blx	r5
     c30:	65e0      	str	r0, [r4, #92]	; 0x5c
    sample.Yfloat = sample.Yaccel * ADXL345_MG2G_MULTIPLIER;
     c32:	f9b4 0058 	ldrsh.w	r0, [r4, #88]	; 0x58
     c36:	47b8      	blx	r7
     c38:	a313      	add	r3, pc, #76	; (adr r3, c88 <cookAccelData+0xc0>)
     c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
     c3e:	47b0      	blx	r6
     c40:	47a8      	blx	r5
     c42:	6620      	str	r0, [r4, #96]	; 0x60
    sample.Zfloat = sample.Zaccel * ADXL345_MG2G_MULTIPLIER;
     c44:	f9b4 005a 	ldrsh.w	r0, [r4, #90]	; 0x5a
     c48:	47b8      	blx	r7
     c4a:	a30f      	add	r3, pc, #60	; (adr r3, c88 <cookAccelData+0xc0>)
     c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
     c50:	47b0      	blx	r6
     c52:	47a8      	blx	r5
     c54:	6660      	str	r0, [r4, #100]	; 0x64
     c56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        sample.Xaccel = ((sample.ADXLX1 | ~((1 << 8) - 1)) << 8 ) |  sample.ADXLX0;
     c58:	490d      	ldr	r1, [pc, #52]	; (c90 <cookAccelData+0xc8>)
     c5a:	f891 2050 	ldrb.w	r2, [r1, #80]	; 0x50
     c5e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
     c62:	f8a1 3056 	strh.w	r3, [r1, #86]	; 0x56
     c66:	e7bd      	b.n	be4 <cookAccelData+0x1c>
        sample.Yaccel = ((sample.ADXLY1 | ~((1 << 8) - 1)) << 8 ) | sample.ADXLY0;
     c68:	4909      	ldr	r1, [pc, #36]	; (c90 <cookAccelData+0xc8>)
     c6a:	f891 2052 	ldrb.w	r2, [r1, #82]	; 0x52
     c6e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
     c72:	f8a1 3058 	strh.w	r3, [r1, #88]	; 0x58
     c76:	e7c2      	b.n	bfe <cookAccelData+0x36>
        sample.Zaccel = ((sample.ADXLZ1 | ~((1 << 8) - 1)) << 8 ) | sample.ADXLZ0;
     c78:	4619      	mov	r1, r3
     c7a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
     c7e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
     c82:	f8a1 305a 	strh.w	r3, [r1, #90]	; 0x5a
     c86:	e7c7      	b.n	c18 <cookAccelData+0x50>
     c88:	8e8a71de 	.word	0x8e8a71de
     c8c:	3f6ff2e4 	.word	0x3f6ff2e4
     c90:	200000b8 	.word	0x200000b8
     c94:	00002b39 	.word	0x00002b39
     c98:	00002c05 	.word	0x00002c05
     c9c:	00003165 	.word	0x00003165

00000ca0 <getAccelData>:
}

void getAccelData() {
     ca0:	b508      	push	{r3, lr}
    ADXLgetAccelData();
     ca2:	4b02      	ldr	r3, [pc, #8]	; (cac <getAccelData+0xc>)
     ca4:	4798      	blx	r3
    cookAccelData();
     ca6:	4b02      	ldr	r3, [pc, #8]	; (cb0 <getAccelData+0x10>)
     ca8:	4798      	blx	r3
     caa:	bd08      	pop	{r3, pc}
     cac:	00000301 	.word	0x00000301
     cb0:	00000bc9 	.word	0x00000bc9

00000cb4 <getSample>:
}

void getSample() {
     cb4:	b538      	push	{r3, r4, r5, lr}

    getBaroData();
     cb6:	4b11      	ldr	r3, [pc, #68]	; (cfc <getSample+0x48>)
     cb8:	4798      	blx	r3
    getAccelData();
     cba:	4b11      	ldr	r3, [pc, #68]	; (d00 <getSample+0x4c>)
     cbc:	4798      	blx	r3

    ConvertPressureTemperature(sample.pressureRaw, sample.tempRaw, &sample.temperatureCelcus, &sample.pressureMbar);
     cbe:	4911      	ldr	r1, [pc, #68]	; (d04 <getSample+0x50>)
     cc0:	f1a1 0410 	sub.w	r4, r1, #16
     cc4:	460b      	mov	r3, r1
     cc6:	f101 0208 	add.w	r2, r1, #8
     cca:	f851 1c10 	ldr.w	r1, [r1, #-16]
     cce:	6860      	ldr	r0, [r4, #4]
     cd0:	4d0d      	ldr	r5, [pc, #52]	; (d08 <getSample+0x54>)
     cd2:	47a8      	blx	r5
    sample.pressureAltitude = paToFeetNOAA(sample.pressureMbar);
     cd4:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
     cd8:	4b0c      	ldr	r3, [pc, #48]	; (d0c <getSample+0x58>)
     cda:	4798      	blx	r3
     cdc:	61e0      	str	r0, [r4, #28]
	
    ADXLgetAccelData();
     cde:	4b0c      	ldr	r3, [pc, #48]	; (d10 <getSample+0x5c>)
     ce0:	4798      	blx	r3

    sample.lastSampleTime = sample.sampleTime;
     ce2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     ce4:	62a3      	str	r3, [r4, #40]	; 0x28
    sample.sampleTime = millis();
     ce6:	4b0b      	ldr	r3, [pc, #44]	; (d14 <getSample+0x60>)
     ce8:	4798      	blx	r3
     cea:	62e0      	str	r0, [r4, #44]	; 0x2c
    sample.dT = sample.sampleTime - sample.lastSampleTime;
     cec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     cee:	1ac0      	subs	r0, r0, r3
     cf0:	6320      	str	r0, [r4, #48]	; 0x30
    sample.sampleCount = sample.sampleCount + 1;
     cf2:	68e3      	ldr	r3, [r4, #12]
     cf4:	3301      	adds	r3, #1
     cf6:	60e3      	str	r3, [r4, #12]
     cf8:	bd38      	pop	{r3, r4, r5, pc}
     cfa:	bf00      	nop
     cfc:	00000b71 	.word	0x00000b71
     d00:	00000ca1 	.word	0x00000ca1
     d04:	200000c8 	.word	0x200000c8
     d08:	00000791 	.word	0x00000791
     d0c:	00000879 	.word	0x00000879
     d10:	00000301 	.word	0x00000301
     d14:	00000629 	.word	0x00000629

00000d18 <SPI0init>:
 * Created: 2/6/2021 4:42:57 PM
 *  Author: Desktop
 */
#include "util.h"

void SPI0init(u8_t id) {
     d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     d1c:	4604      	mov	r4, r0

    enable_clock_generator(1, GCLK_GENCTRL_SRC_DFLL, 12);
     d1e:	220c      	movs	r2, #12
     d20:	2106      	movs	r1, #6
     d22:	2001      	movs	r0, #1
     d24:	4b5e      	ldr	r3, [pc, #376]	; (ea0 <SPI0init+0x188>)
     d26:	4798      	blx	r3
    connect_gclk_to_peripheral(1, 7);
     d28:	2107      	movs	r1, #7
     d2a:	2001      	movs	r0, #1
     d2c:	4b5d      	ldr	r3, [pc, #372]	; (ea4 <SPI0init+0x18c>)
     d2e:	4798      	blx	r3

    MCLK->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
     d30:	4a5d      	ldr	r2, [pc, #372]	; (ea8 <SPI0init+0x190>)
     d32:	6953      	ldr	r3, [r2, #20]
     d34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     d38:	6153      	str	r3, [r2, #20]
u8_t RN4871Status();
void RN4871SetName();


inline static Sercom* sercom(SercomId id) {
    if ( id == 0) {
     d3a:	b164      	cbz	r4, d56 <SPI0init+0x3e>
        return (Sercom*) (0x40003000U);
    } else if ( id == 1) {
     d3c:	2c01      	cmp	r4, #1
     d3e:	d010      	beq.n	d62 <SPI0init+0x4a>
        return (Sercom*) (0x40003400U);
    } else if ( id == 2) {
     d40:	2c02      	cmp	r4, #2
     d42:	d011      	beq.n	d68 <SPI0init+0x50>
        return (Sercom*) (0x41012000U);
    } else if ( id == 3) {
     d44:	2c03      	cmp	r4, #3
     d46:	d012      	beq.n	d6e <SPI0init+0x56>
        return (Sercom*) (0x41014000U);
    } else if ( id == 4) {
     d48:	2c04      	cmp	r4, #4
     d4a:	d013      	beq.n	d74 <SPI0init+0x5c>
        return (Sercom*) (0x43000000U);
    } else if ( id == 5) {
     d4c:	2c05      	cmp	r4, #5
     d4e:	d104      	bne.n	d5a <SPI0init+0x42>
        return (Sercom*) (0x43000400U);
     d50:	f8df a15c 	ldr.w	sl, [pc, #348]	; eb0 <SPI0init+0x198>
     d54:	e001      	b.n	d5a <SPI0init+0x42>
        return (Sercom*) (0x40003000U);
     d56:	f8df a154 	ldr.w	sl, [pc, #340]	; eac <SPI0init+0x194>


    sercom(id)->SPI.CTRLA.reg = SERCOM_SPI_CTRLA_SWRST;
     d5a:	2301      	movs	r3, #1
     d5c:	f8ca 3000 	str.w	r3, [sl]
    while(sercom(id)->SPI.CTRLA.reg & SERCOM_SPI_CTRLA_SWRST);
     d60:	e010      	b.n	d84 <SPI0init+0x6c>
        return (Sercom*) (0x40003400U);
     d62:	f8df a150 	ldr.w	sl, [pc, #336]	; eb4 <SPI0init+0x19c>
     d66:	e7f8      	b.n	d5a <SPI0init+0x42>
        return (Sercom*) (0x41012000U);
     d68:	f8df a14c 	ldr.w	sl, [pc, #332]	; eb8 <SPI0init+0x1a0>
     d6c:	e7f5      	b.n	d5a <SPI0init+0x42>
        return (Sercom*) (0x41014000U);
     d6e:	f8df a14c 	ldr.w	sl, [pc, #332]	; ebc <SPI0init+0x1a4>
     d72:	e7f2      	b.n	d5a <SPI0init+0x42>
        return (Sercom*) (0x43000000U);
     d74:	f04f 4a86 	mov.w	sl, #1124073472	; 0x43000000
     d78:	e7ef      	b.n	d5a <SPI0init+0x42>
        return (Sercom*) (0x40003000U);
     d7a:	4e4c      	ldr	r6, [pc, #304]	; (eac <SPI0init+0x194>)
     d7c:	6833      	ldr	r3, [r6, #0]
     d7e:	f013 0f01 	tst.w	r3, #1
     d82:	d016      	beq.n	db2 <SPI0init+0x9a>
    if ( id == 0) {
     d84:	2c00      	cmp	r4, #0
     d86:	d0f8      	beq.n	d7a <SPI0init+0x62>
    } else if ( id == 1) {
     d88:	2c01      	cmp	r4, #1
     d8a:	d009      	beq.n	da0 <SPI0init+0x88>
    } else if ( id == 2) {
     d8c:	2c02      	cmp	r4, #2
     d8e:	d009      	beq.n	da4 <SPI0init+0x8c>
    } else if ( id == 3) {
     d90:	2c03      	cmp	r4, #3
     d92:	d009      	beq.n	da8 <SPI0init+0x90>
    } else if ( id == 4) {
     d94:	2c04      	cmp	r4, #4
     d96:	d009      	beq.n	dac <SPI0init+0x94>
    } else if ( id == 5) {
     d98:	2c05      	cmp	r4, #5
     d9a:	d1ef      	bne.n	d7c <SPI0init+0x64>
        return (Sercom*) (0x43000400U);
     d9c:	4e44      	ldr	r6, [pc, #272]	; (eb0 <SPI0init+0x198>)
     d9e:	e7ed      	b.n	d7c <SPI0init+0x64>
        return (Sercom*) (0x40003400U);
     da0:	4e44      	ldr	r6, [pc, #272]	; (eb4 <SPI0init+0x19c>)
     da2:	e7eb      	b.n	d7c <SPI0init+0x64>
        return (Sercom*) (0x41012000U);
     da4:	4e44      	ldr	r6, [pc, #272]	; (eb8 <SPI0init+0x1a0>)
     da6:	e7e9      	b.n	d7c <SPI0init+0x64>
        return (Sercom*) (0x41014000U);
     da8:	4e44      	ldr	r6, [pc, #272]	; (ebc <SPI0init+0x1a4>)
     daa:	e7e7      	b.n	d7c <SPI0init+0x64>
        return (Sercom*) (0x43000000U);
     dac:	f04f 4686 	mov.w	r6, #1124073472	; 0x43000000
     db0:	e7e4      	b.n	d7c <SPI0init+0x64>
    if ( id == 0) {
     db2:	b164      	cbz	r4, dce <SPI0init+0xb6>
    } else if ( id == 1) {
     db4:	2c01      	cmp	r4, #1
     db6:	d01e      	beq.n	df6 <SPI0init+0xde>
    } else if ( id == 2) {
     db8:	2c02      	cmp	r4, #2
     dba:	d01f      	beq.n	dfc <SPI0init+0xe4>
    } else if ( id == 3) {
     dbc:	2c03      	cmp	r4, #3
     dbe:	d020      	beq.n	e02 <SPI0init+0xea>
    } else if ( id == 4) {
     dc0:	2c04      	cmp	r4, #4
     dc2:	d021      	beq.n	e08 <SPI0init+0xf0>
    } else if ( id == 5) {
     dc4:	2c05      	cmp	r4, #5
     dc6:	d104      	bne.n	dd2 <SPI0init+0xba>
        return (Sercom*) (0x43000400U);
     dc8:	f8df 90e4 	ldr.w	r9, [pc, #228]	; eb0 <SPI0init+0x198>
     dcc:	e001      	b.n	dd2 <SPI0init+0xba>
        return (Sercom*) (0x40003000U);
     dce:	f8df 90dc 	ldr.w	r9, [pc, #220]	; eac <SPI0init+0x194>

    sercom(id)->SPI.CTRLB.reg
        = SERCOM_SPI_CTRLB_RXEN;
     dd2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
     dd6:	f8c9 3004 	str.w	r3, [r9, #4]
    if ( id == 0) {
     dda:	b1c4      	cbz	r4, e0e <SPI0init+0xf6>
    } else if ( id == 1) {
     ddc:	2c01      	cmp	r4, #1
     dde:	d028      	beq.n	e32 <SPI0init+0x11a>
    } else if ( id == 2) {
     de0:	2c02      	cmp	r4, #2
     de2:	d029      	beq.n	e38 <SPI0init+0x120>
    } else if ( id == 3) {
     de4:	2c03      	cmp	r4, #3
     de6:	d02a      	beq.n	e3e <SPI0init+0x126>
    } else if ( id == 4) {
     de8:	2c04      	cmp	r4, #4
     dea:	d02b      	beq.n	e44 <SPI0init+0x12c>
    } else if ( id == 5) {
     dec:	2c05      	cmp	r4, #5
     dee:	d110      	bne.n	e12 <SPI0init+0xfa>
        return (Sercom*) (0x43000400U);
     df0:	f8df 80bc 	ldr.w	r8, [pc, #188]	; eb0 <SPI0init+0x198>
     df4:	e00d      	b.n	e12 <SPI0init+0xfa>
        return (Sercom*) (0x40003400U);
     df6:	f8df 90bc 	ldr.w	r9, [pc, #188]	; eb4 <SPI0init+0x19c>
     dfa:	e7ea      	b.n	dd2 <SPI0init+0xba>
        return (Sercom*) (0x41012000U);
     dfc:	f8df 90b8 	ldr.w	r9, [pc, #184]	; eb8 <SPI0init+0x1a0>
     e00:	e7e7      	b.n	dd2 <SPI0init+0xba>
        return (Sercom*) (0x41014000U);
     e02:	f8df 90b8 	ldr.w	r9, [pc, #184]	; ebc <SPI0init+0x1a4>
     e06:	e7e4      	b.n	dd2 <SPI0init+0xba>
        return (Sercom*) (0x43000000U);
     e08:	f04f 4986 	mov.w	r9, #1124073472	; 0x43000000
     e0c:	e7e1      	b.n	dd2 <SPI0init+0xba>
        return (Sercom*) (0x40003000U);
     e0e:	f8df 809c 	ldr.w	r8, [pc, #156]	; eac <SPI0init+0x194>

    sercom(id)->SPI.BAUD.reg = 0x05;
     e12:	2305      	movs	r3, #5
     e14:	f888 300c 	strb.w	r3, [r8, #12]
    if ( id == 0) {
     e18:	b1bc      	cbz	r4, e4a <SPI0init+0x132>
    } else if ( id == 1) {
     e1a:	2c01      	cmp	r4, #1
     e1c:	d019      	beq.n	e52 <SPI0init+0x13a>
    } else if ( id == 2) {
     e1e:	2c02      	cmp	r4, #2
     e20:	d019      	beq.n	e56 <SPI0init+0x13e>
    } else if ( id == 3) {
     e22:	2c03      	cmp	r4, #3
     e24:	d019      	beq.n	e5a <SPI0init+0x142>
    } else if ( id == 4) {
     e26:	2c04      	cmp	r4, #4
     e28:	d019      	beq.n	e5e <SPI0init+0x146>
    } else if ( id == 5) {
     e2a:	429c      	cmp	r4, r3
     e2c:	d10e      	bne.n	e4c <SPI0init+0x134>
        return (Sercom*) (0x43000400U);
     e2e:	4f20      	ldr	r7, [pc, #128]	; (eb0 <SPI0init+0x198>)
     e30:	e00c      	b.n	e4c <SPI0init+0x134>
        return (Sercom*) (0x40003400U);
     e32:	f8df 8080 	ldr.w	r8, [pc, #128]	; eb4 <SPI0init+0x19c>
     e36:	e7ec      	b.n	e12 <SPI0init+0xfa>
        return (Sercom*) (0x41012000U);
     e38:	f8df 807c 	ldr.w	r8, [pc, #124]	; eb8 <SPI0init+0x1a0>
     e3c:	e7e9      	b.n	e12 <SPI0init+0xfa>
        return (Sercom*) (0x41014000U);
     e3e:	f8df 807c 	ldr.w	r8, [pc, #124]	; ebc <SPI0init+0x1a4>
     e42:	e7e6      	b.n	e12 <SPI0init+0xfa>
        return (Sercom*) (0x43000000U);
     e44:	f04f 4886 	mov.w	r8, #1124073472	; 0x43000000
     e48:	e7e3      	b.n	e12 <SPI0init+0xfa>
        return (Sercom*) (0x40003000U);
     e4a:	4f18      	ldr	r7, [pc, #96]	; (eac <SPI0init+0x194>)

    sercom(id)->SPI.CTRLA.reg
        = SERCOM_SPI_CTRLA_ENABLE
     e4c:	4b1c      	ldr	r3, [pc, #112]	; (ec0 <SPI0init+0x1a8>)
     e4e:	603b      	str	r3, [r7, #0]
          | SERCOM_SPI_CTRLA_CPOL
          | SERCOM_SPI_CTRLA_CPHA;
          //| (0 ? SERCOM_SPI_CTRLA_CPOL : 0)
          //| (0 ? SERCOM_SPI_CTRLA_CPHA : 0);

    while  (sercom(id)->SPI.SYNCBUSY.bit.CTRLB);
     e50:	e00d      	b.n	e6e <SPI0init+0x156>
        return (Sercom*) (0x40003400U);
     e52:	4f18      	ldr	r7, [pc, #96]	; (eb4 <SPI0init+0x19c>)
     e54:	e7fa      	b.n	e4c <SPI0init+0x134>
        return (Sercom*) (0x41012000U);
     e56:	4f18      	ldr	r7, [pc, #96]	; (eb8 <SPI0init+0x1a0>)
     e58:	e7f8      	b.n	e4c <SPI0init+0x134>
        return (Sercom*) (0x41014000U);
     e5a:	4f18      	ldr	r7, [pc, #96]	; (ebc <SPI0init+0x1a4>)
     e5c:	e7f6      	b.n	e4c <SPI0init+0x134>
        return (Sercom*) (0x43000000U);
     e5e:	f04f 4786 	mov.w	r7, #1124073472	; 0x43000000
     e62:	e7f3      	b.n	e4c <SPI0init+0x134>
        return (Sercom*) (0x40003000U);
     e64:	4d11      	ldr	r5, [pc, #68]	; (eac <SPI0init+0x194>)
     e66:	69eb      	ldr	r3, [r5, #28]
     e68:	f013 0f04 	tst.w	r3, #4
     e6c:	d016      	beq.n	e9c <SPI0init+0x184>
    if ( id == 0) {
     e6e:	2c00      	cmp	r4, #0
     e70:	d0f8      	beq.n	e64 <SPI0init+0x14c>
    } else if ( id == 1) {
     e72:	2c01      	cmp	r4, #1
     e74:	d009      	beq.n	e8a <SPI0init+0x172>
    } else if ( id == 2) {
     e76:	2c02      	cmp	r4, #2
     e78:	d009      	beq.n	e8e <SPI0init+0x176>
    } else if ( id == 3) {
     e7a:	2c03      	cmp	r4, #3
     e7c:	d009      	beq.n	e92 <SPI0init+0x17a>
    } else if ( id == 4) {
     e7e:	2c04      	cmp	r4, #4
     e80:	d009      	beq.n	e96 <SPI0init+0x17e>
    } else if ( id == 5) {
     e82:	2c05      	cmp	r4, #5
     e84:	d1ef      	bne.n	e66 <SPI0init+0x14e>
        return (Sercom*) (0x43000400U);
     e86:	4d0a      	ldr	r5, [pc, #40]	; (eb0 <SPI0init+0x198>)
     e88:	e7ed      	b.n	e66 <SPI0init+0x14e>
        return (Sercom*) (0x40003400U);
     e8a:	4d0a      	ldr	r5, [pc, #40]	; (eb4 <SPI0init+0x19c>)
     e8c:	e7eb      	b.n	e66 <SPI0init+0x14e>
        return (Sercom*) (0x41012000U);
     e8e:	4d0a      	ldr	r5, [pc, #40]	; (eb8 <SPI0init+0x1a0>)
     e90:	e7e9      	b.n	e66 <SPI0init+0x14e>
        return (Sercom*) (0x41014000U);
     e92:	4d0a      	ldr	r5, [pc, #40]	; (ebc <SPI0init+0x1a4>)
     e94:	e7e7      	b.n	e66 <SPI0init+0x14e>
        return (Sercom*) (0x43000000U);
     e96:	f04f 4586 	mov.w	r5, #1124073472	; 0x43000000
     e9a:	e7e4      	b.n	e66 <SPI0init+0x14e>

}
     e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     ea0:	000003f9 	.word	0x000003f9
     ea4:	000003c1 	.word	0x000003c1
     ea8:	40000800 	.word	0x40000800
     eac:	40003000 	.word	0x40003000
     eb0:	43000400 	.word	0x43000400
     eb4:	40003400 	.word	0x40003400
     eb8:	41012000 	.word	0x41012000
     ebc:	41014000 	.word	0x41014000
     ec0:	3020000e 	.word	0x3020000e

00000ec4 <SPI5init>:

void SPI5init(u8_t id) {
     ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     ec8:	4604      	mov	r4, r0

    //enable_clock_generator(1, GCLK_GENCTRL_SRC_DFLL, 1);
    connect_gclk_to_peripheral(1, 35);
     eca:	2123      	movs	r1, #35	; 0x23
     ecc:	2001      	movs	r0, #1
     ece:	4b5d      	ldr	r3, [pc, #372]	; (1044 <SPI5init+0x180>)
     ed0:	4798      	blx	r3
    MCLK->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
     ed2:	4a5d      	ldr	r2, [pc, #372]	; (1048 <SPI5init+0x184>)
     ed4:	6a13      	ldr	r3, [r2, #32]
     ed6:	f043 0302 	orr.w	r3, r3, #2
     eda:	6213      	str	r3, [r2, #32]
    if ( id == 0) {
     edc:	b164      	cbz	r4, ef8 <SPI5init+0x34>
    } else if ( id == 1) {
     ede:	2c01      	cmp	r4, #1
     ee0:	d010      	beq.n	f04 <SPI5init+0x40>
    } else if ( id == 2) {
     ee2:	2c02      	cmp	r4, #2
     ee4:	d011      	beq.n	f0a <SPI5init+0x46>
    } else if ( id == 3) {
     ee6:	2c03      	cmp	r4, #3
     ee8:	d012      	beq.n	f10 <SPI5init+0x4c>
    } else if ( id == 4) {
     eea:	2c04      	cmp	r4, #4
     eec:	d013      	beq.n	f16 <SPI5init+0x52>
    } else if ( id == 5) {
     eee:	2c05      	cmp	r4, #5
     ef0:	d104      	bne.n	efc <SPI5init+0x38>
        return (Sercom*) (0x43000400U);
     ef2:	f8df a15c 	ldr.w	sl, [pc, #348]	; 1050 <SPI5init+0x18c>
     ef6:	e001      	b.n	efc <SPI5init+0x38>
        return (Sercom*) (0x40003000U);
     ef8:	f8df a150 	ldr.w	sl, [pc, #336]	; 104c <SPI5init+0x188>




    sercom(id)->SPI.CTRLA.reg = SERCOM_SPI_CTRLA_SWRST;
     efc:	2301      	movs	r3, #1
     efe:	f8ca 3000 	str.w	r3, [sl]
    while(sercom(id)->SPI.CTRLA.reg & SERCOM_SPI_CTRLA_SWRST);
     f02:	e010      	b.n	f26 <SPI5init+0x62>
        return (Sercom*) (0x40003400U);
     f04:	f8df a14c 	ldr.w	sl, [pc, #332]	; 1054 <SPI5init+0x190>
     f08:	e7f8      	b.n	efc <SPI5init+0x38>
        return (Sercom*) (0x41012000U);
     f0a:	f8df a14c 	ldr.w	sl, [pc, #332]	; 1058 <SPI5init+0x194>
     f0e:	e7f5      	b.n	efc <SPI5init+0x38>
        return (Sercom*) (0x41014000U);
     f10:	f8df a148 	ldr.w	sl, [pc, #328]	; 105c <SPI5init+0x198>
     f14:	e7f2      	b.n	efc <SPI5init+0x38>
        return (Sercom*) (0x43000000U);
     f16:	f04f 4a86 	mov.w	sl, #1124073472	; 0x43000000
     f1a:	e7ef      	b.n	efc <SPI5init+0x38>
        return (Sercom*) (0x40003000U);
     f1c:	4e4b      	ldr	r6, [pc, #300]	; (104c <SPI5init+0x188>)
     f1e:	6833      	ldr	r3, [r6, #0]
     f20:	f013 0f01 	tst.w	r3, #1
     f24:	d016      	beq.n	f54 <SPI5init+0x90>
    if ( id == 0) {
     f26:	2c00      	cmp	r4, #0
     f28:	d0f8      	beq.n	f1c <SPI5init+0x58>
    } else if ( id == 1) {
     f2a:	2c01      	cmp	r4, #1
     f2c:	d009      	beq.n	f42 <SPI5init+0x7e>
    } else if ( id == 2) {
     f2e:	2c02      	cmp	r4, #2
     f30:	d009      	beq.n	f46 <SPI5init+0x82>
    } else if ( id == 3) {
     f32:	2c03      	cmp	r4, #3
     f34:	d009      	beq.n	f4a <SPI5init+0x86>
    } else if ( id == 4) {
     f36:	2c04      	cmp	r4, #4
     f38:	d009      	beq.n	f4e <SPI5init+0x8a>
    } else if ( id == 5) {
     f3a:	2c05      	cmp	r4, #5
     f3c:	d1ef      	bne.n	f1e <SPI5init+0x5a>
        return (Sercom*) (0x43000400U);
     f3e:	4e44      	ldr	r6, [pc, #272]	; (1050 <SPI5init+0x18c>)
     f40:	e7ed      	b.n	f1e <SPI5init+0x5a>
        return (Sercom*) (0x40003400U);
     f42:	4e44      	ldr	r6, [pc, #272]	; (1054 <SPI5init+0x190>)
     f44:	e7eb      	b.n	f1e <SPI5init+0x5a>
        return (Sercom*) (0x41012000U);
     f46:	4e44      	ldr	r6, [pc, #272]	; (1058 <SPI5init+0x194>)
     f48:	e7e9      	b.n	f1e <SPI5init+0x5a>
        return (Sercom*) (0x41014000U);
     f4a:	4e44      	ldr	r6, [pc, #272]	; (105c <SPI5init+0x198>)
     f4c:	e7e7      	b.n	f1e <SPI5init+0x5a>
        return (Sercom*) (0x43000000U);
     f4e:	f04f 4686 	mov.w	r6, #1124073472	; 0x43000000
     f52:	e7e4      	b.n	f1e <SPI5init+0x5a>
    if ( id == 0) {
     f54:	b164      	cbz	r4, f70 <SPI5init+0xac>
    } else if ( id == 1) {
     f56:	2c01      	cmp	r4, #1
     f58:	d01e      	beq.n	f98 <SPI5init+0xd4>
    } else if ( id == 2) {
     f5a:	2c02      	cmp	r4, #2
     f5c:	d01f      	beq.n	f9e <SPI5init+0xda>
    } else if ( id == 3) {
     f5e:	2c03      	cmp	r4, #3
     f60:	d020      	beq.n	fa4 <SPI5init+0xe0>
    } else if ( id == 4) {
     f62:	2c04      	cmp	r4, #4
     f64:	d021      	beq.n	faa <SPI5init+0xe6>
    } else if ( id == 5) {
     f66:	2c05      	cmp	r4, #5
     f68:	d104      	bne.n	f74 <SPI5init+0xb0>
        return (Sercom*) (0x43000400U);
     f6a:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 1050 <SPI5init+0x18c>
     f6e:	e001      	b.n	f74 <SPI5init+0xb0>
        return (Sercom*) (0x40003000U);
     f70:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 104c <SPI5init+0x188>

    sercom(id)->SPI.CTRLB.reg
        = SERCOM_SPI_CTRLB_RXEN;
     f74:	f44f 3300 	mov.w	r3, #131072	; 0x20000
     f78:	f8c9 3004 	str.w	r3, [r9, #4]
    if ( id == 0) {
     f7c:	b1c4      	cbz	r4, fb0 <SPI5init+0xec>
    } else if ( id == 1) {
     f7e:	2c01      	cmp	r4, #1
     f80:	d028      	beq.n	fd4 <SPI5init+0x110>
    } else if ( id == 2) {
     f82:	2c02      	cmp	r4, #2
     f84:	d029      	beq.n	fda <SPI5init+0x116>
    } else if ( id == 3) {
     f86:	2c03      	cmp	r4, #3
     f88:	d02a      	beq.n	fe0 <SPI5init+0x11c>
    } else if ( id == 4) {
     f8a:	2c04      	cmp	r4, #4
     f8c:	d02b      	beq.n	fe6 <SPI5init+0x122>
    } else if ( id == 5) {
     f8e:	2c05      	cmp	r4, #5
     f90:	d110      	bne.n	fb4 <SPI5init+0xf0>
        return (Sercom*) (0x43000400U);
     f92:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 1050 <SPI5init+0x18c>
     f96:	e00d      	b.n	fb4 <SPI5init+0xf0>
        return (Sercom*) (0x40003400U);
     f98:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 1054 <SPI5init+0x190>
     f9c:	e7ea      	b.n	f74 <SPI5init+0xb0>
        return (Sercom*) (0x41012000U);
     f9e:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 1058 <SPI5init+0x194>
     fa2:	e7e7      	b.n	f74 <SPI5init+0xb0>
        return (Sercom*) (0x41014000U);
     fa4:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 105c <SPI5init+0x198>
     fa8:	e7e4      	b.n	f74 <SPI5init+0xb0>
        return (Sercom*) (0x43000000U);
     faa:	f04f 4986 	mov.w	r9, #1124073472	; 0x43000000
     fae:	e7e1      	b.n	f74 <SPI5init+0xb0>
        return (Sercom*) (0x40003000U);
     fb0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 104c <SPI5init+0x188>

    sercom(id)->SPI.BAUD.reg = 0x05;
     fb4:	2305      	movs	r3, #5
     fb6:	f888 300c 	strb.w	r3, [r8, #12]
    if ( id == 0) {
     fba:	b1bc      	cbz	r4, fec <SPI5init+0x128>
    } else if ( id == 1) {
     fbc:	2c01      	cmp	r4, #1
     fbe:	d019      	beq.n	ff4 <SPI5init+0x130>
    } else if ( id == 2) {
     fc0:	2c02      	cmp	r4, #2
     fc2:	d019      	beq.n	ff8 <SPI5init+0x134>
    } else if ( id == 3) {
     fc4:	2c03      	cmp	r4, #3
     fc6:	d019      	beq.n	ffc <SPI5init+0x138>
    } else if ( id == 4) {
     fc8:	2c04      	cmp	r4, #4
     fca:	d019      	beq.n	1000 <SPI5init+0x13c>
    } else if ( id == 5) {
     fcc:	429c      	cmp	r4, r3
     fce:	d10e      	bne.n	fee <SPI5init+0x12a>
        return (Sercom*) (0x43000400U);
     fd0:	4f1f      	ldr	r7, [pc, #124]	; (1050 <SPI5init+0x18c>)
     fd2:	e00c      	b.n	fee <SPI5init+0x12a>
        return (Sercom*) (0x40003400U);
     fd4:	f8df 807c 	ldr.w	r8, [pc, #124]	; 1054 <SPI5init+0x190>
     fd8:	e7ec      	b.n	fb4 <SPI5init+0xf0>
        return (Sercom*) (0x41012000U);
     fda:	f8df 807c 	ldr.w	r8, [pc, #124]	; 1058 <SPI5init+0x194>
     fde:	e7e9      	b.n	fb4 <SPI5init+0xf0>
        return (Sercom*) (0x41014000U);
     fe0:	f8df 8078 	ldr.w	r8, [pc, #120]	; 105c <SPI5init+0x198>
     fe4:	e7e6      	b.n	fb4 <SPI5init+0xf0>
        return (Sercom*) (0x43000000U);
     fe6:	f04f 4886 	mov.w	r8, #1124073472	; 0x43000000
     fea:	e7e3      	b.n	fb4 <SPI5init+0xf0>
        return (Sercom*) (0x40003000U);
     fec:	4f17      	ldr	r7, [pc, #92]	; (104c <SPI5init+0x188>)

    sercom(id)->SPI.CTRLA.reg
        = SERCOM_SPI_CTRLA_ENABLE
     fee:	4b1c      	ldr	r3, [pc, #112]	; (1060 <SPI5init+0x19c>)
     ff0:	603b      	str	r3, [r7, #0]
          | SERCOM_SPI_CTRLA_DOPO(0x0)
          //| SERCOM_SPI_CTRLA_CPOL
          //| SERCOM_SPI_CTRLA_CPHA;
          | (0 ? SERCOM_SPI_CTRLA_CPOL : 0)
          | (0 ? SERCOM_SPI_CTRLA_CPHA : 0);
    while  (sercom(id)->SPI.SYNCBUSY.bit.CTRLB);
     ff2:	e00d      	b.n	1010 <SPI5init+0x14c>
        return (Sercom*) (0x40003400U);
     ff4:	4f17      	ldr	r7, [pc, #92]	; (1054 <SPI5init+0x190>)
     ff6:	e7fa      	b.n	fee <SPI5init+0x12a>
        return (Sercom*) (0x41012000U);
     ff8:	4f17      	ldr	r7, [pc, #92]	; (1058 <SPI5init+0x194>)
     ffa:	e7f8      	b.n	fee <SPI5init+0x12a>
        return (Sercom*) (0x41014000U);
     ffc:	4f17      	ldr	r7, [pc, #92]	; (105c <SPI5init+0x198>)
     ffe:	e7f6      	b.n	fee <SPI5init+0x12a>
        return (Sercom*) (0x43000000U);
    1000:	f04f 4786 	mov.w	r7, #1124073472	; 0x43000000
    1004:	e7f3      	b.n	fee <SPI5init+0x12a>
        return (Sercom*) (0x40003000U);
    1006:	4d11      	ldr	r5, [pc, #68]	; (104c <SPI5init+0x188>)
    1008:	69eb      	ldr	r3, [r5, #28]
    100a:	f013 0f04 	tst.w	r3, #4
    100e:	d016      	beq.n	103e <SPI5init+0x17a>
    if ( id == 0) {
    1010:	2c00      	cmp	r4, #0
    1012:	d0f8      	beq.n	1006 <SPI5init+0x142>
    } else if ( id == 1) {
    1014:	2c01      	cmp	r4, #1
    1016:	d009      	beq.n	102c <SPI5init+0x168>
    } else if ( id == 2) {
    1018:	2c02      	cmp	r4, #2
    101a:	d009      	beq.n	1030 <SPI5init+0x16c>
    } else if ( id == 3) {
    101c:	2c03      	cmp	r4, #3
    101e:	d009      	beq.n	1034 <SPI5init+0x170>
    } else if ( id == 4) {
    1020:	2c04      	cmp	r4, #4
    1022:	d009      	beq.n	1038 <SPI5init+0x174>
    } else if ( id == 5) {
    1024:	2c05      	cmp	r4, #5
    1026:	d1ef      	bne.n	1008 <SPI5init+0x144>
        return (Sercom*) (0x43000400U);
    1028:	4d09      	ldr	r5, [pc, #36]	; (1050 <SPI5init+0x18c>)
    102a:	e7ed      	b.n	1008 <SPI5init+0x144>
        return (Sercom*) (0x40003400U);
    102c:	4d09      	ldr	r5, [pc, #36]	; (1054 <SPI5init+0x190>)
    102e:	e7eb      	b.n	1008 <SPI5init+0x144>
        return (Sercom*) (0x41012000U);
    1030:	4d09      	ldr	r5, [pc, #36]	; (1058 <SPI5init+0x194>)
    1032:	e7e9      	b.n	1008 <SPI5init+0x144>
        return (Sercom*) (0x41014000U);
    1034:	4d09      	ldr	r5, [pc, #36]	; (105c <SPI5init+0x198>)
    1036:	e7e7      	b.n	1008 <SPI5init+0x144>
        return (Sercom*) (0x43000000U);
    1038:	f04f 4586 	mov.w	r5, #1124073472	; 0x43000000
    103c:	e7e4      	b.n	1008 <SPI5init+0x144>

}
    103e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1042:	bf00      	nop
    1044:	000003c1 	.word	0x000003c1
    1048:	40000800 	.word	0x40000800
    104c:	40003000 	.word	0x40003000
    1050:	43000400 	.word	0x43000400
    1054:	40003400 	.word	0x40003400
    1058:	41012000 	.word	0x41012000
    105c:	41014000 	.word	0x41014000
    1060:	0030000e 	.word	0x0030000e

00001064 <spiDataOut>:
    sercom(id)->SPI.DATA.reg = data;
    while(sercom(id)->SPI.INTFLAG.bit.RXC == 0);
    return sercom(id)->SPI.DATA.reg;
}

void spiDataOut(SercomId id, u8_t data) {
    1064:	b430      	push	{r4, r5}
    if ( id == 0) {
    1066:	4603      	mov	r3, r0
    1068:	b158      	cbz	r0, 1082 <spiDataOut+0x1e>
    } else if ( id == 1) {
    106a:	2801      	cmp	r0, #1
    106c:	d00c      	beq.n	1088 <spiDataOut+0x24>
    } else if ( id == 2) {
    106e:	2802      	cmp	r0, #2
    1070:	d00c      	beq.n	108c <spiDataOut+0x28>
    } else if ( id == 3) {
    1072:	2803      	cmp	r0, #3
    1074:	d00c      	beq.n	1090 <spiDataOut+0x2c>
    } else if ( id == 4) {
    1076:	2804      	cmp	r0, #4
    1078:	d00c      	beq.n	1094 <spiDataOut+0x30>
    } else if ( id == 5) {
    107a:	2805      	cmp	r0, #5
    107c:	d102      	bne.n	1084 <spiDataOut+0x20>
        return (Sercom*) (0x43000400U);
    107e:	4a22      	ldr	r2, [pc, #136]	; (1108 <spiDataOut+0xa4>)
    1080:	e000      	b.n	1084 <spiDataOut+0x20>
        return (Sercom*) (0x40003000U);
    1082:	4a22      	ldr	r2, [pc, #136]	; (110c <spiDataOut+0xa8>)
    sercom(id)->SPI.DATA.reg = data;
    1084:	6291      	str	r1, [r2, #40]	; 0x28
    while(sercom(id)->SPI.INTFLAG.bit.RXC == 0);
    1086:	e00d      	b.n	10a4 <spiDataOut+0x40>
        return (Sercom*) (0x40003400U);
    1088:	4a21      	ldr	r2, [pc, #132]	; (1110 <spiDataOut+0xac>)
    108a:	e7fb      	b.n	1084 <spiDataOut+0x20>
        return (Sercom*) (0x41012000U);
    108c:	4a21      	ldr	r2, [pc, #132]	; (1114 <spiDataOut+0xb0>)
    108e:	e7f9      	b.n	1084 <spiDataOut+0x20>
        return (Sercom*) (0x41014000U);
    1090:	4a21      	ldr	r2, [pc, #132]	; (1118 <spiDataOut+0xb4>)
    1092:	e7f7      	b.n	1084 <spiDataOut+0x20>
        return (Sercom*) (0x43000000U);
    1094:	f04f 4286 	mov.w	r2, #1124073472	; 0x43000000
    1098:	e7f4      	b.n	1084 <spiDataOut+0x20>
        return (Sercom*) (0x40003000U);
    109a:	4c1c      	ldr	r4, [pc, #112]	; (110c <spiDataOut+0xa8>)
    109c:	7e22      	ldrb	r2, [r4, #24]
    109e:	f012 0f04 	tst.w	r2, #4
    10a2:	d116      	bne.n	10d2 <spiDataOut+0x6e>
    if ( id == 0) {
    10a4:	2b00      	cmp	r3, #0
    10a6:	d0f8      	beq.n	109a <spiDataOut+0x36>
    } else if ( id == 1) {
    10a8:	2b01      	cmp	r3, #1
    10aa:	d009      	beq.n	10c0 <spiDataOut+0x5c>
    } else if ( id == 2) {
    10ac:	2b02      	cmp	r3, #2
    10ae:	d009      	beq.n	10c4 <spiDataOut+0x60>
    } else if ( id == 3) {
    10b0:	2b03      	cmp	r3, #3
    10b2:	d009      	beq.n	10c8 <spiDataOut+0x64>
    } else if ( id == 4) {
    10b4:	2b04      	cmp	r3, #4
    10b6:	d009      	beq.n	10cc <spiDataOut+0x68>
    } else if ( id == 5) {
    10b8:	2b05      	cmp	r3, #5
    10ba:	d1ef      	bne.n	109c <spiDataOut+0x38>
        return (Sercom*) (0x43000400U);
    10bc:	4c12      	ldr	r4, [pc, #72]	; (1108 <spiDataOut+0xa4>)
    10be:	e7ed      	b.n	109c <spiDataOut+0x38>
        return (Sercom*) (0x40003400U);
    10c0:	4c13      	ldr	r4, [pc, #76]	; (1110 <spiDataOut+0xac>)
    10c2:	e7eb      	b.n	109c <spiDataOut+0x38>
        return (Sercom*) (0x41012000U);
    10c4:	4c13      	ldr	r4, [pc, #76]	; (1114 <spiDataOut+0xb0>)
    10c6:	e7e9      	b.n	109c <spiDataOut+0x38>
        return (Sercom*) (0x41014000U);
    10c8:	4c13      	ldr	r4, [pc, #76]	; (1118 <spiDataOut+0xb4>)
    10ca:	e7e7      	b.n	109c <spiDataOut+0x38>
        return (Sercom*) (0x43000000U);
    10cc:	f04f 4486 	mov.w	r4, #1124073472	; 0x43000000
    10d0:	e7e4      	b.n	109c <spiDataOut+0x38>
    if ( id == 0) {
    10d2:	b15b      	cbz	r3, 10ec <spiDataOut+0x88>
    } else if ( id == 1) {
    10d4:	2b01      	cmp	r3, #1
    10d6:	d00d      	beq.n	10f4 <spiDataOut+0x90>
    } else if ( id == 2) {
    10d8:	2b02      	cmp	r3, #2
    10da:	d00d      	beq.n	10f8 <spiDataOut+0x94>
    } else if ( id == 3) {
    10dc:	2b03      	cmp	r3, #3
    10de:	d00d      	beq.n	10fc <spiDataOut+0x98>
    } else if ( id == 4) {
    10e0:	2b04      	cmp	r3, #4
    10e2:	d00d      	beq.n	1100 <spiDataOut+0x9c>
    } else if ( id == 5) {
    10e4:	2b05      	cmp	r3, #5
    10e6:	d102      	bne.n	10ee <spiDataOut+0x8a>
        return (Sercom*) (0x43000400U);
    10e8:	4d07      	ldr	r5, [pc, #28]	; (1108 <spiDataOut+0xa4>)
    10ea:	e000      	b.n	10ee <spiDataOut+0x8a>
        return (Sercom*) (0x40003000U);
    10ec:	4d07      	ldr	r5, [pc, #28]	; (110c <spiDataOut+0xa8>)
    u8_t dummy = sercom(id)->SPI.DATA.reg;
    10ee:	6aab      	ldr	r3, [r5, #40]	; 0x28
}
    10f0:	bc30      	pop	{r4, r5}
    10f2:	4770      	bx	lr
        return (Sercom*) (0x40003400U);
    10f4:	4d06      	ldr	r5, [pc, #24]	; (1110 <spiDataOut+0xac>)
    10f6:	e7fa      	b.n	10ee <spiDataOut+0x8a>
        return (Sercom*) (0x41012000U);
    10f8:	4d06      	ldr	r5, [pc, #24]	; (1114 <spiDataOut+0xb0>)
    10fa:	e7f8      	b.n	10ee <spiDataOut+0x8a>
        return (Sercom*) (0x41014000U);
    10fc:	4d06      	ldr	r5, [pc, #24]	; (1118 <spiDataOut+0xb4>)
    10fe:	e7f6      	b.n	10ee <spiDataOut+0x8a>
        return (Sercom*) (0x43000000U);
    1100:	f04f 4586 	mov.w	r5, #1124073472	; 0x43000000
    1104:	e7f3      	b.n	10ee <spiDataOut+0x8a>
    1106:	bf00      	nop
    1108:	43000400 	.word	0x43000400
    110c:	40003000 	.word	0x40003000
    1110:	40003400 	.word	0x40003400
    1114:	41012000 	.word	0x41012000
    1118:	41014000 	.word	0x41014000

0000111c <spiDataIn>:

u8_t spiDataIn(SercomId id) {
    111c:	b430      	push	{r4, r5}
    if ( id == 0) {
    111e:	4603      	mov	r3, r0
    1120:	b158      	cbz	r0, 113a <spiDataIn+0x1e>
    } else if ( id == 1) {
    1122:	2801      	cmp	r0, #1
    1124:	d00d      	beq.n	1142 <spiDataIn+0x26>
    } else if ( id == 2) {
    1126:	2802      	cmp	r0, #2
    1128:	d00d      	beq.n	1146 <spiDataIn+0x2a>
    } else if ( id == 3) {
    112a:	2803      	cmp	r0, #3
    112c:	d00d      	beq.n	114a <spiDataIn+0x2e>
    } else if ( id == 4) {
    112e:	2804      	cmp	r0, #4
    1130:	d00d      	beq.n	114e <spiDataIn+0x32>
    } else if ( id == 5) {
    1132:	2805      	cmp	r0, #5
    1134:	d102      	bne.n	113c <spiDataIn+0x20>
        return (Sercom*) (0x43000400U);
    1136:	4c23      	ldr	r4, [pc, #140]	; (11c4 <spiDataIn+0xa8>)
    1138:	e000      	b.n	113c <spiDataIn+0x20>
        return (Sercom*) (0x40003000U);
    113a:	4c23      	ldr	r4, [pc, #140]	; (11c8 <spiDataIn+0xac>)
    sercom(id)->SPI.DATA.reg = 0xFF;
    113c:	22ff      	movs	r2, #255	; 0xff
    113e:	62a2      	str	r2, [r4, #40]	; 0x28
    while(sercom(id)->SPI.INTFLAG.bit.RXC == 0);
    1140:	e00d      	b.n	115e <spiDataIn+0x42>
        return (Sercom*) (0x40003400U);
    1142:	4c22      	ldr	r4, [pc, #136]	; (11cc <spiDataIn+0xb0>)
    1144:	e7fa      	b.n	113c <spiDataIn+0x20>
        return (Sercom*) (0x41012000U);
    1146:	4c22      	ldr	r4, [pc, #136]	; (11d0 <spiDataIn+0xb4>)
    1148:	e7f8      	b.n	113c <spiDataIn+0x20>
        return (Sercom*) (0x41014000U);
    114a:	4c22      	ldr	r4, [pc, #136]	; (11d4 <spiDataIn+0xb8>)
    114c:	e7f6      	b.n	113c <spiDataIn+0x20>
        return (Sercom*) (0x43000000U);
    114e:	f04f 4486 	mov.w	r4, #1124073472	; 0x43000000
    1152:	e7f3      	b.n	113c <spiDataIn+0x20>
        return (Sercom*) (0x40003000U);
    1154:	491c      	ldr	r1, [pc, #112]	; (11c8 <spiDataIn+0xac>)
    1156:	7e0a      	ldrb	r2, [r1, #24]
    1158:	f012 0f04 	tst.w	r2, #4
    115c:	d116      	bne.n	118c <spiDataIn+0x70>
    if ( id == 0) {
    115e:	2b00      	cmp	r3, #0
    1160:	d0f8      	beq.n	1154 <spiDataIn+0x38>
    } else if ( id == 1) {
    1162:	2b01      	cmp	r3, #1
    1164:	d009      	beq.n	117a <spiDataIn+0x5e>
    } else if ( id == 2) {
    1166:	2b02      	cmp	r3, #2
    1168:	d009      	beq.n	117e <spiDataIn+0x62>
    } else if ( id == 3) {
    116a:	2b03      	cmp	r3, #3
    116c:	d009      	beq.n	1182 <spiDataIn+0x66>
    } else if ( id == 4) {
    116e:	2b04      	cmp	r3, #4
    1170:	d009      	beq.n	1186 <spiDataIn+0x6a>
    } else if ( id == 5) {
    1172:	2b05      	cmp	r3, #5
    1174:	d1ef      	bne.n	1156 <spiDataIn+0x3a>
        return (Sercom*) (0x43000400U);
    1176:	4913      	ldr	r1, [pc, #76]	; (11c4 <spiDataIn+0xa8>)
    1178:	e7ed      	b.n	1156 <spiDataIn+0x3a>
        return (Sercom*) (0x40003400U);
    117a:	4914      	ldr	r1, [pc, #80]	; (11cc <spiDataIn+0xb0>)
    117c:	e7eb      	b.n	1156 <spiDataIn+0x3a>
        return (Sercom*) (0x41012000U);
    117e:	4914      	ldr	r1, [pc, #80]	; (11d0 <spiDataIn+0xb4>)
    1180:	e7e9      	b.n	1156 <spiDataIn+0x3a>
        return (Sercom*) (0x41014000U);
    1182:	4914      	ldr	r1, [pc, #80]	; (11d4 <spiDataIn+0xb8>)
    1184:	e7e7      	b.n	1156 <spiDataIn+0x3a>
        return (Sercom*) (0x43000000U);
    1186:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
    118a:	e7e4      	b.n	1156 <spiDataIn+0x3a>
    if ( id == 0) {
    118c:	b15b      	cbz	r3, 11a6 <spiDataIn+0x8a>
    } else if ( id == 1) {
    118e:	2b01      	cmp	r3, #1
    1190:	d00e      	beq.n	11b0 <spiDataIn+0x94>
    } else if ( id == 2) {
    1192:	2b02      	cmp	r3, #2
    1194:	d00e      	beq.n	11b4 <spiDataIn+0x98>
    } else if ( id == 3) {
    1196:	2b03      	cmp	r3, #3
    1198:	d00e      	beq.n	11b8 <spiDataIn+0x9c>
    } else if ( id == 4) {
    119a:	2b04      	cmp	r3, #4
    119c:	d00e      	beq.n	11bc <spiDataIn+0xa0>
    } else if ( id == 5) {
    119e:	2b05      	cmp	r3, #5
    11a0:	d102      	bne.n	11a8 <spiDataIn+0x8c>
        return (Sercom*) (0x43000400U);
    11a2:	4d08      	ldr	r5, [pc, #32]	; (11c4 <spiDataIn+0xa8>)
    11a4:	e000      	b.n	11a8 <spiDataIn+0x8c>
        return (Sercom*) (0x40003000U);
    11a6:	4d08      	ldr	r5, [pc, #32]	; (11c8 <spiDataIn+0xac>)
    return sercom(id)->SPI.DATA.reg;
    11a8:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    11aa:	b2c0      	uxtb	r0, r0
    11ac:	bc30      	pop	{r4, r5}
    11ae:	4770      	bx	lr
        return (Sercom*) (0x40003400U);
    11b0:	4d06      	ldr	r5, [pc, #24]	; (11cc <spiDataIn+0xb0>)
    11b2:	e7f9      	b.n	11a8 <spiDataIn+0x8c>
        return (Sercom*) (0x41012000U);
    11b4:	4d06      	ldr	r5, [pc, #24]	; (11d0 <spiDataIn+0xb4>)
    11b6:	e7f7      	b.n	11a8 <spiDataIn+0x8c>
        return (Sercom*) (0x41014000U);
    11b8:	4d06      	ldr	r5, [pc, #24]	; (11d4 <spiDataIn+0xb8>)
    11ba:	e7f5      	b.n	11a8 <spiDataIn+0x8c>
        return (Sercom*) (0x43000000U);
    11bc:	f04f 4586 	mov.w	r5, #1124073472	; 0x43000000
    11c0:	e7f2      	b.n	11a8 <spiDataIn+0x8c>
    11c2:	bf00      	nop
    11c4:	43000400 	.word	0x43000400
    11c8:	40003000 	.word	0x40003000
    11cc:	40003400 	.word	0x40003400
    11d0:	41012000 	.word	0x41012000
    11d4:	41014000 	.word	0x41014000

000011d8 <USART2init>:
#include <util.h>


void USART2init() {
    11d8:	b508      	push	{r3, lr}

    enable_clock_generator(2, GCLK_GENCTRL_SRC_DFLL, 1);
    11da:	2201      	movs	r2, #1
    11dc:	2106      	movs	r1, #6
    11de:	2002      	movs	r0, #2
    11e0:	4b0e      	ldr	r3, [pc, #56]	; (121c <USART2init+0x44>)
    11e2:	4798      	blx	r3

    connect_gclk_to_peripheral(2, 23);
    11e4:	2117      	movs	r1, #23
    11e6:	2002      	movs	r0, #2
    11e8:	4b0d      	ldr	r3, [pc, #52]	; (1220 <USART2init+0x48>)
    11ea:	4798      	blx	r3
    MCLK->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
    11ec:	4a0d      	ldr	r2, [pc, #52]	; (1224 <USART2init+0x4c>)
    11ee:	6993      	ldr	r3, [r2, #24]
    11f0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    11f4:	6193      	str	r3, [r2, #24]


    //float BAUD = 65536*(1-(16*(9600/(16000000/1))));

    sercom(2)->USART.CTRLA.reg = SERCOM_USART_CTRLA_SWRST;
    11f6:	2201      	movs	r2, #1
    11f8:	4b0b      	ldr	r3, [pc, #44]	; (1228 <USART2init+0x50>)
    11fa:	601a      	str	r2, [r3, #0]
    while(sercom(2)->USART.CTRLA.reg & SERCOM_USART_CTRLA_SWRST);
    11fc:	4b0a      	ldr	r3, [pc, #40]	; (1228 <USART2init+0x50>)
    11fe:	681b      	ldr	r3, [r3, #0]
    1200:	f013 0f01 	tst.w	r3, #1
    1204:	d1fa      	bne.n	11fc <USART2init+0x24>

    //sercom(0)->USART.BAUD.reg = 57986;
    sercom(2)->USART.BAUD.reg = 63018;
    1206:	4b08      	ldr	r3, [pc, #32]	; (1228 <USART2init+0x50>)
    1208:	f24f 622a 	movw	r2, #63018	; 0xf62a
    120c:	819a      	strh	r2, [r3, #12]
    sercom(2)->USART.CTRLA.reg = SERCOM_USART_CTRLA_ENABLE |
    120e:	4a07      	ldr	r2, [pc, #28]	; (122c <USART2init+0x54>)
    1210:	601a      	str	r2, [r3, #0]
                                 SERCOM_USART_CTRLA_RXPO(1) |
                                 SERCOM_USART_CTRLA_TXPO(0) |
                                 SERCOM_USART_CTRLA_DORD;

    //SERCOM_USART_CTRLA_DORD;
    sercom(2)->USART.CTRLB.reg = SERCOM_USART_CTRLB_RXEN |
    1212:	f44f 3240 	mov.w	r2, #196608	; 0x30000
    1216:	605a      	str	r2, [r3, #4]
    1218:	bd08      	pop	{r3, pc}
    121a:	bf00      	nop
    121c:	000003f9 	.word	0x000003f9
    1220:	000003c1 	.word	0x000003c1
    1224:	40000800 	.word	0x40000800
    1228:	41012000 	.word	0x41012000
    122c:	40100006 	.word	0x40100006

00001230 <USART3init>:
                                 SERCOM_USART_CTRLB_TXEN;
}

void USART3init() {
    1230:	b508      	push	{r3, lr}

    enable_clock_generator(2, GCLK_GENCTRL_SRC_DFLL, 1);
    1232:	2201      	movs	r2, #1
    1234:	2106      	movs	r1, #6
    1236:	2002      	movs	r0, #2
    1238:	4b0e      	ldr	r3, [pc, #56]	; (1274 <USART3init+0x44>)
    123a:	4798      	blx	r3


    connect_gclk_to_peripheral(2, 24);
    123c:	2118      	movs	r1, #24
    123e:	2002      	movs	r0, #2
    1240:	4b0d      	ldr	r3, [pc, #52]	; (1278 <USART3init+0x48>)
    1242:	4798      	blx	r3
    MCLK->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
    1244:	4a0d      	ldr	r2, [pc, #52]	; (127c <USART3init+0x4c>)
    1246:	6993      	ldr	r3, [r2, #24]
    1248:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    124c:	6193      	str	r3, [r2, #24]


    //float BAUD = 65536*(1-(16*(9600/(16000000/1))));

    sercom(3)->USART.CTRLA.reg = SERCOM_USART_CTRLA_SWRST;
    124e:	2201      	movs	r2, #1
    1250:	4b0b      	ldr	r3, [pc, #44]	; (1280 <USART3init+0x50>)
    1252:	601a      	str	r2, [r3, #0]
    while(sercom(3)->USART.CTRLA.reg & SERCOM_USART_CTRLA_SWRST);
    1254:	4b0a      	ldr	r3, [pc, #40]	; (1280 <USART3init+0x50>)
    1256:	681b      	ldr	r3, [r3, #0]
    1258:	f013 0f01 	tst.w	r3, #1
    125c:	d1fa      	bne.n	1254 <USART3init+0x24>

    //sercom(0)->USART.BAUD.reg = 57986;
    sercom(3)->USART.BAUD.reg = 63018;
    125e:	4b08      	ldr	r3, [pc, #32]	; (1280 <USART3init+0x50>)
    1260:	f24f 622a 	movw	r2, #63018	; 0xf62a
    1264:	819a      	strh	r2, [r3, #12]
    //sercom(3)->USART.BAUD.reg = 65326;

    sercom(3)->USART.CTRLA.reg = SERCOM_USART_CTRLA_ENABLE |
    1266:	4a07      	ldr	r2, [pc, #28]	; (1284 <USART3init+0x54>)
    1268:	601a      	str	r2, [r3, #0]
                                 SERCOM_USART_CTRLA_MODE(1) |
                                 SERCOM_USART_CTRLA_RXPO(1) |
                                 SERCOM_USART_CTRLA_TXPO(0) |
                                 SERCOM_USART_CTRLA_DORD;

    sercom(3)->USART.CTRLB.reg = SERCOM_USART_CTRLB_RXEN |
    126a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
    126e:	605a      	str	r2, [r3, #4]
    1270:	bd08      	pop	{r3, pc}
    1272:	bf00      	nop
    1274:	000003f9 	.word	0x000003f9
    1278:	000003c1 	.word	0x000003c1
    127c:	40000800 	.word	0x40000800
    1280:	41014000 	.word	0x41014000
    1284:	40100006 	.word	0x40100006

00001288 <usartDataOut>:
                                 SERCOM_USART_CTRLB_TXEN;
}


void usartDataOut(SercomId id, u8_t data) {
    1288:	b410      	push	{r4}
u8_t RN4871Status();
void RN4871SetName();


inline static Sercom* sercom(SercomId id) {
    if ( id == 0) {
    128a:	4603      	mov	r3, r0
    128c:	b158      	cbz	r0, 12a6 <usartDataOut+0x1e>
        return (Sercom*) (0x40003000U);
    } else if ( id == 1) {
    128e:	2801      	cmp	r0, #1
    1290:	d00c      	beq.n	12ac <usartDataOut+0x24>
        return (Sercom*) (0x40003400U);
    } else if ( id == 2) {
    1292:	2802      	cmp	r0, #2
    1294:	d00c      	beq.n	12b0 <usartDataOut+0x28>
        return (Sercom*) (0x41012000U);
    } else if ( id == 3) {
    1296:	2803      	cmp	r0, #3
    1298:	d00c      	beq.n	12b4 <usartDataOut+0x2c>
        return (Sercom*) (0x41014000U);
    } else if ( id == 4) {
    129a:	2804      	cmp	r0, #4
    129c:	d00c      	beq.n	12b8 <usartDataOut+0x30>
        return (Sercom*) (0x43000000U);
    } else if ( id == 5) {
    129e:	2805      	cmp	r0, #5
    12a0:	d102      	bne.n	12a8 <usartDataOut+0x20>
        return (Sercom*) (0x43000400U);
    12a2:	4a16      	ldr	r2, [pc, #88]	; (12fc <usartDataOut+0x74>)
    12a4:	e000      	b.n	12a8 <usartDataOut+0x20>
        return (Sercom*) (0x40003000U);
    12a6:	4a16      	ldr	r2, [pc, #88]	; (1300 <usartDataOut+0x78>)
    sercom(id)->USART.DATA.reg = data;
    12a8:	6291      	str	r1, [r2, #40]	; 0x28
    //this needs to be enabled normally!!!!!!!
    while(sercom(id)->USART.INTFLAG.bit.TXC == 0);
    12aa:	e00d      	b.n	12c8 <usartDataOut+0x40>
        return (Sercom*) (0x40003400U);
    12ac:	4a15      	ldr	r2, [pc, #84]	; (1304 <usartDataOut+0x7c>)
    12ae:	e7fb      	b.n	12a8 <usartDataOut+0x20>
        return (Sercom*) (0x41012000U);
    12b0:	4a15      	ldr	r2, [pc, #84]	; (1308 <usartDataOut+0x80>)
    12b2:	e7f9      	b.n	12a8 <usartDataOut+0x20>
        return (Sercom*) (0x41014000U);
    12b4:	4a15      	ldr	r2, [pc, #84]	; (130c <usartDataOut+0x84>)
    12b6:	e7f7      	b.n	12a8 <usartDataOut+0x20>
        return (Sercom*) (0x43000000U);
    12b8:	f04f 4286 	mov.w	r2, #1124073472	; 0x43000000
    12bc:	e7f4      	b.n	12a8 <usartDataOut+0x20>
        return (Sercom*) (0x40003000U);
    12be:	4c10      	ldr	r4, [pc, #64]	; (1300 <usartDataOut+0x78>)
    12c0:	7e22      	ldrb	r2, [r4, #24]
    12c2:	f012 0f02 	tst.w	r2, #2
    12c6:	d116      	bne.n	12f6 <usartDataOut+0x6e>
    if ( id == 0) {
    12c8:	2b00      	cmp	r3, #0
    12ca:	d0f8      	beq.n	12be <usartDataOut+0x36>
    } else if ( id == 1) {
    12cc:	2b01      	cmp	r3, #1
    12ce:	d009      	beq.n	12e4 <usartDataOut+0x5c>
    } else if ( id == 2) {
    12d0:	2b02      	cmp	r3, #2
    12d2:	d009      	beq.n	12e8 <usartDataOut+0x60>
    } else if ( id == 3) {
    12d4:	2b03      	cmp	r3, #3
    12d6:	d009      	beq.n	12ec <usartDataOut+0x64>
    } else if ( id == 4) {
    12d8:	2b04      	cmp	r3, #4
    12da:	d009      	beq.n	12f0 <usartDataOut+0x68>
    } else if ( id == 5) {
    12dc:	2b05      	cmp	r3, #5
    12de:	d1ef      	bne.n	12c0 <usartDataOut+0x38>
        return (Sercom*) (0x43000400U);
    12e0:	4c06      	ldr	r4, [pc, #24]	; (12fc <usartDataOut+0x74>)
    12e2:	e7ed      	b.n	12c0 <usartDataOut+0x38>
        return (Sercom*) (0x40003400U);
    12e4:	4c07      	ldr	r4, [pc, #28]	; (1304 <usartDataOut+0x7c>)
    12e6:	e7eb      	b.n	12c0 <usartDataOut+0x38>
        return (Sercom*) (0x41012000U);
    12e8:	4c07      	ldr	r4, [pc, #28]	; (1308 <usartDataOut+0x80>)
    12ea:	e7e9      	b.n	12c0 <usartDataOut+0x38>
        return (Sercom*) (0x41014000U);
    12ec:	4c07      	ldr	r4, [pc, #28]	; (130c <usartDataOut+0x84>)
    12ee:	e7e7      	b.n	12c0 <usartDataOut+0x38>
        return (Sercom*) (0x43000000U);
    12f0:	f04f 4486 	mov.w	r4, #1124073472	; 0x43000000
    12f4:	e7e4      	b.n	12c0 <usartDataOut+0x38>
}
    12f6:	bc10      	pop	{r4}
    12f8:	4770      	bx	lr
    12fa:	bf00      	nop
    12fc:	43000400 	.word	0x43000400
    1300:	40003000 	.word	0x40003000
    1304:	40003400 	.word	0x40003400
    1308:	41012000 	.word	0x41012000
    130c:	41014000 	.word	0x41014000

00001310 <usartDataIn>:
    if ( id == 0) {
    1310:	b158      	cbz	r0, 132a <usartDataIn+0x1a>
    } else if ( id == 1) {
    1312:	2801      	cmp	r0, #1
    1314:	d00d      	beq.n	1332 <usartDataIn+0x22>
    } else if ( id == 2) {
    1316:	2802      	cmp	r0, #2
    1318:	d00d      	beq.n	1336 <usartDataIn+0x26>
    } else if ( id == 3) {
    131a:	2803      	cmp	r0, #3
    131c:	d00d      	beq.n	133a <usartDataIn+0x2a>
    } else if ( id == 4) {
    131e:	2804      	cmp	r0, #4
    1320:	d00d      	beq.n	133e <usartDataIn+0x2e>
    } else if ( id == 5) {
    1322:	2805      	cmp	r0, #5
    1324:	d102      	bne.n	132c <usartDataIn+0x1c>
        return (Sercom*) (0x43000400U);
    1326:	4a07      	ldr	r2, [pc, #28]	; (1344 <usartDataIn+0x34>)
    1328:	e000      	b.n	132c <usartDataIn+0x1c>
        return (Sercom*) (0x40003000U);
    132a:	4a07      	ldr	r2, [pc, #28]	; (1348 <usartDataIn+0x38>)

u8_t usartDataIn(SercomId id) {
    return sercom(id)->USART.DATA.reg;
    132c:	6a90      	ldr	r0, [r2, #40]	; 0x28
    //this needs to be enabled normally!!!!!!!
    while(sercom(id)->USART.INTFLAG.bit.RXC == 0);
    132e:	b2c0      	uxtb	r0, r0
    1330:	4770      	bx	lr
        return (Sercom*) (0x40003400U);
    1332:	4a06      	ldr	r2, [pc, #24]	; (134c <usartDataIn+0x3c>)
    1334:	e7fa      	b.n	132c <usartDataIn+0x1c>
        return (Sercom*) (0x41012000U);
    1336:	4a06      	ldr	r2, [pc, #24]	; (1350 <usartDataIn+0x40>)
    1338:	e7f8      	b.n	132c <usartDataIn+0x1c>
        return (Sercom*) (0x41014000U);
    133a:	4a06      	ldr	r2, [pc, #24]	; (1354 <usartDataIn+0x44>)
    133c:	e7f6      	b.n	132c <usartDataIn+0x1c>
        return (Sercom*) (0x43000000U);
    133e:	f04f 4286 	mov.w	r2, #1124073472	; 0x43000000
    1342:	e7f3      	b.n	132c <usartDataIn+0x1c>
    1344:	43000400 	.word	0x43000400
    1348:	40003000 	.word	0x40003000
    134c:	40003400 	.word	0x40003400
    1350:	41012000 	.word	0x41012000
    1354:	41014000 	.word	0x41014000

00001358 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    1358:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    135a:	4a06      	ldr	r2, [pc, #24]	; (1374 <_sbrk+0x1c>)
    135c:	6812      	ldr	r2, [r2, #0]
    135e:	b122      	cbz	r2, 136a <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1360:	4a04      	ldr	r2, [pc, #16]	; (1374 <_sbrk+0x1c>)
    1362:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1364:	4403      	add	r3, r0
    1366:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1368:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    136a:	4903      	ldr	r1, [pc, #12]	; (1378 <_sbrk+0x20>)
    136c:	4a01      	ldr	r2, [pc, #4]	; (1374 <_sbrk+0x1c>)
    136e:	6011      	str	r1, [r2, #0]
    1370:	e7f6      	b.n	1360 <_sbrk+0x8>
    1372:	bf00      	nop
    1374:	20000088 	.word	0x20000088
    1378:	2000c128 	.word	0x2000c128

0000137c <init>:
#include <util.h>

void init() {
    137c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    init_clock_source_osculp32k();
    137e:	4bb1      	ldr	r3, [pc, #708]	; (1644 <init+0x2c8>)
    1380:	4798      	blx	r3
    delayInit();
    1382:	4bb1      	ldr	r3, [pc, #708]	; (1648 <init+0x2cc>)
    1384:	4798      	blx	r3
    rtcInit();
    1386:	4bb1      	ldr	r3, [pc, #708]	; (164c <init+0x2d0>)
    1388:	4798      	blx	r3
    TC2Init();
    138a:	4bb1      	ldr	r3, [pc, #708]	; (1650 <init+0x2d4>)
    138c:	4798      	blx	r3
    TC0Init();
    138e:	4bb1      	ldr	r3, [pc, #708]	; (1654 <init+0x2d8>)
    1390:	4798      	blx	r3

    SPI0init(0);
    1392:	2000      	movs	r0, #0
    1394:	4bb0      	ldr	r3, [pc, #704]	; (1658 <init+0x2dc>)
    1396:	4798      	blx	r3
    SPI5init(5);
    1398:	2005      	movs	r0, #5
    139a:	4bb0      	ldr	r3, [pc, #704]	; (165c <init+0x2e0>)
    139c:	4798      	blx	r3

    USART3init();
    139e:	4bb0      	ldr	r3, [pc, #704]	; (1660 <init+0x2e4>)
    13a0:	4798      	blx	r3
    USART2init();
    13a2:	4bb0      	ldr	r3, [pc, #704]	; (1664 <init+0x2e8>)
    13a4:	4798      	blx	r3
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    13a6:	4bb0      	ldr	r3, [pc, #704]	; (1668 <init+0x2ec>)
    13a8:	f893 20d6 	ldrb.w	r2, [r3, #214]	; 0xd6
    13ac:	f36f 0200 	bfc	r2, #0, #1
    13b0:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    13b4:	f44f 0480 	mov.w	r4, #4194304	; 0x400000
    13b8:	f8c3 4088 	str.w	r4, [r3, #136]	; 0x88
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    13bc:	f893 20d7 	ldrb.w	r2, [r3, #215]	; 0xd7
    13c0:	f36f 0200 	bfc	r2, #0, #1
    13c4:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    13c8:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
    13cc:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    13d0:	f893 20cc 	ldrb.w	r2, [r3, #204]	; 0xcc
    13d4:	f36f 0200 	bfc	r2, #0, #1
    13d8:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    13dc:	f44f 5680 	mov.w	r6, #4096	; 0x1000
    13e0:	f8c3 6088 	str.w	r6, [r3, #136]	; 0x88
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
    13e4:	f8c3 6098 	str.w	r6, [r3, #152]	; 0x98
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    13e8:	f893 20d0 	ldrb.w	r2, [r3, #208]	; 0xd0
    13ec:	f36f 0200 	bfc	r2, #0, #1
    13f0:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    13f4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    13f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    13fc:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
    1400:	f36f 0200 	bfc	r2, #0, #1
    1404:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    1408:	f44f 7280 	mov.w	r2, #256	; 0x100
    140c:	609a      	str	r2, [r3, #8]
		PORT->Group[p.group].PMUX[p.pin/2].bit.PMUXE = p.mux;
    140e:	f893 1034 	ldrb.w	r1, [r3, #52]	; 0x34
    1412:	2202      	movs	r2, #2
    1414:	f362 0103 	bfi	r1, r2, #0, #4
    1418:	f883 1034 	strb.w	r1, [r3, #52]	; 0x34
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 1;
    141c:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
    1420:	f041 0101 	orr.w	r1, r1, #1
    1424:	f883 1048 	strb.w	r1, [r3, #72]	; 0x48
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    1428:	f893 1049 	ldrb.w	r1, [r3, #73]	; 0x49
    142c:	f36f 0100 	bfc	r1, #0, #1
    1430:	f883 1049 	strb.w	r1, [r3, #73]	; 0x49
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    1434:	f44f 7100 	mov.w	r1, #512	; 0x200
    1438:	6099      	str	r1, [r3, #8]
		PORT->Group[p.group].PMUX[p.pin/2].bit.PMUXO = p.mux;
    143a:	f893 1034 	ldrb.w	r1, [r3, #52]	; 0x34
    143e:	f362 1107 	bfi	r1, r2, #4, #4
    1442:	f883 1034 	strb.w	r1, [r3, #52]	; 0x34
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 1;
    1446:	f893 1049 	ldrb.w	r1, [r3, #73]	; 0x49
    144a:	f041 0101 	orr.w	r1, r1, #1
    144e:	f883 1049 	strb.w	r1, [r3, #73]	; 0x49
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    1452:	f893 104b 	ldrb.w	r1, [r3, #75]	; 0x4b
    1456:	f36f 0100 	bfc	r1, #0, #1
    145a:	f883 104b 	strb.w	r1, [r3, #75]	; 0x4b
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    145e:	f44f 6100 	mov.w	r1, #2048	; 0x800
    1462:	6099      	str	r1, [r3, #8]
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
    1464:	6199      	str	r1, [r3, #24]
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    1466:	f893 1047 	ldrb.w	r1, [r3, #71]	; 0x47
    146a:	f36f 0100 	bfc	r1, #0, #1
    146e:	f883 1047 	strb.w	r1, [r3, #71]	; 0x47
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    1472:	2180      	movs	r1, #128	; 0x80
    1474:	6099      	str	r1, [r3, #8]
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
    1476:	6199      	str	r1, [r3, #24]
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    1478:	f893 104a 	ldrb.w	r1, [r3, #74]	; 0x4a
    147c:	f36f 0100 	bfc	r1, #0, #1
    1480:	f883 104a 	strb.w	r1, [r3, #74]	; 0x4a
	PORT->Group[p.group].PINCFG[p.pin].bit.INEN = 1;
    1484:	f893 104a 	ldrb.w	r1, [r3, #74]	; 0x4a
    1488:	4311      	orrs	r1, r2
    148a:	f883 104a 	strb.w	r1, [r3, #74]	; 0x4a
	PORT->Group[p.group].DIRCLR.reg = (1<<p.pin);
    148e:	f44f 6180 	mov.w	r1, #1024	; 0x400
    1492:	6059      	str	r1, [r3, #4]
		PORT->Group[p.group].PMUX[p.pin/2].bit.PMUXE = p.mux;
    1494:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
    1498:	f362 0103 	bfi	r1, r2, #0, #4
    149c:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 1;
    14a0:	f893 104a 	ldrb.w	r1, [r3, #74]	; 0x4a
    14a4:	f041 0101 	orr.w	r1, r1, #1
    14a8:	f883 104a 	strb.w	r1, [r3, #74]	; 0x4a
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    14ac:	f893 10c2 	ldrb.w	r1, [r3, #194]	; 0xc2
    14b0:	f36f 0100 	bfc	r1, #0, #1
    14b4:	f883 10c2 	strb.w	r1, [r3, #194]	; 0xc2
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    14b8:	2104      	movs	r1, #4
    14ba:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
		PORT->Group[p.group].PMUX[p.pin/2].bit.PMUXE = p.mux;
    14be:	f893 10b1 	ldrb.w	r1, [r3, #177]	; 0xb1
    14c2:	2703      	movs	r7, #3
    14c4:	f367 0103 	bfi	r1, r7, #0, #4
    14c8:	f883 10b1 	strb.w	r1, [r3, #177]	; 0xb1
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 1;
    14cc:	f893 10c2 	ldrb.w	r1, [r3, #194]	; 0xc2
    14d0:	f041 0101 	orr.w	r1, r1, #1
    14d4:	f883 10c2 	strb.w	r1, [r3, #194]	; 0xc2
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    14d8:	f893 10c3 	ldrb.w	r1, [r3, #195]	; 0xc3
    14dc:	f36f 0100 	bfc	r1, #0, #1
    14e0:	f883 10c3 	strb.w	r1, [r3, #195]	; 0xc3
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    14e4:	2508      	movs	r5, #8
    14e6:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
		PORT->Group[p.group].PMUX[p.pin/2].bit.PMUXO = p.mux;
    14ea:	f893 10b1 	ldrb.w	r1, [r3, #177]	; 0xb1
    14ee:	f367 1107 	bfi	r1, r7, #4, #4
    14f2:	f883 10b1 	strb.w	r1, [r3, #177]	; 0xb1
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 1;
    14f6:	f893 10c3 	ldrb.w	r1, [r3, #195]	; 0xc3
    14fa:	f041 0101 	orr.w	r1, r1, #1
    14fe:	f883 10c3 	strb.w	r1, [r3, #195]	; 0xc3
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    1502:	f893 10c0 	ldrb.w	r1, [r3, #192]	; 0xc0
    1506:	f36f 0100 	bfc	r1, #0, #1
    150a:	f883 10c0 	strb.w	r1, [r3, #192]	; 0xc0
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    150e:	2101      	movs	r1, #1
    1510:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
    1514:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    1518:	f893 10c1 	ldrb.w	r1, [r3, #193]	; 0xc1
    151c:	f36f 0100 	bfc	r1, #0, #1
    1520:	f883 10c1 	strb.w	r1, [r3, #193]	; 0xc1
	PORT->Group[p.group].PINCFG[p.pin].bit.INEN = 1;
    1524:	f893 10c1 	ldrb.w	r1, [r3, #193]	; 0xc1
    1528:	4311      	orrs	r1, r2
    152a:	f883 10c1 	strb.w	r1, [r3, #193]	; 0xc1
	PORT->Group[p.group].DIRCLR.reg = (1<<p.pin);
    152e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		PORT->Group[p.group].PMUX[p.pin/2].bit.PMUXO = p.mux;
    1532:	f893 10b0 	ldrb.w	r1, [r3, #176]	; 0xb0
    1536:	f367 1107 	bfi	r1, r7, #4, #4
    153a:	f883 10b0 	strb.w	r1, [r3, #176]	; 0xb0
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 1;
    153e:	f893 10c1 	ldrb.w	r1, [r3, #193]	; 0xc1
    1542:	f041 0101 	orr.w	r1, r1, #1
    1546:	f883 10c1 	strb.w	r1, [r3, #193]	; 0xc1
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    154a:	f893 104c 	ldrb.w	r1, [r3, #76]	; 0x4c
    154e:	f36f 0100 	bfc	r1, #0, #1
    1552:	f883 104c 	strb.w	r1, [r3, #76]	; 0x4c
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    1556:	609e      	str	r6, [r3, #8]
		PORT->Group[p.group].PMUX[p.pin/2].bit.PMUXE = p.mux;
    1558:	f893 1036 	ldrb.w	r1, [r3, #54]	; 0x36
    155c:	f362 0103 	bfi	r1, r2, #0, #4
    1560:	f883 1036 	strb.w	r1, [r3, #54]	; 0x36
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 1;
    1564:	f893 104c 	ldrb.w	r1, [r3, #76]	; 0x4c
    1568:	f041 0101 	orr.w	r1, r1, #1
    156c:	f883 104c 	strb.w	r1, [r3, #76]	; 0x4c
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    1570:	f893 104d 	ldrb.w	r1, [r3, #77]	; 0x4d
    1574:	f36f 0100 	bfc	r1, #0, #1
    1578:	f883 104d 	strb.w	r1, [r3, #77]	; 0x4d
	PORT->Group[p.group].PINCFG[p.pin].bit.INEN = 1;
    157c:	f893 104d 	ldrb.w	r1, [r3, #77]	; 0x4d
    1580:	4311      	orrs	r1, r2
    1582:	f883 104d 	strb.w	r1, [r3, #77]	; 0x4d
	PORT->Group[p.group].DIRCLR.reg = (1<<p.pin);
    1586:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    158a:	6059      	str	r1, [r3, #4]
		PORT->Group[p.group].PMUX[p.pin/2].bit.PMUXO = p.mux;
    158c:	f893 1036 	ldrb.w	r1, [r3, #54]	; 0x36
    1590:	f362 1107 	bfi	r1, r2, #4, #4
    1594:	f883 1036 	strb.w	r1, [r3, #54]	; 0x36
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 1;
    1598:	f893 104d 	ldrb.w	r1, [r3, #77]	; 0x4d
    159c:	f041 0101 	orr.w	r1, r1, #1
    15a0:	f883 104d 	strb.w	r1, [r3, #77]	; 0x4d
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    15a4:	f893 1056 	ldrb.w	r1, [r3, #86]	; 0x56
    15a8:	f36f 0100 	bfc	r1, #0, #1
    15ac:	f883 1056 	strb.w	r1, [r3, #86]	; 0x56
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    15b0:	609c      	str	r4, [r3, #8]
		PORT->Group[p.group].PMUX[p.pin/2].bit.PMUXE = p.mux;
    15b2:	f893 103b 	ldrb.w	r1, [r3, #59]	; 0x3b
    15b6:	f362 0103 	bfi	r1, r2, #0, #4
    15ba:	f883 103b 	strb.w	r1, [r3, #59]	; 0x3b
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 1;
    15be:	f893 1056 	ldrb.w	r1, [r3, #86]	; 0x56
    15c2:	f041 0101 	orr.w	r1, r1, #1
    15c6:	f883 1056 	strb.w	r1, [r3, #86]	; 0x56
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    15ca:	f893 1057 	ldrb.w	r1, [r3, #87]	; 0x57
    15ce:	f36f 0100 	bfc	r1, #0, #1
    15d2:	f883 1057 	strb.w	r1, [r3, #87]	; 0x57
	PORT->Group[p.group].PINCFG[p.pin].bit.INEN = 1;
    15d6:	f893 1057 	ldrb.w	r1, [r3, #87]	; 0x57
    15da:	4311      	orrs	r1, r2
    15dc:	f883 1057 	strb.w	r1, [r3, #87]	; 0x57
	PORT->Group[p.group].DIRCLR.reg = (1<<p.pin);
    15e0:	6058      	str	r0, [r3, #4]
		PORT->Group[p.group].PMUX[p.pin/2].bit.PMUXO = p.mux;
    15e2:	f893 103b 	ldrb.w	r1, [r3, #59]	; 0x3b
    15e6:	f362 1107 	bfi	r1, r2, #4, #4
    15ea:	f883 103b 	strb.w	r1, [r3, #59]	; 0x3b
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 1;
    15ee:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
    15f2:	f042 0201 	orr.w	r2, r2, #1
    15f6:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    15fa:	f893 204e 	ldrb.w	r2, [r3, #78]	; 0x4e
    15fe:	f36f 0200 	bfc	r2, #0, #1
    1602:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    1606:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    160a:	6099      	str	r1, [r3, #8]
	PORT->Group[p.group].PINCFG[p.pin].bit.PMUXEN = 0;
    160c:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
    1610:	f36f 0200 	bfc	r2, #0, #1
    1614:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	PORT->Group[p.group].DIRSET.reg = (1<<p.pin);
    1618:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    161c:	609a      	str	r2, [r3, #8]
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
    161e:	619a      	str	r2, [r3, #24]
	PORT->Group[p.group].OUTCLR.reg = (1<<p.pin);
    1620:	6159      	str	r1, [r3, #20]
    pinHigh(RN4870_MODE);
    pinLow(RN4870_NRST);



    initMS5803Barometer();
    1622:	4b12      	ldr	r3, [pc, #72]	; (166c <init+0x2f0>)
    1624:	4798      	blx	r3

    adxlWriteByte(ADXL345_REG_POWER_CTL, 0x00);
    1626:	2100      	movs	r1, #0
    1628:	202d      	movs	r0, #45	; 0x2d
    162a:	4c11      	ldr	r4, [pc, #68]	; (1670 <init+0x2f4>)
    162c:	47a0      	blx	r4
    adxlWriteByte(ADXL345_REG_DATA_FORMAT, 0x00);
    162e:	2100      	movs	r1, #0
    1630:	2031      	movs	r0, #49	; 0x31
    1632:	47a0      	blx	r4
    adxlWriteByte(ADXL345_REG_FIFO_CTL, 0x00);
    1634:	2100      	movs	r1, #0
    1636:	2038      	movs	r0, #56	; 0x38
    1638:	47a0      	blx	r4
    adxlWriteByte(ADXL345_REG_POWER_CTL, 0x08);
    163a:	4629      	mov	r1, r5
    163c:	202d      	movs	r0, #45	; 0x2d
    163e:	47a0      	blx	r4
    1640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1642:	bf00      	nop
    1644:	000003e1 	.word	0x000003e1
    1648:	0000053d 	.word	0x0000053d
    164c:	000005b5 	.word	0x000005b5
    1650:	00000481 	.word	0x00000481
    1654:	00000409 	.word	0x00000409
    1658:	00000d19 	.word	0x00000d19
    165c:	00000ec5 	.word	0x00000ec5
    1660:	00001231 	.word	0x00001231
    1664:	000011d9 	.word	0x000011d9
    1668:	41008000 	.word	0x41008000
    166c:	0000095d 	.word	0x0000095d
    1670:	000002d1 	.word	0x000002d1

00001674 <POST>:

}

void POST() {
    1674:	b5f0      	push	{r4, r5, r6, r7, lr}
    1676:	b083      	sub	sp, #12

    bool postFailed = false;

    //Baro post first
    u8_t crc = MS5803_CRC4();
    1678:	4b2a      	ldr	r3, [pc, #168]	; (1724 <POST+0xb0>)
    167a:	4798      	blx	r3
    if (crc != coefficients_[7]) {
    167c:	b280      	uxth	r0, r0
    167e:	4b2a      	ldr	r3, [pc, #168]	; (1728 <POST+0xb4>)
    1680:	89db      	ldrh	r3, [r3, #14]
    1682:	4298      	cmp	r0, r3
    1684:	d042      	beq.n	170c <POST+0x98>
        postFailed = true;
    1686:	2401      	movs	r4, #1
    1688:	4e28      	ldr	r6, [pc, #160]	; (172c <POST+0xb8>)
    168a:	2701      	movs	r7, #1
    168c:	f8c6 7094 	str.w	r7, [r6, #148]	; 0x94
    }

    //Memory Post
    pinLow(cs_mem);
    spiDataOut(SPI5,0x9f); // read id and mfg code
    1690:	219f      	movs	r1, #159	; 0x9f
    1692:	2005      	movs	r0, #5
    1694:	4b26      	ldr	r3, [pc, #152]	; (1730 <POST+0xbc>)
    1696:	4798      	blx	r3
    volatile u8_t mfgID = spiDataIn(SPI5);
    1698:	2005      	movs	r0, #5
    169a:	4d26      	ldr	r5, [pc, #152]	; (1734 <POST+0xc0>)
    169c:	47a8      	blx	r5
    169e:	f88d 0007 	strb.w	r0, [sp, #7]
    volatile u8_t deviceID1 = spiDataIn(SPI5);
    16a2:	2005      	movs	r0, #5
    16a4:	47a8      	blx	r5
    16a6:	f88d 0006 	strb.w	r0, [sp, #6]
    volatile u8_t deviceID2 = spiDataIn(SPI5);
    16aa:	2005      	movs	r0, #5
    16ac:	47a8      	blx	r5
    16ae:	f88d 0005 	strb.w	r0, [sp, #5]
	PORT->Group[p.group].OUTSET.reg = (1<<p.pin);
    16b2:	f8c6 7098 	str.w	r7, [r6, #152]	; 0x98
    pinHigh(cs_mem);

    if ( (mfgID != 0x1f) & (deviceID1 != 0x86) & (deviceID2 != 0x01)) {
    16b6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    16ba:	b2db      	uxtb	r3, r3
    16bc:	f89d 2006 	ldrb.w	r2, [sp, #6]
    16c0:	b2d2      	uxtb	r2, r2
    16c2:	2b1f      	cmp	r3, #31
    16c4:	bf18      	it	ne
    16c6:	2a86      	cmpne	r2, #134	; 0x86
    16c8:	bf14      	ite	ne
    16ca:	2301      	movne	r3, #1
    16cc:	2300      	moveq	r3, #0
    16ce:	f89d 2005 	ldrb.w	r2, [sp, #5]
    16d2:	b2d2      	uxtb	r2, r2
    16d4:	42ba      	cmp	r2, r7
    16d6:	bf0c      	ite	eq
    16d8:	2300      	moveq	r3, #0
    16da:	f003 0301 	andne.w	r3, r3, #1
    16de:	b903      	cbnz	r3, 16e2 <POST+0x6e>
    16e0:	4623      	mov	r3, r4
        postFailed = true;
    }

    if (!postFailed) {
    16e2:	b1ab      	cbz	r3, 1710 <POST+0x9c>
        TC2_enable_interupt();
        delay_ms(1000);
        TC2_disable_interupt();
    } else {
        TC2_enable_interupt();
    16e4:	4e14      	ldr	r6, [pc, #80]	; (1738 <POST+0xc4>)
    16e6:	47b0      	blx	r6
        delay_ms(1000);
    16e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    16ec:	4c13      	ldr	r4, [pc, #76]	; (173c <POST+0xc8>)
    16ee:	47a0      	blx	r4
        TC2_disable_interupt();
    16f0:	4d13      	ldr	r5, [pc, #76]	; (1740 <POST+0xcc>)
    16f2:	47a8      	blx	r5
        delay_ms(1000);
    16f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    16f8:	47a0      	blx	r4
        TC2_enable_interupt();
    16fa:	47b0      	blx	r6
        delay_ms(1000);
    16fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    1700:	47a0      	blx	r4
        TC2_disable_interupt();
    1702:	47a8      	blx	r5
    }


    //start sampling
    TC0_enable_interupt(); //sample
    1704:	4b0f      	ldr	r3, [pc, #60]	; (1744 <POST+0xd0>)
    1706:	4798      	blx	r3

    //TC2_enable_interupt();//buzzer

}
    1708:	b003      	add	sp, #12
    170a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bool postFailed = false;
    170c:	2400      	movs	r4, #0
    170e:	e7bb      	b.n	1688 <POST+0x14>
        TC2_enable_interupt();
    1710:	4b09      	ldr	r3, [pc, #36]	; (1738 <POST+0xc4>)
    1712:	4798      	blx	r3
        delay_ms(1000);
    1714:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    1718:	4b08      	ldr	r3, [pc, #32]	; (173c <POST+0xc8>)
    171a:	4798      	blx	r3
        TC2_disable_interupt();
    171c:	4b08      	ldr	r3, [pc, #32]	; (1740 <POST+0xcc>)
    171e:	4798      	blx	r3
    1720:	e7f0      	b.n	1704 <POST+0x90>
    1722:	bf00      	nop
    1724:	0000098d 	.word	0x0000098d
    1728:	200000a4 	.word	0x200000a4
    172c:	41008000 	.word	0x41008000
    1730:	00001065 	.word	0x00001065
    1734:	0000111d 	.word	0x0000111d
    1738:	000004ed 	.word	0x000004ed
    173c:	00000555 	.word	0x00000555
    1740:	000004f9 	.word	0x000004f9
    1744:	00000475 	.word	0x00000475

00001748 <pow>:
    1748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    174c:	f8df 92f0 	ldr.w	r9, [pc, #752]	; 1a40 <pow+0x2f8>
    1750:	b08d      	sub	sp, #52	; 0x34
    1752:	4606      	mov	r6, r0
    1754:	460f      	mov	r7, r1
    1756:	4614      	mov	r4, r2
    1758:	461d      	mov	r5, r3
    175a:	f000 f975 	bl	1a48 <__ieee754_pow>
    175e:	f999 8000 	ldrsb.w	r8, [r9]
    1762:	f1b8 3fff 	cmp.w	r8, #4294967295
    1766:	e9cd 0100 	strd	r0, r1, [sp]
    176a:	d036      	beq.n	17da <pow+0x92>
    176c:	4622      	mov	r2, r4
    176e:	462b      	mov	r3, r5
    1770:	4620      	mov	r0, r4
    1772:	4629      	mov	r1, r5
    1774:	f001 fce0 	bl	3138 <__aeabi_dcmpun>
    1778:	4683      	mov	fp, r0
    177a:	bb70      	cbnz	r0, 17da <pow+0x92>
    177c:	4632      	mov	r2, r6
    177e:	463b      	mov	r3, r7
    1780:	4630      	mov	r0, r6
    1782:	4639      	mov	r1, r7
    1784:	f001 fcd8 	bl	3138 <__aeabi_dcmpun>
    1788:	2200      	movs	r2, #0
    178a:	4682      	mov	sl, r0
    178c:	2300      	movs	r3, #0
    178e:	2800      	cmp	r0, #0
    1790:	f040 80a0 	bne.w	18d4 <pow+0x18c>
    1794:	4630      	mov	r0, r6
    1796:	4639      	mov	r1, r7
    1798:	f001 fc9c 	bl	30d4 <__aeabi_dcmpeq>
    179c:	b310      	cbz	r0, 17e4 <pow+0x9c>
    179e:	2200      	movs	r2, #0
    17a0:	2300      	movs	r3, #0
    17a2:	4620      	mov	r0, r4
    17a4:	4629      	mov	r1, r5
    17a6:	f001 fc95 	bl	30d4 <__aeabi_dcmpeq>
    17aa:	4683      	mov	fp, r0
    17ac:	2800      	cmp	r0, #0
    17ae:	d06a      	beq.n	1886 <pow+0x13e>
    17b0:	2201      	movs	r2, #1
    17b2:	4b9c      	ldr	r3, [pc, #624]	; (1a24 <pow+0x2dc>)
    17b4:	9202      	str	r2, [sp, #8]
    17b6:	2100      	movs	r1, #0
    17b8:	2200      	movs	r2, #0
    17ba:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    17be:	e9cd 6704 	strd	r6, r7, [sp, #16]
    17c2:	e9cd 4506 	strd	r4, r5, [sp, #24]
    17c6:	e9cd 1208 	strd	r1, r2, [sp, #32]
    17ca:	9303      	str	r3, [sp, #12]
    17cc:	f1b8 0f00 	cmp.w	r8, #0
    17d0:	d045      	beq.n	185e <pow+0x116>
    17d2:	4c95      	ldr	r4, [pc, #596]	; (1a28 <pow+0x2e0>)
    17d4:	2300      	movs	r3, #0
    17d6:	e9cd 3400 	strd	r3, r4, [sp]
    17da:	e9dd 0100 	ldrd	r0, r1, [sp]
    17de:	b00d      	add	sp, #52	; 0x34
    17e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    17e4:	e9dd 0100 	ldrd	r0, r1, [sp]
    17e8:	f000 ff34 	bl	2654 <finite>
    17ec:	4680      	mov	r8, r0
    17ee:	2800      	cmp	r0, #0
    17f0:	f000 808b 	beq.w	190a <pow+0x1c2>
    17f4:	f04f 0a00 	mov.w	sl, #0
    17f8:	f04f 0b00 	mov.w	fp, #0
    17fc:	4652      	mov	r2, sl
    17fe:	465b      	mov	r3, fp
    1800:	e9dd 0100 	ldrd	r0, r1, [sp]
    1804:	f001 fc66 	bl	30d4 <__aeabi_dcmpeq>
    1808:	2800      	cmp	r0, #0
    180a:	d0e6      	beq.n	17da <pow+0x92>
    180c:	4630      	mov	r0, r6
    180e:	4639      	mov	r1, r7
    1810:	f000 ff20 	bl	2654 <finite>
    1814:	2800      	cmp	r0, #0
    1816:	d0e0      	beq.n	17da <pow+0x92>
    1818:	4620      	mov	r0, r4
    181a:	4629      	mov	r1, r5
    181c:	f000 ff1a 	bl	2654 <finite>
    1820:	2800      	cmp	r0, #0
    1822:	d0da      	beq.n	17da <pow+0x92>
    1824:	f999 3000 	ldrsb.w	r3, [r9]
    1828:	4a7e      	ldr	r2, [pc, #504]	; (1a24 <pow+0x2dc>)
    182a:	9203      	str	r2, [sp, #12]
    182c:	2104      	movs	r1, #4
    182e:	2200      	movs	r2, #0
    1830:	2b02      	cmp	r3, #2
    1832:	e9cd 6704 	strd	r6, r7, [sp, #16]
    1836:	e9cd 4506 	strd	r4, r5, [sp, #24]
    183a:	e9cd ab08 	strd	sl, fp, [sp, #32]
    183e:	9102      	str	r1, [sp, #8]
    1840:	920a      	str	r2, [sp, #40]	; 0x28
    1842:	d003      	beq.n	184c <pow+0x104>
    1844:	a802      	add	r0, sp, #8
    1846:	f000 ff0b 	bl	2660 <matherr>
    184a:	b968      	cbnz	r0, 1868 <pow+0x120>
    184c:	f001 fd00 	bl	3250 <__errno>
    1850:	2322      	movs	r3, #34	; 0x22
    1852:	6003      	str	r3, [r0, #0]
    1854:	e008      	b.n	1868 <pow+0x120>
    1856:	2300      	movs	r3, #0
    1858:	2400      	movs	r4, #0
    185a:	e9cd 3408 	strd	r3, r4, [sp, #32]
    185e:	a802      	add	r0, sp, #8
    1860:	f000 fefe 	bl	2660 <matherr>
    1864:	2800      	cmp	r0, #0
    1866:	d030      	beq.n	18ca <pow+0x182>
    1868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    186a:	b11b      	cbz	r3, 1874 <pow+0x12c>
    186c:	f001 fcf0 	bl	3250 <__errno>
    1870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1872:	6003      	str	r3, [r0, #0]
    1874:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
    1878:	e9cd 3400 	strd	r3, r4, [sp]
    187c:	e9dd 0100 	ldrd	r0, r1, [sp]
    1880:	b00d      	add	sp, #52	; 0x34
    1882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1886:	4620      	mov	r0, r4
    1888:	4629      	mov	r1, r5
    188a:	f000 fee3 	bl	2654 <finite>
    188e:	2800      	cmp	r0, #0
    1890:	d0a3      	beq.n	17da <pow+0x92>
    1892:	2200      	movs	r2, #0
    1894:	2300      	movs	r3, #0
    1896:	4620      	mov	r0, r4
    1898:	4629      	mov	r1, r5
    189a:	f001 fc25 	bl	30e8 <__aeabi_dcmplt>
    189e:	2800      	cmp	r0, #0
    18a0:	d09b      	beq.n	17da <pow+0x92>
    18a2:	f999 3000 	ldrsb.w	r3, [r9]
    18a6:	4a5f      	ldr	r2, [pc, #380]	; (1a24 <pow+0x2dc>)
    18a8:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
    18ac:	2101      	movs	r1, #1
    18ae:	e9cd 6704 	strd	r6, r7, [sp, #16]
    18b2:	e9cd 4506 	strd	r4, r5, [sp, #24]
    18b6:	9102      	str	r1, [sp, #8]
    18b8:	9203      	str	r2, [sp, #12]
    18ba:	2b00      	cmp	r3, #0
    18bc:	d0cb      	beq.n	1856 <pow+0x10e>
    18be:	495b      	ldr	r1, [pc, #364]	; (1a2c <pow+0x2e4>)
    18c0:	2000      	movs	r0, #0
    18c2:	2b02      	cmp	r3, #2
    18c4:	e9cd 0108 	strd	r0, r1, [sp, #32]
    18c8:	d1c9      	bne.n	185e <pow+0x116>
    18ca:	f001 fcc1 	bl	3250 <__errno>
    18ce:	2321      	movs	r3, #33	; 0x21
    18d0:	6003      	str	r3, [r0, #0]
    18d2:	e7c9      	b.n	1868 <pow+0x120>
    18d4:	4620      	mov	r0, r4
    18d6:	4629      	mov	r1, r5
    18d8:	f001 fbfc 	bl	30d4 <__aeabi_dcmpeq>
    18dc:	2800      	cmp	r0, #0
    18de:	f43f af7c 	beq.w	17da <pow+0x92>
    18e2:	4b51      	ldr	r3, [pc, #324]	; (1a28 <pow+0x2e0>)
    18e4:	494f      	ldr	r1, [pc, #316]	; (1a24 <pow+0x2dc>)
    18e6:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
    18ea:	2001      	movs	r0, #1
    18ec:	2200      	movs	r2, #0
    18ee:	f1b8 0f02 	cmp.w	r8, #2
    18f2:	e9cd 6704 	strd	r6, r7, [sp, #16]
    18f6:	e9cd 4506 	strd	r4, r5, [sp, #24]
    18fa:	9002      	str	r0, [sp, #8]
    18fc:	9103      	str	r1, [sp, #12]
    18fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
    1902:	d1ac      	bne.n	185e <pow+0x116>
    1904:	e9cd 2300 	strd	r2, r3, [sp]
    1908:	e767      	b.n	17da <pow+0x92>
    190a:	4630      	mov	r0, r6
    190c:	4639      	mov	r1, r7
    190e:	f000 fea1 	bl	2654 <finite>
    1912:	2800      	cmp	r0, #0
    1914:	f43f af6e 	beq.w	17f4 <pow+0xac>
    1918:	4620      	mov	r0, r4
    191a:	4629      	mov	r1, r5
    191c:	f000 fe9a 	bl	2654 <finite>
    1920:	2800      	cmp	r0, #0
    1922:	f43f af67 	beq.w	17f4 <pow+0xac>
    1926:	e9dd 2300 	ldrd	r2, r3, [sp]
    192a:	4610      	mov	r0, r2
    192c:	4619      	mov	r1, r3
    192e:	f001 fc03 	bl	3138 <__aeabi_dcmpun>
    1932:	2800      	cmp	r0, #0
    1934:	d158      	bne.n	19e8 <pow+0x2a0>
    1936:	2303      	movs	r3, #3
    1938:	f999 8000 	ldrsb.w	r8, [r9]
    193c:	9302      	str	r3, [sp, #8]
    193e:	4b39      	ldr	r3, [pc, #228]	; (1a24 <pow+0x2dc>)
    1940:	900a      	str	r0, [sp, #40]	; 0x28
    1942:	9303      	str	r3, [sp, #12]
    1944:	e9cd 6704 	strd	r6, r7, [sp, #16]
    1948:	e9cd 4506 	strd	r4, r5, [sp, #24]
    194c:	2200      	movs	r2, #0
    194e:	2300      	movs	r3, #0
    1950:	4630      	mov	r0, r6
    1952:	4639      	mov	r1, r7
    1954:	f1b8 0f00 	cmp.w	r8, #0
    1958:	d126      	bne.n	19a8 <pow+0x260>
    195a:	4f35      	ldr	r7, [pc, #212]	; (1a30 <pow+0x2e8>)
    195c:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
    1960:	e9cd 6708 	strd	r6, r7, [sp, #32]
    1964:	f001 fbc0 	bl	30e8 <__aeabi_dcmplt>
    1968:	2800      	cmp	r0, #0
    196a:	f43f af6b 	beq.w	1844 <pow+0xfc>
    196e:	2200      	movs	r2, #0
    1970:	4b30      	ldr	r3, [pc, #192]	; (1a34 <pow+0x2ec>)
    1972:	4620      	mov	r0, r4
    1974:	4629      	mov	r1, r5
    1976:	f001 f945 	bl	2c04 <__aeabi_dmul>
    197a:	4604      	mov	r4, r0
    197c:	460d      	mov	r5, r1
    197e:	f000 fe77 	bl	2670 <rint>
    1982:	4602      	mov	r2, r0
    1984:	460b      	mov	r3, r1
    1986:	4620      	mov	r0, r4
    1988:	4629      	mov	r1, r5
    198a:	f001 fba3 	bl	30d4 <__aeabi_dcmpeq>
    198e:	bb40      	cbnz	r0, 19e2 <pow+0x29a>
    1990:	4b29      	ldr	r3, [pc, #164]	; (1a38 <pow+0x2f0>)
    1992:	f999 8000 	ldrsb.w	r8, [r9]
    1996:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
    199a:	e9cd 2308 	strd	r2, r3, [sp, #32]
    199e:	f1b8 0f02 	cmp.w	r8, #2
    19a2:	f47f af4f 	bne.w	1844 <pow+0xfc>
    19a6:	e751      	b.n	184c <pow+0x104>
    19a8:	4f24      	ldr	r7, [pc, #144]	; (1a3c <pow+0x2f4>)
    19aa:	2600      	movs	r6, #0
    19ac:	e9cd 6708 	strd	r6, r7, [sp, #32]
    19b0:	f001 fb9a 	bl	30e8 <__aeabi_dcmplt>
    19b4:	2800      	cmp	r0, #0
    19b6:	d0f2      	beq.n	199e <pow+0x256>
    19b8:	2200      	movs	r2, #0
    19ba:	4b1e      	ldr	r3, [pc, #120]	; (1a34 <pow+0x2ec>)
    19bc:	4620      	mov	r0, r4
    19be:	4629      	mov	r1, r5
    19c0:	f001 f920 	bl	2c04 <__aeabi_dmul>
    19c4:	4604      	mov	r4, r0
    19c6:	460d      	mov	r5, r1
    19c8:	f000 fe52 	bl	2670 <rint>
    19cc:	4602      	mov	r2, r0
    19ce:	460b      	mov	r3, r1
    19d0:	4620      	mov	r0, r4
    19d2:	4629      	mov	r1, r5
    19d4:	f001 fb7e 	bl	30d4 <__aeabi_dcmpeq>
    19d8:	b918      	cbnz	r0, 19e2 <pow+0x29a>
    19da:	4b14      	ldr	r3, [pc, #80]	; (1a2c <pow+0x2e4>)
    19dc:	2200      	movs	r2, #0
    19de:	e9cd 2308 	strd	r2, r3, [sp, #32]
    19e2:	f999 8000 	ldrsb.w	r8, [r9]
    19e6:	e7da      	b.n	199e <pow+0x256>
    19e8:	f999 9000 	ldrsb.w	r9, [r9]
    19ec:	4b0d      	ldr	r3, [pc, #52]	; (1a24 <pow+0x2dc>)
    19ee:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
    19f2:	2201      	movs	r2, #1
    19f4:	e9cd 6704 	strd	r6, r7, [sp, #16]
    19f8:	e9cd 4506 	strd	r4, r5, [sp, #24]
    19fc:	9202      	str	r2, [sp, #8]
    19fe:	9303      	str	r3, [sp, #12]
    1a00:	f1b9 0f00 	cmp.w	r9, #0
    1a04:	f43f af27 	beq.w	1856 <pow+0x10e>
    1a08:	2200      	movs	r2, #0
    1a0a:	2300      	movs	r3, #0
    1a0c:	4610      	mov	r0, r2
    1a0e:	4619      	mov	r1, r3
    1a10:	f001 fa22 	bl	2e58 <__aeabi_ddiv>
    1a14:	f1b9 0f02 	cmp.w	r9, #2
    1a18:	e9cd 0108 	strd	r0, r1, [sp, #32]
    1a1c:	f43f af55 	beq.w	18ca <pow+0x182>
    1a20:	e71d      	b.n	185e <pow+0x116>
    1a22:	bf00      	nop
    1a24:	00003c3c 	.word	0x00003c3c
    1a28:	3ff00000 	.word	0x3ff00000
    1a2c:	fff00000 	.word	0xfff00000
    1a30:	47efffff 	.word	0x47efffff
    1a34:	3fe00000 	.word	0x3fe00000
    1a38:	c7efffff 	.word	0xc7efffff
    1a3c:	7ff00000 	.word	0x7ff00000
    1a40:	20000002 	.word	0x20000002
    1a44:	00000000 	.word	0x00000000

00001a48 <__ieee754_pow>:
    1a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1a4c:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
    1a50:	ea57 0402 	orrs.w	r4, r7, r2
    1a54:	b093      	sub	sp, #76	; 0x4c
    1a56:	d037      	beq.n	1ac8 <__ieee754_pow+0x80>
    1a58:	4c67      	ldr	r4, [pc, #412]	; (1bf8 <__ieee754_pow+0x1b0>)
    1a5a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
    1a5e:	42a6      	cmp	r6, r4
    1a60:	4683      	mov	fp, r0
    1a62:	460d      	mov	r5, r1
    1a64:	dc29      	bgt.n	1aba <__ieee754_pow+0x72>
    1a66:	469a      	mov	sl, r3
    1a68:	4696      	mov	lr, r2
    1a6a:	d025      	beq.n	1ab8 <__ieee754_pow+0x70>
    1a6c:	42a7      	cmp	r7, r4
    1a6e:	dc24      	bgt.n	1aba <__ieee754_pow+0x72>
    1a70:	4c61      	ldr	r4, [pc, #388]	; (1bf8 <__ieee754_pow+0x1b0>)
    1a72:	42a7      	cmp	r7, r4
    1a74:	d079      	beq.n	1b6a <__ieee754_pow+0x122>
    1a76:	2d00      	cmp	r5, #0
    1a78:	4689      	mov	r9, r1
    1a7a:	4680      	mov	r8, r0
    1a7c:	e9cd 2300 	strd	r2, r3, [sp]
    1a80:	db77      	blt.n	1b72 <__ieee754_pow+0x12a>
    1a82:	2400      	movs	r4, #0
    1a84:	f1be 0f00 	cmp.w	lr, #0
    1a88:	d12c      	bne.n	1ae4 <__ieee754_pow+0x9c>
    1a8a:	4b5b      	ldr	r3, [pc, #364]	; (1bf8 <__ieee754_pow+0x1b0>)
    1a8c:	429f      	cmp	r7, r3
    1a8e:	f000 808b 	beq.w	1ba8 <__ieee754_pow+0x160>
    1a92:	4b5a      	ldr	r3, [pc, #360]	; (1bfc <__ieee754_pow+0x1b4>)
    1a94:	429f      	cmp	r7, r3
    1a96:	d061      	beq.n	1b5c <__ieee754_pow+0x114>
    1a98:	f1ba 4f80 	cmp.w	sl, #1073741824	; 0x40000000
    1a9c:	f000 83ba 	beq.w	2214 <__ieee754_pow+0x7cc>
    1aa0:	4b57      	ldr	r3, [pc, #348]	; (1c00 <__ieee754_pow+0x1b8>)
    1aa2:	459a      	cmp	sl, r3
    1aa4:	d11e      	bne.n	1ae4 <__ieee754_pow+0x9c>
    1aa6:	2d00      	cmp	r5, #0
    1aa8:	db1c      	blt.n	1ae4 <__ieee754_pow+0x9c>
    1aaa:	4640      	mov	r0, r8
    1aac:	4649      	mov	r1, r9
    1aae:	b013      	add	sp, #76	; 0x4c
    1ab0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1ab4:	f000 bd0e 	b.w	24d4 <__ieee754_sqrt>
    1ab8:	b158      	cbz	r0, 1ad2 <__ieee754_pow+0x8a>
    1aba:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
    1abe:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
    1ac2:	ea56 030b 	orrs.w	r3, r6, fp
    1ac6:	d106      	bne.n	1ad6 <__ieee754_pow+0x8e>
    1ac8:	494c      	ldr	r1, [pc, #304]	; (1bfc <__ieee754_pow+0x1b4>)
    1aca:	2000      	movs	r0, #0
    1acc:	b013      	add	sp, #76	; 0x4c
    1ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1ad2:	42b7      	cmp	r7, r6
    1ad4:	ddcc      	ble.n	1a70 <__ieee754_pow+0x28>
    1ad6:	484b      	ldr	r0, [pc, #300]	; (1c04 <__ieee754_pow+0x1bc>)
    1ad8:	b013      	add	sp, #76	; 0x4c
    1ada:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1ade:	f000 bdc1 	b.w	2664 <nan>
    1ae2:	2400      	movs	r4, #0
    1ae4:	4640      	mov	r0, r8
    1ae6:	4649      	mov	r1, r9
    1ae8:	f000 fdb0 	bl	264c <fabs>
    1aec:	f1bb 0f00 	cmp.w	fp, #0
    1af0:	d119      	bne.n	1b26 <__ieee754_pow+0xde>
    1af2:	b126      	cbz	r6, 1afe <__ieee754_pow+0xb6>
    1af4:	4b41      	ldr	r3, [pc, #260]	; (1bfc <__ieee754_pow+0x1b4>)
    1af6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
    1afa:	429a      	cmp	r2, r3
    1afc:	d113      	bne.n	1b26 <__ieee754_pow+0xde>
    1afe:	f1ba 0f00 	cmp.w	sl, #0
    1b02:	f2c0 83bc 	blt.w	227e <__ieee754_pow+0x836>
    1b06:	2d00      	cmp	r5, #0
    1b08:	dae0      	bge.n	1acc <__ieee754_pow+0x84>
    1b0a:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
    1b0e:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
    1b12:	ea56 0304 	orrs.w	r3, r6, r4
    1b16:	f000 848f 	beq.w	2438 <__ieee754_pow+0x9f0>
    1b1a:	2c01      	cmp	r4, #1
    1b1c:	d1d6      	bne.n	1acc <__ieee754_pow+0x84>
    1b1e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    1b22:	4619      	mov	r1, r3
    1b24:	e7d2      	b.n	1acc <__ieee754_pow+0x84>
    1b26:	0fed      	lsrs	r5, r5, #31
    1b28:	3d01      	subs	r5, #1
    1b2a:	ea54 0305 	orrs.w	r3, r4, r5
    1b2e:	d04e      	beq.n	1bce <__ieee754_pow+0x186>
    1b30:	4b35      	ldr	r3, [pc, #212]	; (1c08 <__ieee754_pow+0x1c0>)
    1b32:	429f      	cmp	r7, r3
    1b34:	dd6e      	ble.n	1c14 <__ieee754_pow+0x1cc>
    1b36:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
    1b3a:	429f      	cmp	r7, r3
    1b3c:	f340 83e8 	ble.w	2310 <__ieee754_pow+0x8c8>
    1b40:	4b32      	ldr	r3, [pc, #200]	; (1c0c <__ieee754_pow+0x1c4>)
    1b42:	429e      	cmp	r6, r3
    1b44:	dd4e      	ble.n	1be4 <__ieee754_pow+0x19c>
    1b46:	f1ba 0f00 	cmp.w	sl, #0
    1b4a:	dd4e      	ble.n	1bea <__ieee754_pow+0x1a2>
    1b4c:	a328      	add	r3, pc, #160	; (adr r3, 1bf0 <__ieee754_pow+0x1a8>)
    1b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b52:	4610      	mov	r0, r2
    1b54:	4619      	mov	r1, r3
    1b56:	f001 f855 	bl	2c04 <__aeabi_dmul>
    1b5a:	e7b7      	b.n	1acc <__ieee754_pow+0x84>
    1b5c:	f1ba 0f00 	cmp.w	sl, #0
    1b60:	f2c0 843c 	blt.w	23dc <__ieee754_pow+0x994>
    1b64:	4640      	mov	r0, r8
    1b66:	4649      	mov	r1, r9
    1b68:	e7b0      	b.n	1acc <__ieee754_pow+0x84>
    1b6a:	f1be 0f00 	cmp.w	lr, #0
    1b6e:	d082      	beq.n	1a76 <__ieee754_pow+0x2e>
    1b70:	e7a3      	b.n	1aba <__ieee754_pow+0x72>
    1b72:	4b27      	ldr	r3, [pc, #156]	; (1c10 <__ieee754_pow+0x1c8>)
    1b74:	429f      	cmp	r7, r3
    1b76:	dc28      	bgt.n	1bca <__ieee754_pow+0x182>
    1b78:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
    1b7c:	429f      	cmp	r7, r3
    1b7e:	dd80      	ble.n	1a82 <__ieee754_pow+0x3a>
    1b80:	153b      	asrs	r3, r7, #20
    1b82:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
    1b86:	2b14      	cmp	r3, #20
    1b88:	f340 843e 	ble.w	2408 <__ieee754_pow+0x9c0>
    1b8c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
    1b90:	fa2e f203 	lsr.w	r2, lr, r3
    1b94:	fa02 f303 	lsl.w	r3, r2, r3
    1b98:	459e      	cmp	lr, r3
    1b9a:	f47f af72 	bne.w	1a82 <__ieee754_pow+0x3a>
    1b9e:	f002 0201 	and.w	r2, r2, #1
    1ba2:	f1c2 0402 	rsb	r4, r2, #2
    1ba6:	e76d      	b.n	1a84 <__ieee754_pow+0x3c>
    1ba8:	f106 4340 	add.w	r3, r6, #3221225472	; 0xc0000000
    1bac:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
    1bb0:	ea53 030b 	orrs.w	r3, r3, fp
    1bb4:	d088      	beq.n	1ac8 <__ieee754_pow+0x80>
    1bb6:	4b15      	ldr	r3, [pc, #84]	; (1c0c <__ieee754_pow+0x1c4>)
    1bb8:	429e      	cmp	r6, r3
    1bba:	f340 8332 	ble.w	2222 <__ieee754_pow+0x7da>
    1bbe:	f1ba 0f00 	cmp.w	sl, #0
    1bc2:	db12      	blt.n	1bea <__ieee754_pow+0x1a2>
    1bc4:	e9dd 0100 	ldrd	r0, r1, [sp]
    1bc8:	e780      	b.n	1acc <__ieee754_pow+0x84>
    1bca:	2402      	movs	r4, #2
    1bcc:	e75a      	b.n	1a84 <__ieee754_pow+0x3c>
    1bce:	4642      	mov	r2, r8
    1bd0:	464b      	mov	r3, r9
    1bd2:	4640      	mov	r0, r8
    1bd4:	4649      	mov	r1, r9
    1bd6:	f000 fe61 	bl	289c <__aeabi_dsub>
    1bda:	4602      	mov	r2, r0
    1bdc:	460b      	mov	r3, r1
    1bde:	f001 f93b 	bl	2e58 <__aeabi_ddiv>
    1be2:	e773      	b.n	1acc <__ieee754_pow+0x84>
    1be4:	f1ba 0f00 	cmp.w	sl, #0
    1be8:	dbb0      	blt.n	1b4c <__ieee754_pow+0x104>
    1bea:	2000      	movs	r0, #0
    1bec:	2100      	movs	r1, #0
    1bee:	e76d      	b.n	1acc <__ieee754_pow+0x84>
    1bf0:	8800759c 	.word	0x8800759c
    1bf4:	7e37e43c 	.word	0x7e37e43c
    1bf8:	7ff00000 	.word	0x7ff00000
    1bfc:	3ff00000 	.word	0x3ff00000
    1c00:	3fe00000 	.word	0x3fe00000
    1c04:	00003c30 	.word	0x00003c30
    1c08:	41e00000 	.word	0x41e00000
    1c0c:	3fefffff 	.word	0x3fefffff
    1c10:	433fffff 	.word	0x433fffff
    1c14:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
    1c18:	f04f 0200 	mov.w	r2, #0
    1c1c:	da05      	bge.n	1c2a <__ieee754_pow+0x1e2>
    1c1e:	4bd4      	ldr	r3, [pc, #848]	; (1f70 <__ieee754_pow+0x528>)
    1c20:	f000 fff0 	bl	2c04 <__aeabi_dmul>
    1c24:	f06f 0234 	mvn.w	r2, #52	; 0x34
    1c28:	460e      	mov	r6, r1
    1c2a:	1533      	asrs	r3, r6, #20
    1c2c:	4fd1      	ldr	r7, [pc, #836]	; (1f74 <__ieee754_pow+0x52c>)
    1c2e:	f3c6 0613 	ubfx	r6, r6, #0, #20
    1c32:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
    1c36:	4413      	add	r3, r2
    1c38:	f046 5a7f 	orr.w	sl, r6, #1069547520	; 0x3fc00000
    1c3c:	42be      	cmp	r6, r7
    1c3e:	461a      	mov	r2, r3
    1c40:	930d      	str	r3, [sp, #52]	; 0x34
    1c42:	f44a 1a40 	orr.w	sl, sl, #3145728	; 0x300000
    1c46:	f340 8321 	ble.w	228c <__ieee754_pow+0x844>
    1c4a:	4bcb      	ldr	r3, [pc, #812]	; (1f78 <__ieee754_pow+0x530>)
    1c4c:	429e      	cmp	r6, r3
    1c4e:	f340 83fd 	ble.w	244c <__ieee754_pow+0xa04>
    1c52:	4613      	mov	r3, r2
    1c54:	3301      	adds	r3, #1
    1c56:	930d      	str	r3, [sp, #52]	; 0x34
    1c58:	4bc8      	ldr	r3, [pc, #800]	; (1f7c <__ieee754_pow+0x534>)
    1c5a:	2200      	movs	r2, #0
    1c5c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    1c60:	2700      	movs	r7, #0
    1c62:	2600      	movs	r6, #0
    1c64:	e9cd 6708 	strd	r6, r7, [sp, #32]
    1c68:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
    1c6c:	f5aa 1a80 	sub.w	sl, sl, #1048576	; 0x100000
    1c70:	2700      	movs	r7, #0
    1c72:	4602      	mov	r2, r0
    1c74:	4653      	mov	r3, sl
    1c76:	4651      	mov	r1, sl
    1c78:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    1c7c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1c80:	f000 fe0c 	bl	289c <__aeabi_dsub>
    1c84:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1c88:	4680      	mov	r8, r0
    1c8a:	4689      	mov	r9, r1
    1c8c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    1c90:	f000 fe06 	bl	28a0 <__adddf3>
    1c94:	4602      	mov	r2, r0
    1c96:	460b      	mov	r3, r1
    1c98:	2000      	movs	r0, #0
    1c9a:	49b8      	ldr	r1, [pc, #736]	; (1f7c <__ieee754_pow+0x534>)
    1c9c:	f001 f8dc 	bl	2e58 <__aeabi_ddiv>
    1ca0:	460a      	mov	r2, r1
    1ca2:	4601      	mov	r1, r0
    1ca4:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
    1ca8:	4613      	mov	r3, r2
    1caa:	4649      	mov	r1, r9
    1cac:	4602      	mov	r2, r0
    1cae:	4640      	mov	r0, r8
    1cb0:	f000 ffa8 	bl	2c04 <__aeabi_dmul>
    1cb4:	ea4f 036a 	mov.w	r3, sl, asr #1
    1cb8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    1cbc:	468c      	mov	ip, r1
    1cbe:	4683      	mov	fp, r0
    1cc0:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
    1cc4:	e9cd bc04 	strd	fp, ip, [sp, #16]
    1cc8:	46da      	mov	sl, fp
    1cca:	468b      	mov	fp, r1
    1ccc:	19d9      	adds	r1, r3, r7
    1cce:	2300      	movs	r3, #0
    1cd0:	e9cd ab02 	strd	sl, fp, [sp, #8]
    1cd4:	9302      	str	r3, [sp, #8]
    1cd6:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    1cda:	2000      	movs	r0, #0
    1cdc:	4606      	mov	r6, r0
    1cde:	460f      	mov	r7, r1
    1ce0:	4602      	mov	r2, r0
    1ce2:	460b      	mov	r3, r1
    1ce4:	4650      	mov	r0, sl
    1ce6:	4659      	mov	r1, fp
    1ce8:	f000 ff8c 	bl	2c04 <__aeabi_dmul>
    1cec:	4602      	mov	r2, r0
    1cee:	460b      	mov	r3, r1
    1cf0:	4640      	mov	r0, r8
    1cf2:	4649      	mov	r1, r9
    1cf4:	f000 fdd2 	bl	289c <__aeabi_dsub>
    1cf8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1cfc:	4680      	mov	r8, r0
    1cfe:	4689      	mov	r9, r1
    1d00:	4630      	mov	r0, r6
    1d02:	4639      	mov	r1, r7
    1d04:	f000 fdca 	bl	289c <__aeabi_dsub>
    1d08:	4602      	mov	r2, r0
    1d0a:	460b      	mov	r3, r1
    1d0c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    1d10:	f000 fdc4 	bl	289c <__aeabi_dsub>
    1d14:	4652      	mov	r2, sl
    1d16:	465b      	mov	r3, fp
    1d18:	f000 ff74 	bl	2c04 <__aeabi_dmul>
    1d1c:	4602      	mov	r2, r0
    1d1e:	460b      	mov	r3, r1
    1d20:	4640      	mov	r0, r8
    1d22:	4649      	mov	r1, r9
    1d24:	f000 fdba 	bl	289c <__aeabi_dsub>
    1d28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1d2c:	f000 ff6a 	bl	2c04 <__aeabi_dmul>
    1d30:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
    1d34:	e9cd 0106 	strd	r0, r1, [sp, #24]
    1d38:	4632      	mov	r2, r6
    1d3a:	463b      	mov	r3, r7
    1d3c:	4630      	mov	r0, r6
    1d3e:	4639      	mov	r1, r7
    1d40:	f000 ff60 	bl	2c04 <__aeabi_dmul>
    1d44:	a378      	add	r3, pc, #480	; (adr r3, 1f28 <__ieee754_pow+0x4e0>)
    1d46:	e9d3 2300 	ldrd	r2, r3, [r3]
    1d4a:	4606      	mov	r6, r0
    1d4c:	460f      	mov	r7, r1
    1d4e:	f000 ff59 	bl	2c04 <__aeabi_dmul>
    1d52:	a377      	add	r3, pc, #476	; (adr r3, 1f30 <__ieee754_pow+0x4e8>)
    1d54:	e9d3 2300 	ldrd	r2, r3, [r3]
    1d58:	f000 fda2 	bl	28a0 <__adddf3>
    1d5c:	4632      	mov	r2, r6
    1d5e:	463b      	mov	r3, r7
    1d60:	f000 ff50 	bl	2c04 <__aeabi_dmul>
    1d64:	a374      	add	r3, pc, #464	; (adr r3, 1f38 <__ieee754_pow+0x4f0>)
    1d66:	e9d3 2300 	ldrd	r2, r3, [r3]
    1d6a:	f000 fd99 	bl	28a0 <__adddf3>
    1d6e:	4632      	mov	r2, r6
    1d70:	463b      	mov	r3, r7
    1d72:	f000 ff47 	bl	2c04 <__aeabi_dmul>
    1d76:	a372      	add	r3, pc, #456	; (adr r3, 1f40 <__ieee754_pow+0x4f8>)
    1d78:	e9d3 2300 	ldrd	r2, r3, [r3]
    1d7c:	f000 fd90 	bl	28a0 <__adddf3>
    1d80:	4632      	mov	r2, r6
    1d82:	463b      	mov	r3, r7
    1d84:	f000 ff3e 	bl	2c04 <__aeabi_dmul>
    1d88:	a36f      	add	r3, pc, #444	; (adr r3, 1f48 <__ieee754_pow+0x500>)
    1d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
    1d8e:	f000 fd87 	bl	28a0 <__adddf3>
    1d92:	4632      	mov	r2, r6
    1d94:	463b      	mov	r3, r7
    1d96:	f000 ff35 	bl	2c04 <__aeabi_dmul>
    1d9a:	a36d      	add	r3, pc, #436	; (adr r3, 1f50 <__ieee754_pow+0x508>)
    1d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
    1da0:	f000 fd7e 	bl	28a0 <__adddf3>
    1da4:	4632      	mov	r2, r6
    1da6:	4680      	mov	r8, r0
    1da8:	4689      	mov	r9, r1
    1daa:	463b      	mov	r3, r7
    1dac:	4630      	mov	r0, r6
    1dae:	4639      	mov	r1, r7
    1db0:	f000 ff28 	bl	2c04 <__aeabi_dmul>
    1db4:	4602      	mov	r2, r0
    1db6:	460b      	mov	r3, r1
    1db8:	4640      	mov	r0, r8
    1dba:	4649      	mov	r1, r9
    1dbc:	f000 ff22 	bl	2c04 <__aeabi_dmul>
    1dc0:	4652      	mov	r2, sl
    1dc2:	4606      	mov	r6, r0
    1dc4:	460f      	mov	r7, r1
    1dc6:	465b      	mov	r3, fp
    1dc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1dcc:	f000 fd68 	bl	28a0 <__adddf3>
    1dd0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1dd4:	f000 ff16 	bl	2c04 <__aeabi_dmul>
    1dd8:	4632      	mov	r2, r6
    1dda:	463b      	mov	r3, r7
    1ddc:	f000 fd60 	bl	28a0 <__adddf3>
    1de0:	4652      	mov	r2, sl
    1de2:	4680      	mov	r8, r0
    1de4:	4689      	mov	r9, r1
    1de6:	465b      	mov	r3, fp
    1de8:	4650      	mov	r0, sl
    1dea:	4659      	mov	r1, fp
    1dec:	f000 ff0a 	bl	2c04 <__aeabi_dmul>
    1df0:	2200      	movs	r2, #0
    1df2:	4b63      	ldr	r3, [pc, #396]	; (1f80 <__ieee754_pow+0x538>)
    1df4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
    1df8:	f000 fd52 	bl	28a0 <__adddf3>
    1dfc:	4642      	mov	r2, r8
    1dfe:	464b      	mov	r3, r9
    1e00:	f000 fd4e 	bl	28a0 <__adddf3>
    1e04:	9802      	ldr	r0, [sp, #8]
    1e06:	460f      	mov	r7, r1
    1e08:	4606      	mov	r6, r0
    1e0a:	4632      	mov	r2, r6
    1e0c:	463b      	mov	r3, r7
    1e0e:	4650      	mov	r0, sl
    1e10:	4659      	mov	r1, fp
    1e12:	f000 fef7 	bl	2c04 <__aeabi_dmul>
    1e16:	2200      	movs	r2, #0
    1e18:	4682      	mov	sl, r0
    1e1a:	468b      	mov	fp, r1
    1e1c:	4b58      	ldr	r3, [pc, #352]	; (1f80 <__ieee754_pow+0x538>)
    1e1e:	4630      	mov	r0, r6
    1e20:	4639      	mov	r1, r7
    1e22:	f000 fd3b 	bl	289c <__aeabi_dsub>
    1e26:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
    1e2a:	f000 fd37 	bl	289c <__aeabi_dsub>
    1e2e:	4602      	mov	r2, r0
    1e30:	460b      	mov	r3, r1
    1e32:	4640      	mov	r0, r8
    1e34:	4649      	mov	r1, r9
    1e36:	f000 fd31 	bl	289c <__aeabi_dsub>
    1e3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1e3e:	f000 fee1 	bl	2c04 <__aeabi_dmul>
    1e42:	4632      	mov	r2, r6
    1e44:	4680      	mov	r8, r0
    1e46:	4689      	mov	r9, r1
    1e48:	463b      	mov	r3, r7
    1e4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    1e4e:	f000 fed9 	bl	2c04 <__aeabi_dmul>
    1e52:	4602      	mov	r2, r0
    1e54:	460b      	mov	r3, r1
    1e56:	4640      	mov	r0, r8
    1e58:	4649      	mov	r1, r9
    1e5a:	f000 fd21 	bl	28a0 <__adddf3>
    1e5e:	4680      	mov	r8, r0
    1e60:	4689      	mov	r9, r1
    1e62:	4602      	mov	r2, r0
    1e64:	460b      	mov	r3, r1
    1e66:	4650      	mov	r0, sl
    1e68:	4659      	mov	r1, fp
    1e6a:	e9cd ab04 	strd	sl, fp, [sp, #16]
    1e6e:	f000 fd17 	bl	28a0 <__adddf3>
    1e72:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    1e76:	a338      	add	r3, pc, #224	; (adr r3, 1f58 <__ieee754_pow+0x510>)
    1e78:	e9d3 2300 	ldrd	r2, r3, [r3]
    1e7c:	4650      	mov	r0, sl
    1e7e:	460f      	mov	r7, r1
    1e80:	f000 fec0 	bl	2c04 <__aeabi_dmul>
    1e84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1e88:	e9cd 0102 	strd	r0, r1, [sp, #8]
    1e8c:	4639      	mov	r1, r7
    1e8e:	4650      	mov	r0, sl
    1e90:	f000 fd04 	bl	289c <__aeabi_dsub>
    1e94:	4602      	mov	r2, r0
    1e96:	460b      	mov	r3, r1
    1e98:	4640      	mov	r0, r8
    1e9a:	4649      	mov	r1, r9
    1e9c:	f000 fcfe 	bl	289c <__aeabi_dsub>
    1ea0:	a32f      	add	r3, pc, #188	; (adr r3, 1f60 <__ieee754_pow+0x518>)
    1ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
    1ea6:	f000 fead 	bl	2c04 <__aeabi_dmul>
    1eaa:	a32f      	add	r3, pc, #188	; (adr r3, 1f68 <__ieee754_pow+0x520>)
    1eac:	e9d3 2300 	ldrd	r2, r3, [r3]
    1eb0:	4680      	mov	r8, r0
    1eb2:	4689      	mov	r9, r1
    1eb4:	4650      	mov	r0, sl
    1eb6:	4639      	mov	r1, r7
    1eb8:	f000 fea4 	bl	2c04 <__aeabi_dmul>
    1ebc:	4602      	mov	r2, r0
    1ebe:	460b      	mov	r3, r1
    1ec0:	4640      	mov	r0, r8
    1ec2:	4649      	mov	r1, r9
    1ec4:	f000 fcec 	bl	28a0 <__adddf3>
    1ec8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    1ecc:	f000 fce8 	bl	28a0 <__adddf3>
    1ed0:	4680      	mov	r8, r0
    1ed2:	980d      	ldr	r0, [sp, #52]	; 0x34
    1ed4:	4689      	mov	r9, r1
    1ed6:	f000 fe2f 	bl	2b38 <__aeabi_i2d>
    1eda:	4642      	mov	r2, r8
    1edc:	4606      	mov	r6, r0
    1ede:	460f      	mov	r7, r1
    1ee0:	464b      	mov	r3, r9
    1ee2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    1ee6:	f000 fcdb 	bl	28a0 <__adddf3>
    1eea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    1eee:	f000 fcd7 	bl	28a0 <__adddf3>
    1ef2:	4632      	mov	r2, r6
    1ef4:	463b      	mov	r3, r7
    1ef6:	f000 fcd3 	bl	28a0 <__adddf3>
    1efa:	4632      	mov	r2, r6
    1efc:	463b      	mov	r3, r7
    1efe:	4650      	mov	r0, sl
    1f00:	468b      	mov	fp, r1
    1f02:	f000 fccb 	bl	289c <__aeabi_dsub>
    1f06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    1f0a:	f000 fcc7 	bl	289c <__aeabi_dsub>
    1f0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    1f12:	f000 fcc3 	bl	289c <__aeabi_dsub>
    1f16:	4602      	mov	r2, r0
    1f18:	460b      	mov	r3, r1
    1f1a:	4640      	mov	r0, r8
    1f1c:	4649      	mov	r1, r9
    1f1e:	f000 fcbd 	bl	289c <__aeabi_dsub>
    1f22:	4680      	mov	r8, r0
    1f24:	e02e      	b.n	1f84 <__ieee754_pow+0x53c>
    1f26:	bf00      	nop
    1f28:	4a454eef 	.word	0x4a454eef
    1f2c:	3fca7e28 	.word	0x3fca7e28
    1f30:	93c9db65 	.word	0x93c9db65
    1f34:	3fcd864a 	.word	0x3fcd864a
    1f38:	a91d4101 	.word	0xa91d4101
    1f3c:	3fd17460 	.word	0x3fd17460
    1f40:	518f264d 	.word	0x518f264d
    1f44:	3fd55555 	.word	0x3fd55555
    1f48:	db6fabff 	.word	0xdb6fabff
    1f4c:	3fdb6db6 	.word	0x3fdb6db6
    1f50:	33333303 	.word	0x33333303
    1f54:	3fe33333 	.word	0x3fe33333
    1f58:	e0000000 	.word	0xe0000000
    1f5c:	3feec709 	.word	0x3feec709
    1f60:	dc3a03fd 	.word	0xdc3a03fd
    1f64:	3feec709 	.word	0x3feec709
    1f68:	145b01f5 	.word	0x145b01f5
    1f6c:	be3e2fe0 	.word	0xbe3e2fe0
    1f70:	43400000 	.word	0x43400000
    1f74:	0003988e 	.word	0x0003988e
    1f78:	000bb679 	.word	0x000bb679
    1f7c:	3ff00000 	.word	0x3ff00000
    1f80:	40080000 	.word	0x40080000
    1f84:	4689      	mov	r9, r1
    1f86:	3c01      	subs	r4, #1
    1f88:	ea54 0305 	orrs.w	r3, r4, r5
    1f8c:	e9dd 0100 	ldrd	r0, r1, [sp]
    1f90:	bf14      	ite	ne
    1f92:	4cd9      	ldrne	r4, [pc, #868]	; (22f8 <__ieee754_pow+0x8b0>)
    1f94:	4cd9      	ldreq	r4, [pc, #868]	; (22fc <__ieee754_pow+0x8b4>)
    1f96:	2300      	movs	r3, #0
    1f98:	e9cd 3404 	strd	r3, r4, [sp, #16]
    1f9c:	4603      	mov	r3, r0
    1f9e:	460c      	mov	r4, r1
    1fa0:	e9cd 3402 	strd	r3, r4, [sp, #8]
    1fa4:	2300      	movs	r3, #0
    1fa6:	9302      	str	r3, [sp, #8]
    1fa8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
    1fac:	4622      	mov	r2, r4
    1fae:	462b      	mov	r3, r5
    1fb0:	f000 fc74 	bl	289c <__aeabi_dsub>
    1fb4:	4652      	mov	r2, sl
    1fb6:	465b      	mov	r3, fp
    1fb8:	f000 fe24 	bl	2c04 <__aeabi_dmul>
    1fbc:	e9dd 2300 	ldrd	r2, r3, [sp]
    1fc0:	4606      	mov	r6, r0
    1fc2:	460f      	mov	r7, r1
    1fc4:	4640      	mov	r0, r8
    1fc6:	4649      	mov	r1, r9
    1fc8:	f000 fe1c 	bl	2c04 <__aeabi_dmul>
    1fcc:	4602      	mov	r2, r0
    1fce:	460b      	mov	r3, r1
    1fd0:	4630      	mov	r0, r6
    1fd2:	4639      	mov	r1, r7
    1fd4:	f000 fc64 	bl	28a0 <__adddf3>
    1fd8:	4622      	mov	r2, r4
    1fda:	4680      	mov	r8, r0
    1fdc:	4689      	mov	r9, r1
    1fde:	462b      	mov	r3, r5
    1fe0:	4650      	mov	r0, sl
    1fe2:	4659      	mov	r1, fp
    1fe4:	e9cd 8900 	strd	r8, r9, [sp]
    1fe8:	f000 fe0c 	bl	2c04 <__aeabi_dmul>
    1fec:	460b      	mov	r3, r1
    1fee:	4602      	mov	r2, r0
    1ff0:	4606      	mov	r6, r0
    1ff2:	460f      	mov	r7, r1
    1ff4:	4640      	mov	r0, r8
    1ff6:	4649      	mov	r1, r9
    1ff8:	f000 fc52 	bl	28a0 <__adddf3>
    1ffc:	4bc0      	ldr	r3, [pc, #768]	; (2300 <__ieee754_pow+0x8b8>)
    1ffe:	4299      	cmp	r1, r3
    2000:	4604      	mov	r4, r0
    2002:	460d      	mov	r5, r1
    2004:	468a      	mov	sl, r1
    2006:	f340 8116 	ble.w	2236 <__ieee754_pow+0x7ee>
    200a:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
    200e:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
    2012:	4303      	orrs	r3, r0
    2014:	f040 81ea 	bne.w	23ec <__ieee754_pow+0x9a4>
    2018:	a3a3      	add	r3, pc, #652	; (adr r3, 22a8 <__ieee754_pow+0x860>)
    201a:	e9d3 2300 	ldrd	r2, r3, [r3]
    201e:	e9dd 0100 	ldrd	r0, r1, [sp]
    2022:	f000 fc3d 	bl	28a0 <__adddf3>
    2026:	4632      	mov	r2, r6
    2028:	4680      	mov	r8, r0
    202a:	4689      	mov	r9, r1
    202c:	463b      	mov	r3, r7
    202e:	4620      	mov	r0, r4
    2030:	4629      	mov	r1, r5
    2032:	f000 fc33 	bl	289c <__aeabi_dsub>
    2036:	4602      	mov	r2, r0
    2038:	460b      	mov	r3, r1
    203a:	4640      	mov	r0, r8
    203c:	4649      	mov	r1, r9
    203e:	f001 f871 	bl	3124 <__aeabi_dcmpgt>
    2042:	2800      	cmp	r0, #0
    2044:	f040 81d2 	bne.w	23ec <__ieee754_pow+0x9a4>
    2048:	46a8      	mov	r8, r5
    204a:	ea4f 5328 	mov.w	r3, r8, asr #20
    204e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    2052:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
    2056:	fa42 f303 	asr.w	r3, r2, r3
    205a:	4453      	add	r3, sl
    205c:	f3c3 520a 	ubfx	r2, r3, #20, #11
    2060:	4da8      	ldr	r5, [pc, #672]	; (2304 <__ieee754_pow+0x8bc>)
    2062:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
    2066:	4115      	asrs	r5, r2
    2068:	f3c3 0413 	ubfx	r4, r3, #0, #20
    206c:	ea23 0105 	bic.w	r1, r3, r5
    2070:	2000      	movs	r0, #0
    2072:	f1c2 0b14 	rsb	fp, r2, #20
    2076:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
    207a:	f1ba 0f00 	cmp.w	sl, #0
    207e:	4602      	mov	r2, r0
    2080:	460b      	mov	r3, r1
    2082:	fa44 fb0b 	asr.w	fp, r4, fp
    2086:	4630      	mov	r0, r6
    2088:	4639      	mov	r1, r7
    208a:	bfb8      	it	lt
    208c:	f1cb 0b00 	rsblt	fp, fp, #0
    2090:	f000 fc04 	bl	289c <__aeabi_dsub>
    2094:	4602      	mov	r2, r0
    2096:	460b      	mov	r3, r1
    2098:	4606      	mov	r6, r0
    209a:	460f      	mov	r7, r1
    209c:	e9dd 0100 	ldrd	r0, r1, [sp]
    20a0:	f000 fbfe 	bl	28a0 <__adddf3>
    20a4:	ea4f 5a0b 	mov.w	sl, fp, lsl #20
    20a8:	460d      	mov	r5, r1
    20aa:	2400      	movs	r4, #0
    20ac:	a380      	add	r3, pc, #512	; (adr r3, 22b0 <__ieee754_pow+0x868>)
    20ae:	e9d3 2300 	ldrd	r2, r3, [r3]
    20b2:	4620      	mov	r0, r4
    20b4:	4629      	mov	r1, r5
    20b6:	f000 fda5 	bl	2c04 <__aeabi_dmul>
    20ba:	4632      	mov	r2, r6
    20bc:	4680      	mov	r8, r0
    20be:	4689      	mov	r9, r1
    20c0:	463b      	mov	r3, r7
    20c2:	4620      	mov	r0, r4
    20c4:	4629      	mov	r1, r5
    20c6:	f000 fbe9 	bl	289c <__aeabi_dsub>
    20ca:	4602      	mov	r2, r0
    20cc:	460b      	mov	r3, r1
    20ce:	e9dd 0100 	ldrd	r0, r1, [sp]
    20d2:	f000 fbe3 	bl	289c <__aeabi_dsub>
    20d6:	a378      	add	r3, pc, #480	; (adr r3, 22b8 <__ieee754_pow+0x870>)
    20d8:	e9d3 2300 	ldrd	r2, r3, [r3]
    20dc:	f000 fd92 	bl	2c04 <__aeabi_dmul>
    20e0:	a377      	add	r3, pc, #476	; (adr r3, 22c0 <__ieee754_pow+0x878>)
    20e2:	e9d3 2300 	ldrd	r2, r3, [r3]
    20e6:	4606      	mov	r6, r0
    20e8:	460f      	mov	r7, r1
    20ea:	4620      	mov	r0, r4
    20ec:	4629      	mov	r1, r5
    20ee:	f000 fd89 	bl	2c04 <__aeabi_dmul>
    20f2:	4602      	mov	r2, r0
    20f4:	460b      	mov	r3, r1
    20f6:	4630      	mov	r0, r6
    20f8:	4639      	mov	r1, r7
    20fa:	f000 fbd1 	bl	28a0 <__adddf3>
    20fe:	4606      	mov	r6, r0
    2100:	460f      	mov	r7, r1
    2102:	4602      	mov	r2, r0
    2104:	460b      	mov	r3, r1
    2106:	4640      	mov	r0, r8
    2108:	4649      	mov	r1, r9
    210a:	f000 fbc9 	bl	28a0 <__adddf3>
    210e:	4642      	mov	r2, r8
    2110:	464b      	mov	r3, r9
    2112:	4604      	mov	r4, r0
    2114:	460d      	mov	r5, r1
    2116:	f000 fbc1 	bl	289c <__aeabi_dsub>
    211a:	4602      	mov	r2, r0
    211c:	460b      	mov	r3, r1
    211e:	4630      	mov	r0, r6
    2120:	4639      	mov	r1, r7
    2122:	f000 fbbb 	bl	289c <__aeabi_dsub>
    2126:	4622      	mov	r2, r4
    2128:	4680      	mov	r8, r0
    212a:	4689      	mov	r9, r1
    212c:	462b      	mov	r3, r5
    212e:	4620      	mov	r0, r4
    2130:	4629      	mov	r1, r5
    2132:	f000 fd67 	bl	2c04 <__aeabi_dmul>
    2136:	a364      	add	r3, pc, #400	; (adr r3, 22c8 <__ieee754_pow+0x880>)
    2138:	e9d3 2300 	ldrd	r2, r3, [r3]
    213c:	4606      	mov	r6, r0
    213e:	460f      	mov	r7, r1
    2140:	f000 fd60 	bl	2c04 <__aeabi_dmul>
    2144:	a362      	add	r3, pc, #392	; (adr r3, 22d0 <__ieee754_pow+0x888>)
    2146:	e9d3 2300 	ldrd	r2, r3, [r3]
    214a:	f000 fba7 	bl	289c <__aeabi_dsub>
    214e:	4632      	mov	r2, r6
    2150:	463b      	mov	r3, r7
    2152:	f000 fd57 	bl	2c04 <__aeabi_dmul>
    2156:	a360      	add	r3, pc, #384	; (adr r3, 22d8 <__ieee754_pow+0x890>)
    2158:	e9d3 2300 	ldrd	r2, r3, [r3]
    215c:	f000 fba0 	bl	28a0 <__adddf3>
    2160:	4632      	mov	r2, r6
    2162:	463b      	mov	r3, r7
    2164:	f000 fd4e 	bl	2c04 <__aeabi_dmul>
    2168:	a35d      	add	r3, pc, #372	; (adr r3, 22e0 <__ieee754_pow+0x898>)
    216a:	e9d3 2300 	ldrd	r2, r3, [r3]
    216e:	f000 fb95 	bl	289c <__aeabi_dsub>
    2172:	4632      	mov	r2, r6
    2174:	463b      	mov	r3, r7
    2176:	f000 fd45 	bl	2c04 <__aeabi_dmul>
    217a:	a35b      	add	r3, pc, #364	; (adr r3, 22e8 <__ieee754_pow+0x8a0>)
    217c:	e9d3 2300 	ldrd	r2, r3, [r3]
    2180:	f000 fb8e 	bl	28a0 <__adddf3>
    2184:	4632      	mov	r2, r6
    2186:	463b      	mov	r3, r7
    2188:	f000 fd3c 	bl	2c04 <__aeabi_dmul>
    218c:	4602      	mov	r2, r0
    218e:	460b      	mov	r3, r1
    2190:	4620      	mov	r0, r4
    2192:	4629      	mov	r1, r5
    2194:	f000 fb82 	bl	289c <__aeabi_dsub>
    2198:	4606      	mov	r6, r0
    219a:	460f      	mov	r7, r1
    219c:	4602      	mov	r2, r0
    219e:	460b      	mov	r3, r1
    21a0:	4620      	mov	r0, r4
    21a2:	4629      	mov	r1, r5
    21a4:	f000 fd2e 	bl	2c04 <__aeabi_dmul>
    21a8:	2200      	movs	r2, #0
    21aa:	e9cd 0100 	strd	r0, r1, [sp]
    21ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    21b2:	4630      	mov	r0, r6
    21b4:	4639      	mov	r1, r7
    21b6:	f000 fb71 	bl	289c <__aeabi_dsub>
    21ba:	4602      	mov	r2, r0
    21bc:	460b      	mov	r3, r1
    21be:	e9dd 0100 	ldrd	r0, r1, [sp]
    21c2:	f000 fe49 	bl	2e58 <__aeabi_ddiv>
    21c6:	4642      	mov	r2, r8
    21c8:	4606      	mov	r6, r0
    21ca:	460f      	mov	r7, r1
    21cc:	464b      	mov	r3, r9
    21ce:	4620      	mov	r0, r4
    21d0:	4629      	mov	r1, r5
    21d2:	f000 fd17 	bl	2c04 <__aeabi_dmul>
    21d6:	4642      	mov	r2, r8
    21d8:	464b      	mov	r3, r9
    21da:	f000 fb61 	bl	28a0 <__adddf3>
    21de:	4602      	mov	r2, r0
    21e0:	460b      	mov	r3, r1
    21e2:	4630      	mov	r0, r6
    21e4:	4639      	mov	r1, r7
    21e6:	f000 fb59 	bl	289c <__aeabi_dsub>
    21ea:	4622      	mov	r2, r4
    21ec:	462b      	mov	r3, r5
    21ee:	f000 fb55 	bl	289c <__aeabi_dsub>
    21f2:	4602      	mov	r2, r0
    21f4:	460b      	mov	r3, r1
    21f6:	2000      	movs	r0, #0
    21f8:	493f      	ldr	r1, [pc, #252]	; (22f8 <__ieee754_pow+0x8b0>)
    21fa:	f000 fb4f 	bl	289c <__aeabi_dsub>
    21fe:	448a      	add	sl, r1
    2200:	f5ba 1f80 	cmp.w	sl, #1048576	; 0x100000
    2204:	f2c0 8133 	blt.w	246e <__ieee754_pow+0xa26>
    2208:	4651      	mov	r1, sl
    220a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    220e:	f000 fcf9 	bl	2c04 <__aeabi_dmul>
    2212:	e45b      	b.n	1acc <__ieee754_pow+0x84>
    2214:	4642      	mov	r2, r8
    2216:	4640      	mov	r0, r8
    2218:	464b      	mov	r3, r9
    221a:	4649      	mov	r1, r9
    221c:	f000 fcf2 	bl	2c04 <__aeabi_dmul>
    2220:	e454      	b.n	1acc <__ieee754_pow+0x84>
    2222:	f1ba 0f00 	cmp.w	sl, #0
    2226:	f6bf ace0 	bge.w	1bea <__ieee754_pow+0x1a2>
    222a:	e9dd 3400 	ldrd	r3, r4, [sp]
    222e:	4618      	mov	r0, r3
    2230:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
    2234:	e44a      	b.n	1acc <__ieee754_pow+0x84>
    2236:	4b34      	ldr	r3, [pc, #208]	; (2308 <__ieee754_pow+0x8c0>)
    2238:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
    223c:	4598      	cmp	r8, r3
    223e:	f340 80f2 	ble.w	2426 <__ieee754_pow+0x9de>
    2242:	4b32      	ldr	r3, [pc, #200]	; (230c <__ieee754_pow+0x8c4>)
    2244:	440b      	add	r3, r1
    2246:	4303      	orrs	r3, r0
    2248:	d10c      	bne.n	2264 <__ieee754_pow+0x81c>
    224a:	4632      	mov	r2, r6
    224c:	463b      	mov	r3, r7
    224e:	f000 fb25 	bl	289c <__aeabi_dsub>
    2252:	4602      	mov	r2, r0
    2254:	460b      	mov	r3, r1
    2256:	e9dd 0100 	ldrd	r0, r1, [sp]
    225a:	f000 ff4f 	bl	30fc <__aeabi_dcmple>
    225e:	2800      	cmp	r0, #0
    2260:	f43f aef3 	beq.w	204a <__ieee754_pow+0x602>
    2264:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    2268:	a321      	add	r3, pc, #132	; (adr r3, 22f0 <__ieee754_pow+0x8a8>)
    226a:	e9d3 2300 	ldrd	r2, r3, [r3]
    226e:	f000 fcc9 	bl	2c04 <__aeabi_dmul>
    2272:	a31f      	add	r3, pc, #124	; (adr r3, 22f0 <__ieee754_pow+0x8a8>)
    2274:	e9d3 2300 	ldrd	r2, r3, [r3]
    2278:	f000 fcc4 	bl	2c04 <__aeabi_dmul>
    227c:	e426      	b.n	1acc <__ieee754_pow+0x84>
    227e:	4602      	mov	r2, r0
    2280:	460b      	mov	r3, r1
    2282:	2000      	movs	r0, #0
    2284:	491c      	ldr	r1, [pc, #112]	; (22f8 <__ieee754_pow+0x8b0>)
    2286:	f000 fde7 	bl	2e58 <__aeabi_ddiv>
    228a:	e43c      	b.n	1b06 <__ieee754_pow+0xbe>
    228c:	2200      	movs	r2, #0
    228e:	2300      	movs	r3, #0
    2290:	e9cd 2308 	strd	r2, r3, [sp, #32]
    2294:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    2298:	4b17      	ldr	r3, [pc, #92]	; (22f8 <__ieee754_pow+0x8b0>)
    229a:	2200      	movs	r2, #0
    229c:	2700      	movs	r7, #0
    229e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    22a2:	e4e6      	b.n	1c72 <__ieee754_pow+0x22a>
    22a4:	f3af 8000 	nop.w
    22a8:	652b82fe 	.word	0x652b82fe
    22ac:	3c971547 	.word	0x3c971547
    22b0:	00000000 	.word	0x00000000
    22b4:	3fe62e43 	.word	0x3fe62e43
    22b8:	fefa39ef 	.word	0xfefa39ef
    22bc:	3fe62e42 	.word	0x3fe62e42
    22c0:	0ca86c39 	.word	0x0ca86c39
    22c4:	be205c61 	.word	0xbe205c61
    22c8:	72bea4d0 	.word	0x72bea4d0
    22cc:	3e663769 	.word	0x3e663769
    22d0:	c5d26bf1 	.word	0xc5d26bf1
    22d4:	3ebbbd41 	.word	0x3ebbbd41
    22d8:	af25de2c 	.word	0xaf25de2c
    22dc:	3f11566a 	.word	0x3f11566a
    22e0:	16bebd93 	.word	0x16bebd93
    22e4:	3f66c16c 	.word	0x3f66c16c
    22e8:	5555553e 	.word	0x5555553e
    22ec:	3fc55555 	.word	0x3fc55555
    22f0:	c2f8f359 	.word	0xc2f8f359
    22f4:	01a56e1f 	.word	0x01a56e1f
    22f8:	3ff00000 	.word	0x3ff00000
    22fc:	bff00000 	.word	0xbff00000
    2300:	408fffff 	.word	0x408fffff
    2304:	000fffff 	.word	0x000fffff
    2308:	4090cbff 	.word	0x4090cbff
    230c:	3f6f3400 	.word	0x3f6f3400
    2310:	4b6b      	ldr	r3, [pc, #428]	; (24c0 <__ieee754_pow+0xa78>)
    2312:	429e      	cmp	r6, r3
    2314:	f77f ac66 	ble.w	1be4 <__ieee754_pow+0x19c>
    2318:	4b6a      	ldr	r3, [pc, #424]	; (24c4 <__ieee754_pow+0xa7c>)
    231a:	429e      	cmp	r6, r3
    231c:	f73f ac13 	bgt.w	1b46 <__ieee754_pow+0xfe>
    2320:	2200      	movs	r2, #0
    2322:	4b68      	ldr	r3, [pc, #416]	; (24c4 <__ieee754_pow+0xa7c>)
    2324:	f000 faba 	bl	289c <__aeabi_dsub>
    2328:	a357      	add	r3, pc, #348	; (adr r3, 2488 <__ieee754_pow+0xa40>)
    232a:	e9d3 2300 	ldrd	r2, r3, [r3]
    232e:	4606      	mov	r6, r0
    2330:	460f      	mov	r7, r1
    2332:	f000 fc67 	bl	2c04 <__aeabi_dmul>
    2336:	a356      	add	r3, pc, #344	; (adr r3, 2490 <__ieee754_pow+0xa48>)
    2338:	e9d3 2300 	ldrd	r2, r3, [r3]
    233c:	4680      	mov	r8, r0
    233e:	4689      	mov	r9, r1
    2340:	4630      	mov	r0, r6
    2342:	4639      	mov	r1, r7
    2344:	f000 fc5e 	bl	2c04 <__aeabi_dmul>
    2348:	2200      	movs	r2, #0
    234a:	4682      	mov	sl, r0
    234c:	468b      	mov	fp, r1
    234e:	4b5e      	ldr	r3, [pc, #376]	; (24c8 <__ieee754_pow+0xa80>)
    2350:	4630      	mov	r0, r6
    2352:	4639      	mov	r1, r7
    2354:	f000 fc56 	bl	2c04 <__aeabi_dmul>
    2358:	4602      	mov	r2, r0
    235a:	460b      	mov	r3, r1
    235c:	a14e      	add	r1, pc, #312	; (adr r1, 2498 <__ieee754_pow+0xa50>)
    235e:	e9d1 0100 	ldrd	r0, r1, [r1]
    2362:	f000 fa9b 	bl	289c <__aeabi_dsub>
    2366:	4632      	mov	r2, r6
    2368:	463b      	mov	r3, r7
    236a:	f000 fc4b 	bl	2c04 <__aeabi_dmul>
    236e:	4602      	mov	r2, r0
    2370:	460b      	mov	r3, r1
    2372:	2000      	movs	r0, #0
    2374:	4955      	ldr	r1, [pc, #340]	; (24cc <__ieee754_pow+0xa84>)
    2376:	f000 fa91 	bl	289c <__aeabi_dsub>
    237a:	4632      	mov	r2, r6
    237c:	e9cd 0102 	strd	r0, r1, [sp, #8]
    2380:	463b      	mov	r3, r7
    2382:	4630      	mov	r0, r6
    2384:	4639      	mov	r1, r7
    2386:	f000 fc3d 	bl	2c04 <__aeabi_dmul>
    238a:	4602      	mov	r2, r0
    238c:	460b      	mov	r3, r1
    238e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    2392:	f000 fc37 	bl	2c04 <__aeabi_dmul>
    2396:	a342      	add	r3, pc, #264	; (adr r3, 24a0 <__ieee754_pow+0xa58>)
    2398:	e9d3 2300 	ldrd	r2, r3, [r3]
    239c:	f000 fc32 	bl	2c04 <__aeabi_dmul>
    23a0:	4602      	mov	r2, r0
    23a2:	460b      	mov	r3, r1
    23a4:	4650      	mov	r0, sl
    23a6:	4659      	mov	r1, fp
    23a8:	f000 fa78 	bl	289c <__aeabi_dsub>
    23ac:	4602      	mov	r2, r0
    23ae:	460b      	mov	r3, r1
    23b0:	4606      	mov	r6, r0
    23b2:	460f      	mov	r7, r1
    23b4:	4640      	mov	r0, r8
    23b6:	4649      	mov	r1, r9
    23b8:	f000 fa72 	bl	28a0 <__adddf3>
    23bc:	4642      	mov	r2, r8
    23be:	464b      	mov	r3, r9
    23c0:	2000      	movs	r0, #0
    23c2:	4682      	mov	sl, r0
    23c4:	468b      	mov	fp, r1
    23c6:	f000 fa69 	bl	289c <__aeabi_dsub>
    23ca:	4602      	mov	r2, r0
    23cc:	460b      	mov	r3, r1
    23ce:	4630      	mov	r0, r6
    23d0:	4639      	mov	r1, r7
    23d2:	f000 fa63 	bl	289c <__aeabi_dsub>
    23d6:	4680      	mov	r8, r0
    23d8:	4689      	mov	r9, r1
    23da:	e5d4      	b.n	1f86 <__ieee754_pow+0x53e>
    23dc:	4642      	mov	r2, r8
    23de:	464b      	mov	r3, r9
    23e0:	2000      	movs	r0, #0
    23e2:	4938      	ldr	r1, [pc, #224]	; (24c4 <__ieee754_pow+0xa7c>)
    23e4:	f000 fd38 	bl	2e58 <__aeabi_ddiv>
    23e8:	f7ff bb70 	b.w	1acc <__ieee754_pow+0x84>
    23ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    23f0:	a32d      	add	r3, pc, #180	; (adr r3, 24a8 <__ieee754_pow+0xa60>)
    23f2:	e9d3 2300 	ldrd	r2, r3, [r3]
    23f6:	f000 fc05 	bl	2c04 <__aeabi_dmul>
    23fa:	a32b      	add	r3, pc, #172	; (adr r3, 24a8 <__ieee754_pow+0xa60>)
    23fc:	e9d3 2300 	ldrd	r2, r3, [r3]
    2400:	f000 fc00 	bl	2c04 <__aeabi_dmul>
    2404:	f7ff bb62 	b.w	1acc <__ieee754_pow+0x84>
    2408:	f1be 0f00 	cmp.w	lr, #0
    240c:	f47f ab69 	bne.w	1ae2 <__ieee754_pow+0x9a>
    2410:	f1c3 0314 	rsb	r3, r3, #20
    2414:	fa47 f203 	asr.w	r2, r7, r3
    2418:	fa02 f303 	lsl.w	r3, r2, r3
    241c:	429f      	cmp	r7, r3
    241e:	d02a      	beq.n	2476 <__ieee754_pow+0xa2e>
    2420:	4674      	mov	r4, lr
    2422:	f7ff bb36 	b.w	1a92 <__ieee754_pow+0x4a>
    2426:	4b29      	ldr	r3, [pc, #164]	; (24cc <__ieee754_pow+0xa84>)
    2428:	4598      	cmp	r8, r3
    242a:	f73f ae0e 	bgt.w	204a <__ieee754_pow+0x602>
    242e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    2432:	4692      	mov	sl, r2
    2434:	4693      	mov	fp, r2
    2436:	e638      	b.n	20aa <__ieee754_pow+0x662>
    2438:	4602      	mov	r2, r0
    243a:	460b      	mov	r3, r1
    243c:	f000 fa2e 	bl	289c <__aeabi_dsub>
    2440:	4602      	mov	r2, r0
    2442:	460b      	mov	r3, r1
    2444:	f000 fd08 	bl	2e58 <__aeabi_ddiv>
    2448:	f7ff bb40 	b.w	1acc <__ieee754_pow+0x84>
    244c:	a318      	add	r3, pc, #96	; (adr r3, 24b0 <__ieee754_pow+0xa68>)
    244e:	e9d3 2300 	ldrd	r2, r3, [r3]
    2452:	e9cd 2308 	strd	r2, r3, [sp, #32]
    2456:	a318      	add	r3, pc, #96	; (adr r3, 24b8 <__ieee754_pow+0xa70>)
    2458:	e9d3 2300 	ldrd	r2, r3, [r3]
    245c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    2460:	4b1b      	ldr	r3, [pc, #108]	; (24d0 <__ieee754_pow+0xa88>)
    2462:	2200      	movs	r2, #0
    2464:	f44f 2780 	mov.w	r7, #262144	; 0x40000
    2468:	e9cd 2306 	strd	r2, r3, [sp, #24]
    246c:	e401      	b.n	1c72 <__ieee754_pow+0x22a>
    246e:	465a      	mov	r2, fp
    2470:	f000 f98a 	bl	2788 <scalbn>
    2474:	e6c9      	b.n	220a <__ieee754_pow+0x7c2>
    2476:	f002 0201 	and.w	r2, r2, #1
    247a:	f1c2 0402 	rsb	r4, r2, #2
    247e:	f7ff bb08 	b.w	1a92 <__ieee754_pow+0x4a>
    2482:	bf00      	nop
    2484:	f3af 8000 	nop.w
    2488:	60000000 	.word	0x60000000
    248c:	3ff71547 	.word	0x3ff71547
    2490:	f85ddf44 	.word	0xf85ddf44
    2494:	3e54ae0b 	.word	0x3e54ae0b
    2498:	55555555 	.word	0x55555555
    249c:	3fd55555 	.word	0x3fd55555
    24a0:	652b82fe 	.word	0x652b82fe
    24a4:	3ff71547 	.word	0x3ff71547
    24a8:	8800759c 	.word	0x8800759c
    24ac:	7e37e43c 	.word	0x7e37e43c
    24b0:	40000000 	.word	0x40000000
    24b4:	3fe2b803 	.word	0x3fe2b803
    24b8:	43cfd006 	.word	0x43cfd006
    24bc:	3e4cfdeb 	.word	0x3e4cfdeb
    24c0:	3feffffe 	.word	0x3feffffe
    24c4:	3ff00000 	.word	0x3ff00000
    24c8:	3fd00000 	.word	0x3fd00000
    24cc:	3fe00000 	.word	0x3fe00000
    24d0:	3ff80000 	.word	0x3ff80000

000024d4 <__ieee754_sqrt>:
    24d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    24d8:	4f5b      	ldr	r7, [pc, #364]	; (2648 <__ieee754_sqrt+0x174>)
    24da:	438f      	bics	r7, r1
    24dc:	4605      	mov	r5, r0
    24de:	460c      	mov	r4, r1
    24e0:	f000 8092 	beq.w	2608 <__ieee754_sqrt+0x134>
    24e4:	2900      	cmp	r1, #0
    24e6:	460b      	mov	r3, r1
    24e8:	4602      	mov	r2, r0
    24ea:	dd6f      	ble.n	25cc <__ieee754_sqrt+0xf8>
    24ec:	150f      	asrs	r7, r1, #20
    24ee:	d07b      	beq.n	25e8 <__ieee754_sqrt+0x114>
    24f0:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
    24f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
    24f8:	07f8      	lsls	r0, r7, #31
    24fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    24fe:	d45c      	bmi.n	25ba <__ieee754_sqrt+0xe6>
    2500:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
    2504:	2600      	movs	r6, #0
    2506:	440b      	add	r3, r1
    2508:	107f      	asrs	r7, r7, #1
    250a:	0052      	lsls	r2, r2, #1
    250c:	46b6      	mov	lr, r6
    250e:	2016      	movs	r0, #22
    2510:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
    2514:	eb0e 0401 	add.w	r4, lr, r1
    2518:	429c      	cmp	r4, r3
    251a:	ea4f 75d2 	mov.w	r5, r2, lsr #31
    251e:	ea4f 0242 	mov.w	r2, r2, lsl #1
    2522:	dc03      	bgt.n	252c <__ieee754_sqrt+0x58>
    2524:	1b1b      	subs	r3, r3, r4
    2526:	eb04 0e01 	add.w	lr, r4, r1
    252a:	440e      	add	r6, r1
    252c:	3801      	subs	r0, #1
    252e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
    2532:	ea4f 0151 	mov.w	r1, r1, lsr #1
    2536:	d1ed      	bne.n	2514 <__ieee754_sqrt+0x40>
    2538:	4684      	mov	ip, r0
    253a:	2420      	movs	r4, #32
    253c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
    2540:	e009      	b.n	2556 <__ieee754_sqrt+0x82>
    2542:	d020      	beq.n	2586 <__ieee754_sqrt+0xb2>
    2544:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
    2548:	3c01      	subs	r4, #1
    254a:	ea4f 0151 	mov.w	r1, r1, lsr #1
    254e:	442b      	add	r3, r5
    2550:	ea4f 0242 	mov.w	r2, r2, lsl #1
    2554:	d020      	beq.n	2598 <__ieee754_sqrt+0xc4>
    2556:	4573      	cmp	r3, lr
    2558:	eb01 050c 	add.w	r5, r1, ip
    255c:	ddf1      	ble.n	2542 <__ieee754_sqrt+0x6e>
    255e:	2d00      	cmp	r5, #0
    2560:	eb05 0c01 	add.w	ip, r5, r1
    2564:	db09      	blt.n	257a <__ieee754_sqrt+0xa6>
    2566:	46f0      	mov	r8, lr
    2568:	4295      	cmp	r5, r2
    256a:	eba3 030e 	sub.w	r3, r3, lr
    256e:	d900      	bls.n	2572 <__ieee754_sqrt+0x9e>
    2570:	3b01      	subs	r3, #1
    2572:	1b52      	subs	r2, r2, r5
    2574:	4408      	add	r0, r1
    2576:	46c6      	mov	lr, r8
    2578:	e7e4      	b.n	2544 <__ieee754_sqrt+0x70>
    257a:	f1bc 0f00 	cmp.w	ip, #0
    257e:	dbf2      	blt.n	2566 <__ieee754_sqrt+0x92>
    2580:	f10e 0801 	add.w	r8, lr, #1
    2584:	e7f0      	b.n	2568 <__ieee754_sqrt+0x94>
    2586:	4295      	cmp	r5, r2
    2588:	d8dc      	bhi.n	2544 <__ieee754_sqrt+0x70>
    258a:	2d00      	cmp	r5, #0
    258c:	eb05 0c01 	add.w	ip, r5, r1
    2590:	db44      	blt.n	261c <__ieee754_sqrt+0x148>
    2592:	4698      	mov	r8, r3
    2594:	2300      	movs	r3, #0
    2596:	e7ec      	b.n	2572 <__ieee754_sqrt+0x9e>
    2598:	4313      	orrs	r3, r2
    259a:	d113      	bne.n	25c4 <__ieee754_sqrt+0xf0>
    259c:	0840      	lsrs	r0, r0, #1
    259e:	1073      	asrs	r3, r6, #1
    25a0:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
    25a4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
    25a8:	07f2      	lsls	r2, r6, #31
    25aa:	eb03 5907 	add.w	r9, r3, r7, lsl #20
    25ae:	bf48      	it	mi
    25b0:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
    25b4:	4649      	mov	r1, r9
    25b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    25ba:	005b      	lsls	r3, r3, #1
    25bc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
    25c0:	0052      	lsls	r2, r2, #1
    25c2:	e79d      	b.n	2500 <__ieee754_sqrt+0x2c>
    25c4:	1c41      	adds	r1, r0, #1
    25c6:	d02d      	beq.n	2624 <__ieee754_sqrt+0x150>
    25c8:	3001      	adds	r0, #1
    25ca:	e7e7      	b.n	259c <__ieee754_sqrt+0xc8>
    25cc:	4606      	mov	r6, r0
    25ce:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
    25d2:	433e      	orrs	r6, r7
    25d4:	d0ef      	beq.n	25b6 <__ieee754_sqrt+0xe2>
    25d6:	bb69      	cbnz	r1, 2634 <__ieee754_sqrt+0x160>
    25d8:	460f      	mov	r7, r1
    25da:	0ad3      	lsrs	r3, r2, #11
    25dc:	3f15      	subs	r7, #21
    25de:	0552      	lsls	r2, r2, #21
    25e0:	2b00      	cmp	r3, #0
    25e2:	d0fa      	beq.n	25da <__ieee754_sqrt+0x106>
    25e4:	02de      	lsls	r6, r3, #11
    25e6:	d420      	bmi.n	262a <__ieee754_sqrt+0x156>
    25e8:	2400      	movs	r4, #0
    25ea:	e000      	b.n	25ee <__ieee754_sqrt+0x11a>
    25ec:	4604      	mov	r4, r0
    25ee:	005b      	lsls	r3, r3, #1
    25f0:	02dd      	lsls	r5, r3, #11
    25f2:	f104 0001 	add.w	r0, r4, #1
    25f6:	d5f9      	bpl.n	25ec <__ieee754_sqrt+0x118>
    25f8:	f1c0 0120 	rsb	r1, r0, #32
    25fc:	fa22 f101 	lsr.w	r1, r2, r1
    2600:	430b      	orrs	r3, r1
    2602:	1b3f      	subs	r7, r7, r4
    2604:	4082      	lsls	r2, r0
    2606:	e773      	b.n	24f0 <__ieee754_sqrt+0x1c>
    2608:	4602      	mov	r2, r0
    260a:	460b      	mov	r3, r1
    260c:	f000 fafa 	bl	2c04 <__aeabi_dmul>
    2610:	462a      	mov	r2, r5
    2612:	4623      	mov	r3, r4
    2614:	f000 f944 	bl	28a0 <__adddf3>
    2618:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    261c:	f1bc 0f00 	cmp.w	ip, #0
    2620:	daae      	bge.n	2580 <__ieee754_sqrt+0xac>
    2622:	e7b6      	b.n	2592 <__ieee754_sqrt+0xbe>
    2624:	3601      	adds	r6, #1
    2626:	4620      	mov	r0, r4
    2628:	e7b9      	b.n	259e <__ieee754_sqrt+0xca>
    262a:	2000      	movs	r0, #0
    262c:	2120      	movs	r1, #32
    262e:	f04f 34ff 	mov.w	r4, #4294967295
    2632:	e7e3      	b.n	25fc <__ieee754_sqrt+0x128>
    2634:	4602      	mov	r2, r0
    2636:	460b      	mov	r3, r1
    2638:	f000 f930 	bl	289c <__aeabi_dsub>
    263c:	4602      	mov	r2, r0
    263e:	460b      	mov	r3, r1
    2640:	f000 fc0a 	bl	2e58 <__aeabi_ddiv>
    2644:	e7b7      	b.n	25b6 <__ieee754_sqrt+0xe2>
    2646:	bf00      	nop
    2648:	7ff00000 	.word	0x7ff00000

0000264c <fabs>:
    264c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    2650:	4770      	bx	lr
    2652:	bf00      	nop

00002654 <finite>:
    2654:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
    2658:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
    265c:	0fc0      	lsrs	r0, r0, #31
    265e:	4770      	bx	lr

00002660 <matherr>:
    2660:	2000      	movs	r0, #0
    2662:	4770      	bx	lr

00002664 <nan>:
    2664:	2000      	movs	r0, #0
    2666:	4901      	ldr	r1, [pc, #4]	; (266c <nan+0x8>)
    2668:	4770      	bx	lr
    266a:	bf00      	nop
    266c:	7ff80000 	.word	0x7ff80000

00002670 <rint>:
    2670:	b5f0      	push	{r4, r5, r6, r7, lr}
    2672:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
    2676:	f2ae 36ff 	subw	r6, lr, #1023	; 0x3ff
    267a:	2e13      	cmp	r6, #19
    267c:	b083      	sub	sp, #12
    267e:	4602      	mov	r2, r0
    2680:	460b      	mov	r3, r1
    2682:	460c      	mov	r4, r1
    2684:	ea4f 75d1 	mov.w	r5, r1, lsr #31
    2688:	4607      	mov	r7, r0
    268a:	dc2e      	bgt.n	26ea <rint+0x7a>
    268c:	2e00      	cmp	r6, #0
    268e:	db49      	blt.n	2724 <rint+0xb4>
    2690:	493a      	ldr	r1, [pc, #232]	; (277c <rint+0x10c>)
    2692:	4131      	asrs	r1, r6
    2694:	ea03 0001 	and.w	r0, r3, r1
    2698:	4310      	orrs	r0, r2
    269a:	d02b      	beq.n	26f4 <rint+0x84>
    269c:	0849      	lsrs	r1, r1, #1
    269e:	400b      	ands	r3, r1
    26a0:	ea53 0702 	orrs.w	r7, r3, r2
    26a4:	d00c      	beq.n	26c0 <rint+0x50>
    26a6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    26aa:	2e13      	cmp	r6, #19
    26ac:	ea24 0101 	bic.w	r1, r4, r1
    26b0:	fa43 f406 	asr.w	r4, r3, r6
    26b4:	ea44 0401 	orr.w	r4, r4, r1
    26b8:	bf0c      	ite	eq
    26ba:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
    26be:	2700      	movne	r7, #0
    26c0:	4b2f      	ldr	r3, [pc, #188]	; (2780 <rint+0x110>)
    26c2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
    26c6:	4621      	mov	r1, r4
    26c8:	e9d5 4500 	ldrd	r4, r5, [r5]
    26cc:	4638      	mov	r0, r7
    26ce:	4622      	mov	r2, r4
    26d0:	462b      	mov	r3, r5
    26d2:	f000 f8e5 	bl	28a0 <__adddf3>
    26d6:	e9cd 0100 	strd	r0, r1, [sp]
    26da:	4622      	mov	r2, r4
    26dc:	462b      	mov	r3, r5
    26de:	e9dd 0100 	ldrd	r0, r1, [sp]
    26e2:	f000 f8db 	bl	289c <__aeabi_dsub>
    26e6:	b003      	add	sp, #12
    26e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    26ea:	2e33      	cmp	r6, #51	; 0x33
    26ec:	dd06      	ble.n	26fc <rint+0x8c>
    26ee:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
    26f2:	d040      	beq.n	2776 <rint+0x106>
    26f4:	4610      	mov	r0, r2
    26f6:	4619      	mov	r1, r3
    26f8:	b003      	add	sp, #12
    26fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    26fc:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
    2700:	f04f 31ff 	mov.w	r1, #4294967295
    2704:	fa21 f10e 	lsr.w	r1, r1, lr
    2708:	4208      	tst	r0, r1
    270a:	d0f3      	beq.n	26f4 <rint+0x84>
    270c:	0849      	lsrs	r1, r1, #1
    270e:	4208      	tst	r0, r1
    2710:	d0d6      	beq.n	26c0 <rint+0x50>
    2712:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2716:	ea20 0101 	bic.w	r1, r0, r1
    271a:	fa43 fe0e 	asr.w	lr, r3, lr
    271e:	ea4e 0701 	orr.w	r7, lr, r1
    2722:	e7cd      	b.n	26c0 <rint+0x50>
    2724:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    2728:	4301      	orrs	r1, r0
    272a:	d0e3      	beq.n	26f4 <rint+0x84>
    272c:	f3c3 0113 	ubfx	r1, r3, #0, #20
    2730:	4e13      	ldr	r6, [pc, #76]	; (2780 <rint+0x110>)
    2732:	4301      	orrs	r1, r0
    2734:	f1c1 0c00 	rsb	ip, r1, #0
    2738:	eb06 06c5 	add.w	r6, r6, r5, lsl #3
    273c:	e9d6 6700 	ldrd	r6, r7, [r6]
    2740:	ea4c 0c01 	orr.w	ip, ip, r1
    2744:	ea4f 3c1c 	mov.w	ip, ip, lsr #12
    2748:	0c5c      	lsrs	r4, r3, #17
    274a:	0464      	lsls	r4, r4, #17
    274c:	f40c 2300 	and.w	r3, ip, #524288	; 0x80000
    2750:	ea43 0104 	orr.w	r1, r3, r4
    2754:	4632      	mov	r2, r6
    2756:	463b      	mov	r3, r7
    2758:	f000 f8a2 	bl	28a0 <__adddf3>
    275c:	e9cd 0100 	strd	r0, r1, [sp]
    2760:	4632      	mov	r2, r6
    2762:	463b      	mov	r3, r7
    2764:	e9dd 0100 	ldrd	r0, r1, [sp]
    2768:	f000 f898 	bl	289c <__aeabi_dsub>
    276c:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
    2770:	ea44 71c5 	orr.w	r1, r4, r5, lsl #31
    2774:	e7c0      	b.n	26f8 <rint+0x88>
    2776:	f000 f893 	bl	28a0 <__adddf3>
    277a:	e7bd      	b.n	26f8 <rint+0x88>
    277c:	000fffff 	.word	0x000fffff
    2780:	00003c40 	.word	0x00003c40
    2784:	00000000 	.word	0x00000000

00002788 <scalbn>:
    2788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    278a:	f3c1 560a 	ubfx	r6, r1, #20, #11
    278e:	4604      	mov	r4, r0
    2790:	460d      	mov	r5, r1
    2792:	460b      	mov	r3, r1
    2794:	4617      	mov	r7, r2
    2796:	bb0e      	cbnz	r6, 27dc <scalbn+0x54>
    2798:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    279c:	4303      	orrs	r3, r0
    279e:	4686      	mov	lr, r0
    27a0:	d025      	beq.n	27ee <scalbn+0x66>
    27a2:	2200      	movs	r2, #0
    27a4:	4b34      	ldr	r3, [pc, #208]	; (2878 <scalbn+0xf0>)
    27a6:	f000 fa2d 	bl	2c04 <__aeabi_dmul>
    27aa:	4a34      	ldr	r2, [pc, #208]	; (287c <scalbn+0xf4>)
    27ac:	4297      	cmp	r7, r2
    27ae:	4604      	mov	r4, r0
    27b0:	460d      	mov	r5, r1
    27b2:	460b      	mov	r3, r1
    27b4:	db2a      	blt.n	280c <scalbn+0x84>
    27b6:	f3c1 560a 	ubfx	r6, r1, #20, #11
    27ba:	3e36      	subs	r6, #54	; 0x36
    27bc:	443e      	add	r6, r7
    27be:	f240 72fe 	movw	r2, #2046	; 0x7fe
    27c2:	4296      	cmp	r6, r2
    27c4:	dc28      	bgt.n	2818 <scalbn+0x90>
    27c6:	2e00      	cmp	r6, #0
    27c8:	dd12      	ble.n	27f0 <scalbn+0x68>
    27ca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
    27ce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
    27d2:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
    27d6:	4620      	mov	r0, r4
    27d8:	4629      	mov	r1, r5
    27da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    27dc:	f240 72ff 	movw	r2, #2047	; 0x7ff
    27e0:	4296      	cmp	r6, r2
    27e2:	d1eb      	bne.n	27bc <scalbn+0x34>
    27e4:	4602      	mov	r2, r0
    27e6:	460b      	mov	r3, r1
    27e8:	f000 f85a 	bl	28a0 <__adddf3>
    27ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    27ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    27f0:	f116 0f35 	cmn.w	r6, #53	; 0x35
    27f4:	da1d      	bge.n	2832 <scalbn+0xaa>
    27f6:	f24c 3350 	movw	r3, #50000	; 0xc350
    27fa:	429f      	cmp	r7, r3
    27fc:	4622      	mov	r2, r4
    27fe:	462b      	mov	r3, r5
    2800:	dc25      	bgt.n	284e <scalbn+0xc6>
    2802:	a119      	add	r1, pc, #100	; (adr r1, 2868 <scalbn+0xe0>)
    2804:	e9d1 0100 	ldrd	r0, r1, [r1]
    2808:	f000 f83c 	bl	2884 <copysign>
    280c:	a316      	add	r3, pc, #88	; (adr r3, 2868 <scalbn+0xe0>)
    280e:	e9d3 2300 	ldrd	r2, r3, [r3]
    2812:	f000 f9f7 	bl	2c04 <__aeabi_dmul>
    2816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2818:	4622      	mov	r2, r4
    281a:	462b      	mov	r3, r5
    281c:	a114      	add	r1, pc, #80	; (adr r1, 2870 <scalbn+0xe8>)
    281e:	e9d1 0100 	ldrd	r0, r1, [r1]
    2822:	f000 f82f 	bl	2884 <copysign>
    2826:	a312      	add	r3, pc, #72	; (adr r3, 2870 <scalbn+0xe8>)
    2828:	e9d3 2300 	ldrd	r2, r3, [r3]
    282c:	f000 f9ea 	bl	2c04 <__aeabi_dmul>
    2830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2832:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
    2836:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
    283a:	3636      	adds	r6, #54	; 0x36
    283c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
    2840:	4620      	mov	r0, r4
    2842:	4629      	mov	r1, r5
    2844:	2200      	movs	r2, #0
    2846:	4b0e      	ldr	r3, [pc, #56]	; (2880 <scalbn+0xf8>)
    2848:	f000 f9dc 	bl	2c04 <__aeabi_dmul>
    284c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    284e:	a108      	add	r1, pc, #32	; (adr r1, 2870 <scalbn+0xe8>)
    2850:	e9d1 0100 	ldrd	r0, r1, [r1]
    2854:	f000 f816 	bl	2884 <copysign>
    2858:	a305      	add	r3, pc, #20	; (adr r3, 2870 <scalbn+0xe8>)
    285a:	e9d3 2300 	ldrd	r2, r3, [r3]
    285e:	f000 f9d1 	bl	2c04 <__aeabi_dmul>
    2862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2864:	f3af 8000 	nop.w
    2868:	c2f8f359 	.word	0xc2f8f359
    286c:	01a56e1f 	.word	0x01a56e1f
    2870:	8800759c 	.word	0x8800759c
    2874:	7e37e43c 	.word	0x7e37e43c
    2878:	43500000 	.word	0x43500000
    287c:	ffff3cb0 	.word	0xffff3cb0
    2880:	3c900000 	.word	0x3c900000

00002884 <copysign>:
    2884:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
    2888:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
    288c:	ea42 0103 	orr.w	r1, r2, r3
    2890:	4770      	bx	lr
    2892:	bf00      	nop

00002894 <__aeabi_drsub>:
    2894:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    2898:	e002      	b.n	28a0 <__adddf3>
    289a:	bf00      	nop

0000289c <__aeabi_dsub>:
    289c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000028a0 <__adddf3>:
    28a0:	b530      	push	{r4, r5, lr}
    28a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
    28a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
    28aa:	ea94 0f05 	teq	r4, r5
    28ae:	bf08      	it	eq
    28b0:	ea90 0f02 	teqeq	r0, r2
    28b4:	bf1f      	itttt	ne
    28b6:	ea54 0c00 	orrsne.w	ip, r4, r0
    28ba:	ea55 0c02 	orrsne.w	ip, r5, r2
    28be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    28c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    28c6:	f000 80e2 	beq.w	2a8e <__adddf3+0x1ee>
    28ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
    28ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    28d2:	bfb8      	it	lt
    28d4:	426d      	neglt	r5, r5
    28d6:	dd0c      	ble.n	28f2 <__adddf3+0x52>
    28d8:	442c      	add	r4, r5
    28da:	ea80 0202 	eor.w	r2, r0, r2
    28de:	ea81 0303 	eor.w	r3, r1, r3
    28e2:	ea82 0000 	eor.w	r0, r2, r0
    28e6:	ea83 0101 	eor.w	r1, r3, r1
    28ea:	ea80 0202 	eor.w	r2, r0, r2
    28ee:	ea81 0303 	eor.w	r3, r1, r3
    28f2:	2d36      	cmp	r5, #54	; 0x36
    28f4:	bf88      	it	hi
    28f6:	bd30      	pophi	{r4, r5, pc}
    28f8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    28fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
    2900:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    2904:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    2908:	d002      	beq.n	2910 <__adddf3+0x70>
    290a:	4240      	negs	r0, r0
    290c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    2910:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    2914:	ea4f 3303 	mov.w	r3, r3, lsl #12
    2918:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    291c:	d002      	beq.n	2924 <__adddf3+0x84>
    291e:	4252      	negs	r2, r2
    2920:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    2924:	ea94 0f05 	teq	r4, r5
    2928:	f000 80a7 	beq.w	2a7a <__adddf3+0x1da>
    292c:	f1a4 0401 	sub.w	r4, r4, #1
    2930:	f1d5 0e20 	rsbs	lr, r5, #32
    2934:	db0d      	blt.n	2952 <__adddf3+0xb2>
    2936:	fa02 fc0e 	lsl.w	ip, r2, lr
    293a:	fa22 f205 	lsr.w	r2, r2, r5
    293e:	1880      	adds	r0, r0, r2
    2940:	f141 0100 	adc.w	r1, r1, #0
    2944:	fa03 f20e 	lsl.w	r2, r3, lr
    2948:	1880      	adds	r0, r0, r2
    294a:	fa43 f305 	asr.w	r3, r3, r5
    294e:	4159      	adcs	r1, r3
    2950:	e00e      	b.n	2970 <__adddf3+0xd0>
    2952:	f1a5 0520 	sub.w	r5, r5, #32
    2956:	f10e 0e20 	add.w	lr, lr, #32
    295a:	2a01      	cmp	r2, #1
    295c:	fa03 fc0e 	lsl.w	ip, r3, lr
    2960:	bf28      	it	cs
    2962:	f04c 0c02 	orrcs.w	ip, ip, #2
    2966:	fa43 f305 	asr.w	r3, r3, r5
    296a:	18c0      	adds	r0, r0, r3
    296c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    2970:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    2974:	d507      	bpl.n	2986 <__adddf3+0xe6>
    2976:	f04f 0e00 	mov.w	lr, #0
    297a:	f1dc 0c00 	rsbs	ip, ip, #0
    297e:	eb7e 0000 	sbcs.w	r0, lr, r0
    2982:	eb6e 0101 	sbc.w	r1, lr, r1
    2986:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    298a:	d31b      	bcc.n	29c4 <__adddf3+0x124>
    298c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    2990:	d30c      	bcc.n	29ac <__adddf3+0x10c>
    2992:	0849      	lsrs	r1, r1, #1
    2994:	ea5f 0030 	movs.w	r0, r0, rrx
    2998:	ea4f 0c3c 	mov.w	ip, ip, rrx
    299c:	f104 0401 	add.w	r4, r4, #1
    29a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
    29a4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    29a8:	f080 809a 	bcs.w	2ae0 <__adddf3+0x240>
    29ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    29b0:	bf08      	it	eq
    29b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    29b6:	f150 0000 	adcs.w	r0, r0, #0
    29ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    29be:	ea41 0105 	orr.w	r1, r1, r5
    29c2:	bd30      	pop	{r4, r5, pc}
    29c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    29c8:	4140      	adcs	r0, r0
    29ca:	eb41 0101 	adc.w	r1, r1, r1
    29ce:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    29d2:	f1a4 0401 	sub.w	r4, r4, #1
    29d6:	d1e9      	bne.n	29ac <__adddf3+0x10c>
    29d8:	f091 0f00 	teq	r1, #0
    29dc:	bf04      	itt	eq
    29de:	4601      	moveq	r1, r0
    29e0:	2000      	moveq	r0, #0
    29e2:	fab1 f381 	clz	r3, r1
    29e6:	bf08      	it	eq
    29e8:	3320      	addeq	r3, #32
    29ea:	f1a3 030b 	sub.w	r3, r3, #11
    29ee:	f1b3 0220 	subs.w	r2, r3, #32
    29f2:	da0c      	bge.n	2a0e <__adddf3+0x16e>
    29f4:	320c      	adds	r2, #12
    29f6:	dd08      	ble.n	2a0a <__adddf3+0x16a>
    29f8:	f102 0c14 	add.w	ip, r2, #20
    29fc:	f1c2 020c 	rsb	r2, r2, #12
    2a00:	fa01 f00c 	lsl.w	r0, r1, ip
    2a04:	fa21 f102 	lsr.w	r1, r1, r2
    2a08:	e00c      	b.n	2a24 <__adddf3+0x184>
    2a0a:	f102 0214 	add.w	r2, r2, #20
    2a0e:	bfd8      	it	le
    2a10:	f1c2 0c20 	rsble	ip, r2, #32
    2a14:	fa01 f102 	lsl.w	r1, r1, r2
    2a18:	fa20 fc0c 	lsr.w	ip, r0, ip
    2a1c:	bfdc      	itt	le
    2a1e:	ea41 010c 	orrle.w	r1, r1, ip
    2a22:	4090      	lslle	r0, r2
    2a24:	1ae4      	subs	r4, r4, r3
    2a26:	bfa2      	ittt	ge
    2a28:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    2a2c:	4329      	orrge	r1, r5
    2a2e:	bd30      	popge	{r4, r5, pc}
    2a30:	ea6f 0404 	mvn.w	r4, r4
    2a34:	3c1f      	subs	r4, #31
    2a36:	da1c      	bge.n	2a72 <__adddf3+0x1d2>
    2a38:	340c      	adds	r4, #12
    2a3a:	dc0e      	bgt.n	2a5a <__adddf3+0x1ba>
    2a3c:	f104 0414 	add.w	r4, r4, #20
    2a40:	f1c4 0220 	rsb	r2, r4, #32
    2a44:	fa20 f004 	lsr.w	r0, r0, r4
    2a48:	fa01 f302 	lsl.w	r3, r1, r2
    2a4c:	ea40 0003 	orr.w	r0, r0, r3
    2a50:	fa21 f304 	lsr.w	r3, r1, r4
    2a54:	ea45 0103 	orr.w	r1, r5, r3
    2a58:	bd30      	pop	{r4, r5, pc}
    2a5a:	f1c4 040c 	rsb	r4, r4, #12
    2a5e:	f1c4 0220 	rsb	r2, r4, #32
    2a62:	fa20 f002 	lsr.w	r0, r0, r2
    2a66:	fa01 f304 	lsl.w	r3, r1, r4
    2a6a:	ea40 0003 	orr.w	r0, r0, r3
    2a6e:	4629      	mov	r1, r5
    2a70:	bd30      	pop	{r4, r5, pc}
    2a72:	fa21 f004 	lsr.w	r0, r1, r4
    2a76:	4629      	mov	r1, r5
    2a78:	bd30      	pop	{r4, r5, pc}
    2a7a:	f094 0f00 	teq	r4, #0
    2a7e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    2a82:	bf06      	itte	eq
    2a84:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    2a88:	3401      	addeq	r4, #1
    2a8a:	3d01      	subne	r5, #1
    2a8c:	e74e      	b.n	292c <__adddf3+0x8c>
    2a8e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    2a92:	bf18      	it	ne
    2a94:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    2a98:	d029      	beq.n	2aee <__adddf3+0x24e>
    2a9a:	ea94 0f05 	teq	r4, r5
    2a9e:	bf08      	it	eq
    2aa0:	ea90 0f02 	teqeq	r0, r2
    2aa4:	d005      	beq.n	2ab2 <__adddf3+0x212>
    2aa6:	ea54 0c00 	orrs.w	ip, r4, r0
    2aaa:	bf04      	itt	eq
    2aac:	4619      	moveq	r1, r3
    2aae:	4610      	moveq	r0, r2
    2ab0:	bd30      	pop	{r4, r5, pc}
    2ab2:	ea91 0f03 	teq	r1, r3
    2ab6:	bf1e      	ittt	ne
    2ab8:	2100      	movne	r1, #0
    2aba:	2000      	movne	r0, #0
    2abc:	bd30      	popne	{r4, r5, pc}
    2abe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    2ac2:	d105      	bne.n	2ad0 <__adddf3+0x230>
    2ac4:	0040      	lsls	r0, r0, #1
    2ac6:	4149      	adcs	r1, r1
    2ac8:	bf28      	it	cs
    2aca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    2ace:	bd30      	pop	{r4, r5, pc}
    2ad0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    2ad4:	bf3c      	itt	cc
    2ad6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    2ada:	bd30      	popcc	{r4, r5, pc}
    2adc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    2ae0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    2ae4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    2ae8:	f04f 0000 	mov.w	r0, #0
    2aec:	bd30      	pop	{r4, r5, pc}
    2aee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    2af2:	bf1a      	itte	ne
    2af4:	4619      	movne	r1, r3
    2af6:	4610      	movne	r0, r2
    2af8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    2afc:	bf1c      	itt	ne
    2afe:	460b      	movne	r3, r1
    2b00:	4602      	movne	r2, r0
    2b02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    2b06:	bf06      	itte	eq
    2b08:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    2b0c:	ea91 0f03 	teqeq	r1, r3
    2b10:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    2b14:	bd30      	pop	{r4, r5, pc}
    2b16:	bf00      	nop

00002b18 <__aeabi_ui2d>:
    2b18:	f090 0f00 	teq	r0, #0
    2b1c:	bf04      	itt	eq
    2b1e:	2100      	moveq	r1, #0
    2b20:	4770      	bxeq	lr
    2b22:	b530      	push	{r4, r5, lr}
    2b24:	f44f 6480 	mov.w	r4, #1024	; 0x400
    2b28:	f104 0432 	add.w	r4, r4, #50	; 0x32
    2b2c:	f04f 0500 	mov.w	r5, #0
    2b30:	f04f 0100 	mov.w	r1, #0
    2b34:	e750      	b.n	29d8 <__adddf3+0x138>
    2b36:	bf00      	nop

00002b38 <__aeabi_i2d>:
    2b38:	f090 0f00 	teq	r0, #0
    2b3c:	bf04      	itt	eq
    2b3e:	2100      	moveq	r1, #0
    2b40:	4770      	bxeq	lr
    2b42:	b530      	push	{r4, r5, lr}
    2b44:	f44f 6480 	mov.w	r4, #1024	; 0x400
    2b48:	f104 0432 	add.w	r4, r4, #50	; 0x32
    2b4c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    2b50:	bf48      	it	mi
    2b52:	4240      	negmi	r0, r0
    2b54:	f04f 0100 	mov.w	r1, #0
    2b58:	e73e      	b.n	29d8 <__adddf3+0x138>
    2b5a:	bf00      	nop

00002b5c <__aeabi_f2d>:
    2b5c:	0042      	lsls	r2, r0, #1
    2b5e:	ea4f 01e2 	mov.w	r1, r2, asr #3
    2b62:	ea4f 0131 	mov.w	r1, r1, rrx
    2b66:	ea4f 7002 	mov.w	r0, r2, lsl #28
    2b6a:	bf1f      	itttt	ne
    2b6c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    2b70:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    2b74:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    2b78:	4770      	bxne	lr
    2b7a:	f092 0f00 	teq	r2, #0
    2b7e:	bf14      	ite	ne
    2b80:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    2b84:	4770      	bxeq	lr
    2b86:	b530      	push	{r4, r5, lr}
    2b88:	f44f 7460 	mov.w	r4, #896	; 0x380
    2b8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    2b90:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    2b94:	e720      	b.n	29d8 <__adddf3+0x138>
    2b96:	bf00      	nop

00002b98 <__aeabi_ul2d>:
    2b98:	ea50 0201 	orrs.w	r2, r0, r1
    2b9c:	bf08      	it	eq
    2b9e:	4770      	bxeq	lr
    2ba0:	b530      	push	{r4, r5, lr}
    2ba2:	f04f 0500 	mov.w	r5, #0
    2ba6:	e00a      	b.n	2bbe <__aeabi_l2d+0x16>

00002ba8 <__aeabi_l2d>:
    2ba8:	ea50 0201 	orrs.w	r2, r0, r1
    2bac:	bf08      	it	eq
    2bae:	4770      	bxeq	lr
    2bb0:	b530      	push	{r4, r5, lr}
    2bb2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    2bb6:	d502      	bpl.n	2bbe <__aeabi_l2d+0x16>
    2bb8:	4240      	negs	r0, r0
    2bba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    2bbe:	f44f 6480 	mov.w	r4, #1024	; 0x400
    2bc2:	f104 0432 	add.w	r4, r4, #50	; 0x32
    2bc6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    2bca:	f43f aedc 	beq.w	2986 <__adddf3+0xe6>
    2bce:	f04f 0203 	mov.w	r2, #3
    2bd2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    2bd6:	bf18      	it	ne
    2bd8:	3203      	addne	r2, #3
    2bda:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    2bde:	bf18      	it	ne
    2be0:	3203      	addne	r2, #3
    2be2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    2be6:	f1c2 0320 	rsb	r3, r2, #32
    2bea:	fa00 fc03 	lsl.w	ip, r0, r3
    2bee:	fa20 f002 	lsr.w	r0, r0, r2
    2bf2:	fa01 fe03 	lsl.w	lr, r1, r3
    2bf6:	ea40 000e 	orr.w	r0, r0, lr
    2bfa:	fa21 f102 	lsr.w	r1, r1, r2
    2bfe:	4414      	add	r4, r2
    2c00:	e6c1      	b.n	2986 <__adddf3+0xe6>
    2c02:	bf00      	nop

00002c04 <__aeabi_dmul>:
    2c04:	b570      	push	{r4, r5, r6, lr}
    2c06:	f04f 0cff 	mov.w	ip, #255	; 0xff
    2c0a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    2c0e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    2c12:	bf1d      	ittte	ne
    2c14:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    2c18:	ea94 0f0c 	teqne	r4, ip
    2c1c:	ea95 0f0c 	teqne	r5, ip
    2c20:	f000 f8de 	bleq	2de0 <__aeabi_dmul+0x1dc>
    2c24:	442c      	add	r4, r5
    2c26:	ea81 0603 	eor.w	r6, r1, r3
    2c2a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    2c2e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    2c32:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    2c36:	bf18      	it	ne
    2c38:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    2c3c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    2c40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    2c44:	d038      	beq.n	2cb8 <__aeabi_dmul+0xb4>
    2c46:	fba0 ce02 	umull	ip, lr, r0, r2
    2c4a:	f04f 0500 	mov.w	r5, #0
    2c4e:	fbe1 e502 	umlal	lr, r5, r1, r2
    2c52:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    2c56:	fbe0 e503 	umlal	lr, r5, r0, r3
    2c5a:	f04f 0600 	mov.w	r6, #0
    2c5e:	fbe1 5603 	umlal	r5, r6, r1, r3
    2c62:	f09c 0f00 	teq	ip, #0
    2c66:	bf18      	it	ne
    2c68:	f04e 0e01 	orrne.w	lr, lr, #1
    2c6c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    2c70:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    2c74:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    2c78:	d204      	bcs.n	2c84 <__aeabi_dmul+0x80>
    2c7a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    2c7e:	416d      	adcs	r5, r5
    2c80:	eb46 0606 	adc.w	r6, r6, r6
    2c84:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    2c88:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    2c8c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    2c90:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    2c94:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    2c98:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    2c9c:	bf88      	it	hi
    2c9e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    2ca2:	d81e      	bhi.n	2ce2 <__aeabi_dmul+0xde>
    2ca4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    2ca8:	bf08      	it	eq
    2caa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    2cae:	f150 0000 	adcs.w	r0, r0, #0
    2cb2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    2cb6:	bd70      	pop	{r4, r5, r6, pc}
    2cb8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    2cbc:	ea46 0101 	orr.w	r1, r6, r1
    2cc0:	ea40 0002 	orr.w	r0, r0, r2
    2cc4:	ea81 0103 	eor.w	r1, r1, r3
    2cc8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    2ccc:	bfc2      	ittt	gt
    2cce:	ebd4 050c 	rsbsgt	r5, r4, ip
    2cd2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    2cd6:	bd70      	popgt	{r4, r5, r6, pc}
    2cd8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    2cdc:	f04f 0e00 	mov.w	lr, #0
    2ce0:	3c01      	subs	r4, #1
    2ce2:	f300 80ab 	bgt.w	2e3c <__aeabi_dmul+0x238>
    2ce6:	f114 0f36 	cmn.w	r4, #54	; 0x36
    2cea:	bfde      	ittt	le
    2cec:	2000      	movle	r0, #0
    2cee:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    2cf2:	bd70      	pople	{r4, r5, r6, pc}
    2cf4:	f1c4 0400 	rsb	r4, r4, #0
    2cf8:	3c20      	subs	r4, #32
    2cfa:	da35      	bge.n	2d68 <__aeabi_dmul+0x164>
    2cfc:	340c      	adds	r4, #12
    2cfe:	dc1b      	bgt.n	2d38 <__aeabi_dmul+0x134>
    2d00:	f104 0414 	add.w	r4, r4, #20
    2d04:	f1c4 0520 	rsb	r5, r4, #32
    2d08:	fa00 f305 	lsl.w	r3, r0, r5
    2d0c:	fa20 f004 	lsr.w	r0, r0, r4
    2d10:	fa01 f205 	lsl.w	r2, r1, r5
    2d14:	ea40 0002 	orr.w	r0, r0, r2
    2d18:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    2d1c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    2d20:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    2d24:	fa21 f604 	lsr.w	r6, r1, r4
    2d28:	eb42 0106 	adc.w	r1, r2, r6
    2d2c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    2d30:	bf08      	it	eq
    2d32:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    2d36:	bd70      	pop	{r4, r5, r6, pc}
    2d38:	f1c4 040c 	rsb	r4, r4, #12
    2d3c:	f1c4 0520 	rsb	r5, r4, #32
    2d40:	fa00 f304 	lsl.w	r3, r0, r4
    2d44:	fa20 f005 	lsr.w	r0, r0, r5
    2d48:	fa01 f204 	lsl.w	r2, r1, r4
    2d4c:	ea40 0002 	orr.w	r0, r0, r2
    2d50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    2d54:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    2d58:	f141 0100 	adc.w	r1, r1, #0
    2d5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    2d60:	bf08      	it	eq
    2d62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    2d66:	bd70      	pop	{r4, r5, r6, pc}
    2d68:	f1c4 0520 	rsb	r5, r4, #32
    2d6c:	fa00 f205 	lsl.w	r2, r0, r5
    2d70:	ea4e 0e02 	orr.w	lr, lr, r2
    2d74:	fa20 f304 	lsr.w	r3, r0, r4
    2d78:	fa01 f205 	lsl.w	r2, r1, r5
    2d7c:	ea43 0302 	orr.w	r3, r3, r2
    2d80:	fa21 f004 	lsr.w	r0, r1, r4
    2d84:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    2d88:	fa21 f204 	lsr.w	r2, r1, r4
    2d8c:	ea20 0002 	bic.w	r0, r0, r2
    2d90:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    2d94:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    2d98:	bf08      	it	eq
    2d9a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    2d9e:	bd70      	pop	{r4, r5, r6, pc}
    2da0:	f094 0f00 	teq	r4, #0
    2da4:	d10f      	bne.n	2dc6 <__aeabi_dmul+0x1c2>
    2da6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    2daa:	0040      	lsls	r0, r0, #1
    2dac:	eb41 0101 	adc.w	r1, r1, r1
    2db0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    2db4:	bf08      	it	eq
    2db6:	3c01      	subeq	r4, #1
    2db8:	d0f7      	beq.n	2daa <__aeabi_dmul+0x1a6>
    2dba:	ea41 0106 	orr.w	r1, r1, r6
    2dbe:	f095 0f00 	teq	r5, #0
    2dc2:	bf18      	it	ne
    2dc4:	4770      	bxne	lr
    2dc6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    2dca:	0052      	lsls	r2, r2, #1
    2dcc:	eb43 0303 	adc.w	r3, r3, r3
    2dd0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    2dd4:	bf08      	it	eq
    2dd6:	3d01      	subeq	r5, #1
    2dd8:	d0f7      	beq.n	2dca <__aeabi_dmul+0x1c6>
    2dda:	ea43 0306 	orr.w	r3, r3, r6
    2dde:	4770      	bx	lr
    2de0:	ea94 0f0c 	teq	r4, ip
    2de4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    2de8:	bf18      	it	ne
    2dea:	ea95 0f0c 	teqne	r5, ip
    2dee:	d00c      	beq.n	2e0a <__aeabi_dmul+0x206>
    2df0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    2df4:	bf18      	it	ne
    2df6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    2dfa:	d1d1      	bne.n	2da0 <__aeabi_dmul+0x19c>
    2dfc:	ea81 0103 	eor.w	r1, r1, r3
    2e00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    2e04:	f04f 0000 	mov.w	r0, #0
    2e08:	bd70      	pop	{r4, r5, r6, pc}
    2e0a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    2e0e:	bf06      	itte	eq
    2e10:	4610      	moveq	r0, r2
    2e12:	4619      	moveq	r1, r3
    2e14:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    2e18:	d019      	beq.n	2e4e <__aeabi_dmul+0x24a>
    2e1a:	ea94 0f0c 	teq	r4, ip
    2e1e:	d102      	bne.n	2e26 <__aeabi_dmul+0x222>
    2e20:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    2e24:	d113      	bne.n	2e4e <__aeabi_dmul+0x24a>
    2e26:	ea95 0f0c 	teq	r5, ip
    2e2a:	d105      	bne.n	2e38 <__aeabi_dmul+0x234>
    2e2c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    2e30:	bf1c      	itt	ne
    2e32:	4610      	movne	r0, r2
    2e34:	4619      	movne	r1, r3
    2e36:	d10a      	bne.n	2e4e <__aeabi_dmul+0x24a>
    2e38:	ea81 0103 	eor.w	r1, r1, r3
    2e3c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    2e40:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    2e44:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    2e48:	f04f 0000 	mov.w	r0, #0
    2e4c:	bd70      	pop	{r4, r5, r6, pc}
    2e4e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    2e52:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    2e56:	bd70      	pop	{r4, r5, r6, pc}

00002e58 <__aeabi_ddiv>:
    2e58:	b570      	push	{r4, r5, r6, lr}
    2e5a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    2e5e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    2e62:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    2e66:	bf1d      	ittte	ne
    2e68:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    2e6c:	ea94 0f0c 	teqne	r4, ip
    2e70:	ea95 0f0c 	teqne	r5, ip
    2e74:	f000 f8a7 	bleq	2fc6 <__aeabi_ddiv+0x16e>
    2e78:	eba4 0405 	sub.w	r4, r4, r5
    2e7c:	ea81 0e03 	eor.w	lr, r1, r3
    2e80:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    2e84:	ea4f 3101 	mov.w	r1, r1, lsl #12
    2e88:	f000 8088 	beq.w	2f9c <__aeabi_ddiv+0x144>
    2e8c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    2e90:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    2e94:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    2e98:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    2e9c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    2ea0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    2ea4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    2ea8:	ea4f 2600 	mov.w	r6, r0, lsl #8
    2eac:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    2eb0:	429d      	cmp	r5, r3
    2eb2:	bf08      	it	eq
    2eb4:	4296      	cmpeq	r6, r2
    2eb6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    2eba:	f504 7440 	add.w	r4, r4, #768	; 0x300
    2ebe:	d202      	bcs.n	2ec6 <__aeabi_ddiv+0x6e>
    2ec0:	085b      	lsrs	r3, r3, #1
    2ec2:	ea4f 0232 	mov.w	r2, r2, rrx
    2ec6:	1ab6      	subs	r6, r6, r2
    2ec8:	eb65 0503 	sbc.w	r5, r5, r3
    2ecc:	085b      	lsrs	r3, r3, #1
    2ece:	ea4f 0232 	mov.w	r2, r2, rrx
    2ed2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    2ed6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    2eda:	ebb6 0e02 	subs.w	lr, r6, r2
    2ede:	eb75 0e03 	sbcs.w	lr, r5, r3
    2ee2:	bf22      	ittt	cs
    2ee4:	1ab6      	subcs	r6, r6, r2
    2ee6:	4675      	movcs	r5, lr
    2ee8:	ea40 000c 	orrcs.w	r0, r0, ip
    2eec:	085b      	lsrs	r3, r3, #1
    2eee:	ea4f 0232 	mov.w	r2, r2, rrx
    2ef2:	ebb6 0e02 	subs.w	lr, r6, r2
    2ef6:	eb75 0e03 	sbcs.w	lr, r5, r3
    2efa:	bf22      	ittt	cs
    2efc:	1ab6      	subcs	r6, r6, r2
    2efe:	4675      	movcs	r5, lr
    2f00:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    2f04:	085b      	lsrs	r3, r3, #1
    2f06:	ea4f 0232 	mov.w	r2, r2, rrx
    2f0a:	ebb6 0e02 	subs.w	lr, r6, r2
    2f0e:	eb75 0e03 	sbcs.w	lr, r5, r3
    2f12:	bf22      	ittt	cs
    2f14:	1ab6      	subcs	r6, r6, r2
    2f16:	4675      	movcs	r5, lr
    2f18:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    2f1c:	085b      	lsrs	r3, r3, #1
    2f1e:	ea4f 0232 	mov.w	r2, r2, rrx
    2f22:	ebb6 0e02 	subs.w	lr, r6, r2
    2f26:	eb75 0e03 	sbcs.w	lr, r5, r3
    2f2a:	bf22      	ittt	cs
    2f2c:	1ab6      	subcs	r6, r6, r2
    2f2e:	4675      	movcs	r5, lr
    2f30:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    2f34:	ea55 0e06 	orrs.w	lr, r5, r6
    2f38:	d018      	beq.n	2f6c <__aeabi_ddiv+0x114>
    2f3a:	ea4f 1505 	mov.w	r5, r5, lsl #4
    2f3e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    2f42:	ea4f 1606 	mov.w	r6, r6, lsl #4
    2f46:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2f4a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    2f4e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2f52:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    2f56:	d1c0      	bne.n	2eda <__aeabi_ddiv+0x82>
    2f58:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    2f5c:	d10b      	bne.n	2f76 <__aeabi_ddiv+0x11e>
    2f5e:	ea41 0100 	orr.w	r1, r1, r0
    2f62:	f04f 0000 	mov.w	r0, #0
    2f66:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    2f6a:	e7b6      	b.n	2eda <__aeabi_ddiv+0x82>
    2f6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    2f70:	bf04      	itt	eq
    2f72:	4301      	orreq	r1, r0
    2f74:	2000      	moveq	r0, #0
    2f76:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    2f7a:	bf88      	it	hi
    2f7c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    2f80:	f63f aeaf 	bhi.w	2ce2 <__aeabi_dmul+0xde>
    2f84:	ebb5 0c03 	subs.w	ip, r5, r3
    2f88:	bf04      	itt	eq
    2f8a:	ebb6 0c02 	subseq.w	ip, r6, r2
    2f8e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    2f92:	f150 0000 	adcs.w	r0, r0, #0
    2f96:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    2f9a:	bd70      	pop	{r4, r5, r6, pc}
    2f9c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    2fa0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    2fa4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    2fa8:	bfc2      	ittt	gt
    2faa:	ebd4 050c 	rsbsgt	r5, r4, ip
    2fae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    2fb2:	bd70      	popgt	{r4, r5, r6, pc}
    2fb4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    2fb8:	f04f 0e00 	mov.w	lr, #0
    2fbc:	3c01      	subs	r4, #1
    2fbe:	e690      	b.n	2ce2 <__aeabi_dmul+0xde>
    2fc0:	ea45 0e06 	orr.w	lr, r5, r6
    2fc4:	e68d      	b.n	2ce2 <__aeabi_dmul+0xde>
    2fc6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    2fca:	ea94 0f0c 	teq	r4, ip
    2fce:	bf08      	it	eq
    2fd0:	ea95 0f0c 	teqeq	r5, ip
    2fd4:	f43f af3b 	beq.w	2e4e <__aeabi_dmul+0x24a>
    2fd8:	ea94 0f0c 	teq	r4, ip
    2fdc:	d10a      	bne.n	2ff4 <__aeabi_ddiv+0x19c>
    2fde:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    2fe2:	f47f af34 	bne.w	2e4e <__aeabi_dmul+0x24a>
    2fe6:	ea95 0f0c 	teq	r5, ip
    2fea:	f47f af25 	bne.w	2e38 <__aeabi_dmul+0x234>
    2fee:	4610      	mov	r0, r2
    2ff0:	4619      	mov	r1, r3
    2ff2:	e72c      	b.n	2e4e <__aeabi_dmul+0x24a>
    2ff4:	ea95 0f0c 	teq	r5, ip
    2ff8:	d106      	bne.n	3008 <__aeabi_ddiv+0x1b0>
    2ffa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    2ffe:	f43f aefd 	beq.w	2dfc <__aeabi_dmul+0x1f8>
    3002:	4610      	mov	r0, r2
    3004:	4619      	mov	r1, r3
    3006:	e722      	b.n	2e4e <__aeabi_dmul+0x24a>
    3008:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    300c:	bf18      	it	ne
    300e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    3012:	f47f aec5 	bne.w	2da0 <__aeabi_dmul+0x19c>
    3016:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    301a:	f47f af0d 	bne.w	2e38 <__aeabi_dmul+0x234>
    301e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    3022:	f47f aeeb 	bne.w	2dfc <__aeabi_dmul+0x1f8>
    3026:	e712      	b.n	2e4e <__aeabi_dmul+0x24a>

00003028 <__gedf2>:
    3028:	f04f 3cff 	mov.w	ip, #4294967295
    302c:	e006      	b.n	303c <__cmpdf2+0x4>
    302e:	bf00      	nop

00003030 <__ledf2>:
    3030:	f04f 0c01 	mov.w	ip, #1
    3034:	e002      	b.n	303c <__cmpdf2+0x4>
    3036:	bf00      	nop

00003038 <__cmpdf2>:
    3038:	f04f 0c01 	mov.w	ip, #1
    303c:	f84d cd04 	str.w	ip, [sp, #-4]!
    3040:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    3044:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    3048:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    304c:	bf18      	it	ne
    304e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    3052:	d01b      	beq.n	308c <__cmpdf2+0x54>
    3054:	b001      	add	sp, #4
    3056:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    305a:	bf0c      	ite	eq
    305c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    3060:	ea91 0f03 	teqne	r1, r3
    3064:	bf02      	ittt	eq
    3066:	ea90 0f02 	teqeq	r0, r2
    306a:	2000      	moveq	r0, #0
    306c:	4770      	bxeq	lr
    306e:	f110 0f00 	cmn.w	r0, #0
    3072:	ea91 0f03 	teq	r1, r3
    3076:	bf58      	it	pl
    3078:	4299      	cmppl	r1, r3
    307a:	bf08      	it	eq
    307c:	4290      	cmpeq	r0, r2
    307e:	bf2c      	ite	cs
    3080:	17d8      	asrcs	r0, r3, #31
    3082:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    3086:	f040 0001 	orr.w	r0, r0, #1
    308a:	4770      	bx	lr
    308c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    3090:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    3094:	d102      	bne.n	309c <__cmpdf2+0x64>
    3096:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    309a:	d107      	bne.n	30ac <__cmpdf2+0x74>
    309c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    30a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    30a4:	d1d6      	bne.n	3054 <__cmpdf2+0x1c>
    30a6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    30aa:	d0d3      	beq.n	3054 <__cmpdf2+0x1c>
    30ac:	f85d 0b04 	ldr.w	r0, [sp], #4
    30b0:	4770      	bx	lr
    30b2:	bf00      	nop

000030b4 <__aeabi_cdrcmple>:
    30b4:	4684      	mov	ip, r0
    30b6:	4610      	mov	r0, r2
    30b8:	4662      	mov	r2, ip
    30ba:	468c      	mov	ip, r1
    30bc:	4619      	mov	r1, r3
    30be:	4663      	mov	r3, ip
    30c0:	e000      	b.n	30c4 <__aeabi_cdcmpeq>
    30c2:	bf00      	nop

000030c4 <__aeabi_cdcmpeq>:
    30c4:	b501      	push	{r0, lr}
    30c6:	f7ff ffb7 	bl	3038 <__cmpdf2>
    30ca:	2800      	cmp	r0, #0
    30cc:	bf48      	it	mi
    30ce:	f110 0f00 	cmnmi.w	r0, #0
    30d2:	bd01      	pop	{r0, pc}

000030d4 <__aeabi_dcmpeq>:
    30d4:	f84d ed08 	str.w	lr, [sp, #-8]!
    30d8:	f7ff fff4 	bl	30c4 <__aeabi_cdcmpeq>
    30dc:	bf0c      	ite	eq
    30de:	2001      	moveq	r0, #1
    30e0:	2000      	movne	r0, #0
    30e2:	f85d fb08 	ldr.w	pc, [sp], #8
    30e6:	bf00      	nop

000030e8 <__aeabi_dcmplt>:
    30e8:	f84d ed08 	str.w	lr, [sp, #-8]!
    30ec:	f7ff ffea 	bl	30c4 <__aeabi_cdcmpeq>
    30f0:	bf34      	ite	cc
    30f2:	2001      	movcc	r0, #1
    30f4:	2000      	movcs	r0, #0
    30f6:	f85d fb08 	ldr.w	pc, [sp], #8
    30fa:	bf00      	nop

000030fc <__aeabi_dcmple>:
    30fc:	f84d ed08 	str.w	lr, [sp, #-8]!
    3100:	f7ff ffe0 	bl	30c4 <__aeabi_cdcmpeq>
    3104:	bf94      	ite	ls
    3106:	2001      	movls	r0, #1
    3108:	2000      	movhi	r0, #0
    310a:	f85d fb08 	ldr.w	pc, [sp], #8
    310e:	bf00      	nop

00003110 <__aeabi_dcmpge>:
    3110:	f84d ed08 	str.w	lr, [sp, #-8]!
    3114:	f7ff ffce 	bl	30b4 <__aeabi_cdrcmple>
    3118:	bf94      	ite	ls
    311a:	2001      	movls	r0, #1
    311c:	2000      	movhi	r0, #0
    311e:	f85d fb08 	ldr.w	pc, [sp], #8
    3122:	bf00      	nop

00003124 <__aeabi_dcmpgt>:
    3124:	f84d ed08 	str.w	lr, [sp, #-8]!
    3128:	f7ff ffc4 	bl	30b4 <__aeabi_cdrcmple>
    312c:	bf34      	ite	cc
    312e:	2001      	movcc	r0, #1
    3130:	2000      	movcs	r0, #0
    3132:	f85d fb08 	ldr.w	pc, [sp], #8
    3136:	bf00      	nop

00003138 <__aeabi_dcmpun>:
    3138:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    313c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    3140:	d102      	bne.n	3148 <__aeabi_dcmpun+0x10>
    3142:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    3146:	d10a      	bne.n	315e <__aeabi_dcmpun+0x26>
    3148:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    314c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    3150:	d102      	bne.n	3158 <__aeabi_dcmpun+0x20>
    3152:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    3156:	d102      	bne.n	315e <__aeabi_dcmpun+0x26>
    3158:	f04f 0000 	mov.w	r0, #0
    315c:	4770      	bx	lr
    315e:	f04f 0001 	mov.w	r0, #1
    3162:	4770      	bx	lr

00003164 <__aeabi_d2f>:
    3164:	ea4f 0241 	mov.w	r2, r1, lsl #1
    3168:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    316c:	bf24      	itt	cs
    316e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    3172:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    3176:	d90d      	bls.n	3194 <__aeabi_d2f+0x30>
    3178:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    317c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    3180:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    3184:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    3188:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    318c:	bf08      	it	eq
    318e:	f020 0001 	biceq.w	r0, r0, #1
    3192:	4770      	bx	lr
    3194:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    3198:	d121      	bne.n	31de <__aeabi_d2f+0x7a>
    319a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    319e:	bfbc      	itt	lt
    31a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    31a4:	4770      	bxlt	lr
    31a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    31aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
    31ae:	f1c2 0218 	rsb	r2, r2, #24
    31b2:	f1c2 0c20 	rsb	ip, r2, #32
    31b6:	fa10 f30c 	lsls.w	r3, r0, ip
    31ba:	fa20 f002 	lsr.w	r0, r0, r2
    31be:	bf18      	it	ne
    31c0:	f040 0001 	orrne.w	r0, r0, #1
    31c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    31c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    31cc:	fa03 fc0c 	lsl.w	ip, r3, ip
    31d0:	ea40 000c 	orr.w	r0, r0, ip
    31d4:	fa23 f302 	lsr.w	r3, r3, r2
    31d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    31dc:	e7cc      	b.n	3178 <__aeabi_d2f+0x14>
    31de:	ea7f 5362 	mvns.w	r3, r2, asr #21
    31e2:	d107      	bne.n	31f4 <__aeabi_d2f+0x90>
    31e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    31e8:	bf1e      	ittt	ne
    31ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    31ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    31f2:	4770      	bxne	lr
    31f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    31f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    31fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    3200:	4770      	bx	lr
    3202:	bf00      	nop

00003204 <__aeabi_f2iz>:
    3204:	ea4f 0240 	mov.w	r2, r0, lsl #1
    3208:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    320c:	d30f      	bcc.n	322e <__aeabi_f2iz+0x2a>
    320e:	f04f 039e 	mov.w	r3, #158	; 0x9e
    3212:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    3216:	d90d      	bls.n	3234 <__aeabi_f2iz+0x30>
    3218:	ea4f 2300 	mov.w	r3, r0, lsl #8
    321c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    3220:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    3224:	fa23 f002 	lsr.w	r0, r3, r2
    3228:	bf18      	it	ne
    322a:	4240      	negne	r0, r0
    322c:	4770      	bx	lr
    322e:	f04f 0000 	mov.w	r0, #0
    3232:	4770      	bx	lr
    3234:	f112 0f61 	cmn.w	r2, #97	; 0x61
    3238:	d101      	bne.n	323e <__aeabi_f2iz+0x3a>
    323a:	0242      	lsls	r2, r0, #9
    323c:	d105      	bne.n	324a <__aeabi_f2iz+0x46>
    323e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
    3242:	bf08      	it	eq
    3244:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    3248:	4770      	bx	lr
    324a:	f04f 0000 	mov.w	r0, #0
    324e:	4770      	bx	lr

00003250 <__errno>:
    3250:	4b01      	ldr	r3, [pc, #4]	; (3258 <__errno+0x8>)
    3252:	6818      	ldr	r0, [r3, #0]
    3254:	4770      	bx	lr
    3256:	bf00      	nop
    3258:	20000004 	.word	0x20000004

0000325c <__libc_init_array>:
    325c:	b570      	push	{r4, r5, r6, lr}
    325e:	4e0d      	ldr	r6, [pc, #52]	; (3294 <__libc_init_array+0x38>)
    3260:	4c0d      	ldr	r4, [pc, #52]	; (3298 <__libc_init_array+0x3c>)
    3262:	1ba4      	subs	r4, r4, r6
    3264:	10a4      	asrs	r4, r4, #2
    3266:	2500      	movs	r5, #0
    3268:	42a5      	cmp	r5, r4
    326a:	d109      	bne.n	3280 <__libc_init_array+0x24>
    326c:	4e0b      	ldr	r6, [pc, #44]	; (329c <__libc_init_array+0x40>)
    326e:	4c0c      	ldr	r4, [pc, #48]	; (32a0 <__libc_init_array+0x44>)
    3270:	f000 fd08 	bl	3c84 <_init>
    3274:	1ba4      	subs	r4, r4, r6
    3276:	10a4      	asrs	r4, r4, #2
    3278:	2500      	movs	r5, #0
    327a:	42a5      	cmp	r5, r4
    327c:	d105      	bne.n	328a <__libc_init_array+0x2e>
    327e:	bd70      	pop	{r4, r5, r6, pc}
    3280:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    3284:	4798      	blx	r3
    3286:	3501      	adds	r5, #1
    3288:	e7ee      	b.n	3268 <__libc_init_array+0xc>
    328a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    328e:	4798      	blx	r3
    3290:	3501      	adds	r5, #1
    3292:	e7f2      	b.n	327a <__libc_init_array+0x1e>
    3294:	00003c90 	.word	0x00003c90
    3298:	00003c90 	.word	0x00003c90
    329c:	00003c90 	.word	0x00003c90
    32a0:	00003c94 	.word	0x00003c94

000032a4 <memset>:
    32a4:	4402      	add	r2, r0
    32a6:	4603      	mov	r3, r0
    32a8:	4293      	cmp	r3, r2
    32aa:	d100      	bne.n	32ae <memset+0xa>
    32ac:	4770      	bx	lr
    32ae:	f803 1b01 	strb.w	r1, [r3], #1
    32b2:	e7f9      	b.n	32a8 <memset+0x4>

000032b4 <siprintf>:
    32b4:	b40e      	push	{r1, r2, r3}
    32b6:	b500      	push	{lr}
    32b8:	b09c      	sub	sp, #112	; 0x70
    32ba:	f44f 7102 	mov.w	r1, #520	; 0x208
    32be:	ab1d      	add	r3, sp, #116	; 0x74
    32c0:	f8ad 1014 	strh.w	r1, [sp, #20]
    32c4:	9002      	str	r0, [sp, #8]
    32c6:	9006      	str	r0, [sp, #24]
    32c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    32cc:	480a      	ldr	r0, [pc, #40]	; (32f8 <siprintf+0x44>)
    32ce:	9104      	str	r1, [sp, #16]
    32d0:	9107      	str	r1, [sp, #28]
    32d2:	f64f 71ff 	movw	r1, #65535	; 0xffff
    32d6:	f853 2b04 	ldr.w	r2, [r3], #4
    32da:	f8ad 1016 	strh.w	r1, [sp, #22]
    32de:	6800      	ldr	r0, [r0, #0]
    32e0:	9301      	str	r3, [sp, #4]
    32e2:	a902      	add	r1, sp, #8
    32e4:	f000 f86e 	bl	33c4 <_svfiprintf_r>
    32e8:	9b02      	ldr	r3, [sp, #8]
    32ea:	2200      	movs	r2, #0
    32ec:	701a      	strb	r2, [r3, #0]
    32ee:	b01c      	add	sp, #112	; 0x70
    32f0:	f85d eb04 	ldr.w	lr, [sp], #4
    32f4:	b003      	add	sp, #12
    32f6:	4770      	bx	lr
    32f8:	20000004 	.word	0x20000004

000032fc <strlen>:
    32fc:	4603      	mov	r3, r0
    32fe:	f813 2b01 	ldrb.w	r2, [r3], #1
    3302:	2a00      	cmp	r2, #0
    3304:	d1fb      	bne.n	32fe <strlen+0x2>
    3306:	1a18      	subs	r0, r3, r0
    3308:	3801      	subs	r0, #1
    330a:	4770      	bx	lr

0000330c <__ssputs_r>:
    330c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3310:	688e      	ldr	r6, [r1, #8]
    3312:	429e      	cmp	r6, r3
    3314:	4682      	mov	sl, r0
    3316:	460c      	mov	r4, r1
    3318:	4691      	mov	r9, r2
    331a:	4698      	mov	r8, r3
    331c:	d835      	bhi.n	338a <__ssputs_r+0x7e>
    331e:	898a      	ldrh	r2, [r1, #12]
    3320:	f412 6f90 	tst.w	r2, #1152	; 0x480
    3324:	d031      	beq.n	338a <__ssputs_r+0x7e>
    3326:	6825      	ldr	r5, [r4, #0]
    3328:	6909      	ldr	r1, [r1, #16]
    332a:	1a6f      	subs	r7, r5, r1
    332c:	6965      	ldr	r5, [r4, #20]
    332e:	2302      	movs	r3, #2
    3330:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    3334:	fb95 f5f3 	sdiv	r5, r5, r3
    3338:	f108 0301 	add.w	r3, r8, #1
    333c:	443b      	add	r3, r7
    333e:	429d      	cmp	r5, r3
    3340:	bf38      	it	cc
    3342:	461d      	movcc	r5, r3
    3344:	0553      	lsls	r3, r2, #21
    3346:	d531      	bpl.n	33ac <__ssputs_r+0xa0>
    3348:	4629      	mov	r1, r5
    334a:	f000 fb8d 	bl	3a68 <_malloc_r>
    334e:	4606      	mov	r6, r0
    3350:	b950      	cbnz	r0, 3368 <__ssputs_r+0x5c>
    3352:	230c      	movs	r3, #12
    3354:	f8ca 3000 	str.w	r3, [sl]
    3358:	89a3      	ldrh	r3, [r4, #12]
    335a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    335e:	81a3      	strh	r3, [r4, #12]
    3360:	f04f 30ff 	mov.w	r0, #4294967295
    3364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3368:	463a      	mov	r2, r7
    336a:	6921      	ldr	r1, [r4, #16]
    336c:	f000 fb08 	bl	3980 <memcpy>
    3370:	89a3      	ldrh	r3, [r4, #12]
    3372:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    3376:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    337a:	81a3      	strh	r3, [r4, #12]
    337c:	6126      	str	r6, [r4, #16]
    337e:	6165      	str	r5, [r4, #20]
    3380:	443e      	add	r6, r7
    3382:	1bed      	subs	r5, r5, r7
    3384:	6026      	str	r6, [r4, #0]
    3386:	60a5      	str	r5, [r4, #8]
    3388:	4646      	mov	r6, r8
    338a:	4546      	cmp	r6, r8
    338c:	bf28      	it	cs
    338e:	4646      	movcs	r6, r8
    3390:	4632      	mov	r2, r6
    3392:	4649      	mov	r1, r9
    3394:	6820      	ldr	r0, [r4, #0]
    3396:	f000 fafe 	bl	3996 <memmove>
    339a:	68a3      	ldr	r3, [r4, #8]
    339c:	1b9b      	subs	r3, r3, r6
    339e:	60a3      	str	r3, [r4, #8]
    33a0:	6823      	ldr	r3, [r4, #0]
    33a2:	441e      	add	r6, r3
    33a4:	6026      	str	r6, [r4, #0]
    33a6:	2000      	movs	r0, #0
    33a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    33ac:	462a      	mov	r2, r5
    33ae:	f000 fbb9 	bl	3b24 <_realloc_r>
    33b2:	4606      	mov	r6, r0
    33b4:	2800      	cmp	r0, #0
    33b6:	d1e1      	bne.n	337c <__ssputs_r+0x70>
    33b8:	6921      	ldr	r1, [r4, #16]
    33ba:	4650      	mov	r0, sl
    33bc:	f000 fb06 	bl	39cc <_free_r>
    33c0:	e7c7      	b.n	3352 <__ssputs_r+0x46>
	...

000033c4 <_svfiprintf_r>:
    33c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    33c8:	b09d      	sub	sp, #116	; 0x74
    33ca:	4680      	mov	r8, r0
    33cc:	9303      	str	r3, [sp, #12]
    33ce:	898b      	ldrh	r3, [r1, #12]
    33d0:	061c      	lsls	r4, r3, #24
    33d2:	460d      	mov	r5, r1
    33d4:	4616      	mov	r6, r2
    33d6:	d50f      	bpl.n	33f8 <_svfiprintf_r+0x34>
    33d8:	690b      	ldr	r3, [r1, #16]
    33da:	b96b      	cbnz	r3, 33f8 <_svfiprintf_r+0x34>
    33dc:	2140      	movs	r1, #64	; 0x40
    33de:	f000 fb43 	bl	3a68 <_malloc_r>
    33e2:	6028      	str	r0, [r5, #0]
    33e4:	6128      	str	r0, [r5, #16]
    33e6:	b928      	cbnz	r0, 33f4 <_svfiprintf_r+0x30>
    33e8:	230c      	movs	r3, #12
    33ea:	f8c8 3000 	str.w	r3, [r8]
    33ee:	f04f 30ff 	mov.w	r0, #4294967295
    33f2:	e0c5      	b.n	3580 <_svfiprintf_r+0x1bc>
    33f4:	2340      	movs	r3, #64	; 0x40
    33f6:	616b      	str	r3, [r5, #20]
    33f8:	2300      	movs	r3, #0
    33fa:	9309      	str	r3, [sp, #36]	; 0x24
    33fc:	2320      	movs	r3, #32
    33fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    3402:	2330      	movs	r3, #48	; 0x30
    3404:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    3408:	f04f 0b01 	mov.w	fp, #1
    340c:	4637      	mov	r7, r6
    340e:	463c      	mov	r4, r7
    3410:	f814 3b01 	ldrb.w	r3, [r4], #1
    3414:	2b00      	cmp	r3, #0
    3416:	d13c      	bne.n	3492 <_svfiprintf_r+0xce>
    3418:	ebb7 0a06 	subs.w	sl, r7, r6
    341c:	d00b      	beq.n	3436 <_svfiprintf_r+0x72>
    341e:	4653      	mov	r3, sl
    3420:	4632      	mov	r2, r6
    3422:	4629      	mov	r1, r5
    3424:	4640      	mov	r0, r8
    3426:	f7ff ff71 	bl	330c <__ssputs_r>
    342a:	3001      	adds	r0, #1
    342c:	f000 80a3 	beq.w	3576 <_svfiprintf_r+0x1b2>
    3430:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3432:	4453      	add	r3, sl
    3434:	9309      	str	r3, [sp, #36]	; 0x24
    3436:	783b      	ldrb	r3, [r7, #0]
    3438:	2b00      	cmp	r3, #0
    343a:	f000 809c 	beq.w	3576 <_svfiprintf_r+0x1b2>
    343e:	2300      	movs	r3, #0
    3440:	f04f 32ff 	mov.w	r2, #4294967295
    3444:	9304      	str	r3, [sp, #16]
    3446:	9307      	str	r3, [sp, #28]
    3448:	9205      	str	r2, [sp, #20]
    344a:	9306      	str	r3, [sp, #24]
    344c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    3450:	931a      	str	r3, [sp, #104]	; 0x68
    3452:	2205      	movs	r2, #5
    3454:	7821      	ldrb	r1, [r4, #0]
    3456:	4850      	ldr	r0, [pc, #320]	; (3598 <_svfiprintf_r+0x1d4>)
    3458:	f000 fa42 	bl	38e0 <memchr>
    345c:	1c67      	adds	r7, r4, #1
    345e:	9b04      	ldr	r3, [sp, #16]
    3460:	b9d8      	cbnz	r0, 349a <_svfiprintf_r+0xd6>
    3462:	06d9      	lsls	r1, r3, #27
    3464:	bf44      	itt	mi
    3466:	2220      	movmi	r2, #32
    3468:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    346c:	071a      	lsls	r2, r3, #28
    346e:	bf44      	itt	mi
    3470:	222b      	movmi	r2, #43	; 0x2b
    3472:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    3476:	7822      	ldrb	r2, [r4, #0]
    3478:	2a2a      	cmp	r2, #42	; 0x2a
    347a:	d016      	beq.n	34aa <_svfiprintf_r+0xe6>
    347c:	9a07      	ldr	r2, [sp, #28]
    347e:	2100      	movs	r1, #0
    3480:	200a      	movs	r0, #10
    3482:	4627      	mov	r7, r4
    3484:	3401      	adds	r4, #1
    3486:	783b      	ldrb	r3, [r7, #0]
    3488:	3b30      	subs	r3, #48	; 0x30
    348a:	2b09      	cmp	r3, #9
    348c:	d951      	bls.n	3532 <_svfiprintf_r+0x16e>
    348e:	b1c9      	cbz	r1, 34c4 <_svfiprintf_r+0x100>
    3490:	e011      	b.n	34b6 <_svfiprintf_r+0xf2>
    3492:	2b25      	cmp	r3, #37	; 0x25
    3494:	d0c0      	beq.n	3418 <_svfiprintf_r+0x54>
    3496:	4627      	mov	r7, r4
    3498:	e7b9      	b.n	340e <_svfiprintf_r+0x4a>
    349a:	4a3f      	ldr	r2, [pc, #252]	; (3598 <_svfiprintf_r+0x1d4>)
    349c:	1a80      	subs	r0, r0, r2
    349e:	fa0b f000 	lsl.w	r0, fp, r0
    34a2:	4318      	orrs	r0, r3
    34a4:	9004      	str	r0, [sp, #16]
    34a6:	463c      	mov	r4, r7
    34a8:	e7d3      	b.n	3452 <_svfiprintf_r+0x8e>
    34aa:	9a03      	ldr	r2, [sp, #12]
    34ac:	1d11      	adds	r1, r2, #4
    34ae:	6812      	ldr	r2, [r2, #0]
    34b0:	9103      	str	r1, [sp, #12]
    34b2:	2a00      	cmp	r2, #0
    34b4:	db01      	blt.n	34ba <_svfiprintf_r+0xf6>
    34b6:	9207      	str	r2, [sp, #28]
    34b8:	e004      	b.n	34c4 <_svfiprintf_r+0x100>
    34ba:	4252      	negs	r2, r2
    34bc:	f043 0302 	orr.w	r3, r3, #2
    34c0:	9207      	str	r2, [sp, #28]
    34c2:	9304      	str	r3, [sp, #16]
    34c4:	783b      	ldrb	r3, [r7, #0]
    34c6:	2b2e      	cmp	r3, #46	; 0x2e
    34c8:	d10e      	bne.n	34e8 <_svfiprintf_r+0x124>
    34ca:	787b      	ldrb	r3, [r7, #1]
    34cc:	2b2a      	cmp	r3, #42	; 0x2a
    34ce:	f107 0101 	add.w	r1, r7, #1
    34d2:	d132      	bne.n	353a <_svfiprintf_r+0x176>
    34d4:	9b03      	ldr	r3, [sp, #12]
    34d6:	1d1a      	adds	r2, r3, #4
    34d8:	681b      	ldr	r3, [r3, #0]
    34da:	9203      	str	r2, [sp, #12]
    34dc:	2b00      	cmp	r3, #0
    34de:	bfb8      	it	lt
    34e0:	f04f 33ff 	movlt.w	r3, #4294967295
    34e4:	3702      	adds	r7, #2
    34e6:	9305      	str	r3, [sp, #20]
    34e8:	4c2c      	ldr	r4, [pc, #176]	; (359c <_svfiprintf_r+0x1d8>)
    34ea:	7839      	ldrb	r1, [r7, #0]
    34ec:	2203      	movs	r2, #3
    34ee:	4620      	mov	r0, r4
    34f0:	f000 f9f6 	bl	38e0 <memchr>
    34f4:	b138      	cbz	r0, 3506 <_svfiprintf_r+0x142>
    34f6:	2340      	movs	r3, #64	; 0x40
    34f8:	1b00      	subs	r0, r0, r4
    34fa:	fa03 f000 	lsl.w	r0, r3, r0
    34fe:	9b04      	ldr	r3, [sp, #16]
    3500:	4303      	orrs	r3, r0
    3502:	9304      	str	r3, [sp, #16]
    3504:	3701      	adds	r7, #1
    3506:	7839      	ldrb	r1, [r7, #0]
    3508:	4825      	ldr	r0, [pc, #148]	; (35a0 <_svfiprintf_r+0x1dc>)
    350a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    350e:	2206      	movs	r2, #6
    3510:	1c7e      	adds	r6, r7, #1
    3512:	f000 f9e5 	bl	38e0 <memchr>
    3516:	2800      	cmp	r0, #0
    3518:	d035      	beq.n	3586 <_svfiprintf_r+0x1c2>
    351a:	4b22      	ldr	r3, [pc, #136]	; (35a4 <_svfiprintf_r+0x1e0>)
    351c:	b9fb      	cbnz	r3, 355e <_svfiprintf_r+0x19a>
    351e:	9b03      	ldr	r3, [sp, #12]
    3520:	3307      	adds	r3, #7
    3522:	f023 0307 	bic.w	r3, r3, #7
    3526:	3308      	adds	r3, #8
    3528:	9303      	str	r3, [sp, #12]
    352a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    352c:	444b      	add	r3, r9
    352e:	9309      	str	r3, [sp, #36]	; 0x24
    3530:	e76c      	b.n	340c <_svfiprintf_r+0x48>
    3532:	fb00 3202 	mla	r2, r0, r2, r3
    3536:	2101      	movs	r1, #1
    3538:	e7a3      	b.n	3482 <_svfiprintf_r+0xbe>
    353a:	2300      	movs	r3, #0
    353c:	9305      	str	r3, [sp, #20]
    353e:	4618      	mov	r0, r3
    3540:	240a      	movs	r4, #10
    3542:	460f      	mov	r7, r1
    3544:	3101      	adds	r1, #1
    3546:	783a      	ldrb	r2, [r7, #0]
    3548:	3a30      	subs	r2, #48	; 0x30
    354a:	2a09      	cmp	r2, #9
    354c:	d903      	bls.n	3556 <_svfiprintf_r+0x192>
    354e:	2b00      	cmp	r3, #0
    3550:	d0ca      	beq.n	34e8 <_svfiprintf_r+0x124>
    3552:	9005      	str	r0, [sp, #20]
    3554:	e7c8      	b.n	34e8 <_svfiprintf_r+0x124>
    3556:	fb04 2000 	mla	r0, r4, r0, r2
    355a:	2301      	movs	r3, #1
    355c:	e7f1      	b.n	3542 <_svfiprintf_r+0x17e>
    355e:	ab03      	add	r3, sp, #12
    3560:	9300      	str	r3, [sp, #0]
    3562:	462a      	mov	r2, r5
    3564:	4b10      	ldr	r3, [pc, #64]	; (35a8 <_svfiprintf_r+0x1e4>)
    3566:	a904      	add	r1, sp, #16
    3568:	4640      	mov	r0, r8
    356a:	f3af 8000 	nop.w
    356e:	f1b0 3fff 	cmp.w	r0, #4294967295
    3572:	4681      	mov	r9, r0
    3574:	d1d9      	bne.n	352a <_svfiprintf_r+0x166>
    3576:	89ab      	ldrh	r3, [r5, #12]
    3578:	065b      	lsls	r3, r3, #25
    357a:	f53f af38 	bmi.w	33ee <_svfiprintf_r+0x2a>
    357e:	9809      	ldr	r0, [sp, #36]	; 0x24
    3580:	b01d      	add	sp, #116	; 0x74
    3582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3586:	ab03      	add	r3, sp, #12
    3588:	9300      	str	r3, [sp, #0]
    358a:	462a      	mov	r2, r5
    358c:	4b06      	ldr	r3, [pc, #24]	; (35a8 <_svfiprintf_r+0x1e4>)
    358e:	a904      	add	r1, sp, #16
    3590:	4640      	mov	r0, r8
    3592:	f000 f881 	bl	3698 <_printf_i>
    3596:	e7ea      	b.n	356e <_svfiprintf_r+0x1aa>
    3598:	00003c50 	.word	0x00003c50
    359c:	00003c56 	.word	0x00003c56
    35a0:	00003c5a 	.word	0x00003c5a
    35a4:	00000000 	.word	0x00000000
    35a8:	0000330d 	.word	0x0000330d

000035ac <_printf_common>:
    35ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    35b0:	4691      	mov	r9, r2
    35b2:	461f      	mov	r7, r3
    35b4:	688a      	ldr	r2, [r1, #8]
    35b6:	690b      	ldr	r3, [r1, #16]
    35b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
    35bc:	4293      	cmp	r3, r2
    35be:	bfb8      	it	lt
    35c0:	4613      	movlt	r3, r2
    35c2:	f8c9 3000 	str.w	r3, [r9]
    35c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    35ca:	4606      	mov	r6, r0
    35cc:	460c      	mov	r4, r1
    35ce:	b112      	cbz	r2, 35d6 <_printf_common+0x2a>
    35d0:	3301      	adds	r3, #1
    35d2:	f8c9 3000 	str.w	r3, [r9]
    35d6:	6823      	ldr	r3, [r4, #0]
    35d8:	0699      	lsls	r1, r3, #26
    35da:	bf42      	ittt	mi
    35dc:	f8d9 3000 	ldrmi.w	r3, [r9]
    35e0:	3302      	addmi	r3, #2
    35e2:	f8c9 3000 	strmi.w	r3, [r9]
    35e6:	6825      	ldr	r5, [r4, #0]
    35e8:	f015 0506 	ands.w	r5, r5, #6
    35ec:	d107      	bne.n	35fe <_printf_common+0x52>
    35ee:	f104 0a19 	add.w	sl, r4, #25
    35f2:	68e3      	ldr	r3, [r4, #12]
    35f4:	f8d9 2000 	ldr.w	r2, [r9]
    35f8:	1a9b      	subs	r3, r3, r2
    35fa:	429d      	cmp	r5, r3
    35fc:	db29      	blt.n	3652 <_printf_common+0xa6>
    35fe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    3602:	6822      	ldr	r2, [r4, #0]
    3604:	3300      	adds	r3, #0
    3606:	bf18      	it	ne
    3608:	2301      	movne	r3, #1
    360a:	0692      	lsls	r2, r2, #26
    360c:	d42e      	bmi.n	366c <_printf_common+0xc0>
    360e:	f104 0243 	add.w	r2, r4, #67	; 0x43
    3612:	4639      	mov	r1, r7
    3614:	4630      	mov	r0, r6
    3616:	47c0      	blx	r8
    3618:	3001      	adds	r0, #1
    361a:	d021      	beq.n	3660 <_printf_common+0xb4>
    361c:	6823      	ldr	r3, [r4, #0]
    361e:	68e5      	ldr	r5, [r4, #12]
    3620:	f8d9 2000 	ldr.w	r2, [r9]
    3624:	f003 0306 	and.w	r3, r3, #6
    3628:	2b04      	cmp	r3, #4
    362a:	bf08      	it	eq
    362c:	1aad      	subeq	r5, r5, r2
    362e:	68a3      	ldr	r3, [r4, #8]
    3630:	6922      	ldr	r2, [r4, #16]
    3632:	bf0c      	ite	eq
    3634:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    3638:	2500      	movne	r5, #0
    363a:	4293      	cmp	r3, r2
    363c:	bfc4      	itt	gt
    363e:	1a9b      	subgt	r3, r3, r2
    3640:	18ed      	addgt	r5, r5, r3
    3642:	f04f 0900 	mov.w	r9, #0
    3646:	341a      	adds	r4, #26
    3648:	454d      	cmp	r5, r9
    364a:	d11b      	bne.n	3684 <_printf_common+0xd8>
    364c:	2000      	movs	r0, #0
    364e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3652:	2301      	movs	r3, #1
    3654:	4652      	mov	r2, sl
    3656:	4639      	mov	r1, r7
    3658:	4630      	mov	r0, r6
    365a:	47c0      	blx	r8
    365c:	3001      	adds	r0, #1
    365e:	d103      	bne.n	3668 <_printf_common+0xbc>
    3660:	f04f 30ff 	mov.w	r0, #4294967295
    3664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3668:	3501      	adds	r5, #1
    366a:	e7c2      	b.n	35f2 <_printf_common+0x46>
    366c:	18e1      	adds	r1, r4, r3
    366e:	1c5a      	adds	r2, r3, #1
    3670:	2030      	movs	r0, #48	; 0x30
    3672:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    3676:	4422      	add	r2, r4
    3678:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    367c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    3680:	3302      	adds	r3, #2
    3682:	e7c4      	b.n	360e <_printf_common+0x62>
    3684:	2301      	movs	r3, #1
    3686:	4622      	mov	r2, r4
    3688:	4639      	mov	r1, r7
    368a:	4630      	mov	r0, r6
    368c:	47c0      	blx	r8
    368e:	3001      	adds	r0, #1
    3690:	d0e6      	beq.n	3660 <_printf_common+0xb4>
    3692:	f109 0901 	add.w	r9, r9, #1
    3696:	e7d7      	b.n	3648 <_printf_common+0x9c>

00003698 <_printf_i>:
    3698:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    369c:	4617      	mov	r7, r2
    369e:	7e0a      	ldrb	r2, [r1, #24]
    36a0:	b085      	sub	sp, #20
    36a2:	2a6e      	cmp	r2, #110	; 0x6e
    36a4:	4698      	mov	r8, r3
    36a6:	4606      	mov	r6, r0
    36a8:	460c      	mov	r4, r1
    36aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    36ac:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    36b0:	f000 80bc 	beq.w	382c <_printf_i+0x194>
    36b4:	d81a      	bhi.n	36ec <_printf_i+0x54>
    36b6:	2a63      	cmp	r2, #99	; 0x63
    36b8:	d02e      	beq.n	3718 <_printf_i+0x80>
    36ba:	d80a      	bhi.n	36d2 <_printf_i+0x3a>
    36bc:	2a00      	cmp	r2, #0
    36be:	f000 80c8 	beq.w	3852 <_printf_i+0x1ba>
    36c2:	2a58      	cmp	r2, #88	; 0x58
    36c4:	f000 808a 	beq.w	37dc <_printf_i+0x144>
    36c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
    36cc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    36d0:	e02a      	b.n	3728 <_printf_i+0x90>
    36d2:	2a64      	cmp	r2, #100	; 0x64
    36d4:	d001      	beq.n	36da <_printf_i+0x42>
    36d6:	2a69      	cmp	r2, #105	; 0x69
    36d8:	d1f6      	bne.n	36c8 <_printf_i+0x30>
    36da:	6821      	ldr	r1, [r4, #0]
    36dc:	681a      	ldr	r2, [r3, #0]
    36de:	f011 0f80 	tst.w	r1, #128	; 0x80
    36e2:	d023      	beq.n	372c <_printf_i+0x94>
    36e4:	1d11      	adds	r1, r2, #4
    36e6:	6019      	str	r1, [r3, #0]
    36e8:	6813      	ldr	r3, [r2, #0]
    36ea:	e027      	b.n	373c <_printf_i+0xa4>
    36ec:	2a73      	cmp	r2, #115	; 0x73
    36ee:	f000 80b4 	beq.w	385a <_printf_i+0x1c2>
    36f2:	d808      	bhi.n	3706 <_printf_i+0x6e>
    36f4:	2a6f      	cmp	r2, #111	; 0x6f
    36f6:	d02a      	beq.n	374e <_printf_i+0xb6>
    36f8:	2a70      	cmp	r2, #112	; 0x70
    36fa:	d1e5      	bne.n	36c8 <_printf_i+0x30>
    36fc:	680a      	ldr	r2, [r1, #0]
    36fe:	f042 0220 	orr.w	r2, r2, #32
    3702:	600a      	str	r2, [r1, #0]
    3704:	e003      	b.n	370e <_printf_i+0x76>
    3706:	2a75      	cmp	r2, #117	; 0x75
    3708:	d021      	beq.n	374e <_printf_i+0xb6>
    370a:	2a78      	cmp	r2, #120	; 0x78
    370c:	d1dc      	bne.n	36c8 <_printf_i+0x30>
    370e:	2278      	movs	r2, #120	; 0x78
    3710:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    3714:	496e      	ldr	r1, [pc, #440]	; (38d0 <_printf_i+0x238>)
    3716:	e064      	b.n	37e2 <_printf_i+0x14a>
    3718:	681a      	ldr	r2, [r3, #0]
    371a:	f101 0542 	add.w	r5, r1, #66	; 0x42
    371e:	1d11      	adds	r1, r2, #4
    3720:	6019      	str	r1, [r3, #0]
    3722:	6813      	ldr	r3, [r2, #0]
    3724:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    3728:	2301      	movs	r3, #1
    372a:	e0a3      	b.n	3874 <_printf_i+0x1dc>
    372c:	f011 0f40 	tst.w	r1, #64	; 0x40
    3730:	f102 0104 	add.w	r1, r2, #4
    3734:	6019      	str	r1, [r3, #0]
    3736:	d0d7      	beq.n	36e8 <_printf_i+0x50>
    3738:	f9b2 3000 	ldrsh.w	r3, [r2]
    373c:	2b00      	cmp	r3, #0
    373e:	da03      	bge.n	3748 <_printf_i+0xb0>
    3740:	222d      	movs	r2, #45	; 0x2d
    3742:	425b      	negs	r3, r3
    3744:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    3748:	4962      	ldr	r1, [pc, #392]	; (38d4 <_printf_i+0x23c>)
    374a:	220a      	movs	r2, #10
    374c:	e017      	b.n	377e <_printf_i+0xe6>
    374e:	6820      	ldr	r0, [r4, #0]
    3750:	6819      	ldr	r1, [r3, #0]
    3752:	f010 0f80 	tst.w	r0, #128	; 0x80
    3756:	d003      	beq.n	3760 <_printf_i+0xc8>
    3758:	1d08      	adds	r0, r1, #4
    375a:	6018      	str	r0, [r3, #0]
    375c:	680b      	ldr	r3, [r1, #0]
    375e:	e006      	b.n	376e <_printf_i+0xd6>
    3760:	f010 0f40 	tst.w	r0, #64	; 0x40
    3764:	f101 0004 	add.w	r0, r1, #4
    3768:	6018      	str	r0, [r3, #0]
    376a:	d0f7      	beq.n	375c <_printf_i+0xc4>
    376c:	880b      	ldrh	r3, [r1, #0]
    376e:	4959      	ldr	r1, [pc, #356]	; (38d4 <_printf_i+0x23c>)
    3770:	2a6f      	cmp	r2, #111	; 0x6f
    3772:	bf14      	ite	ne
    3774:	220a      	movne	r2, #10
    3776:	2208      	moveq	r2, #8
    3778:	2000      	movs	r0, #0
    377a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    377e:	6865      	ldr	r5, [r4, #4]
    3780:	60a5      	str	r5, [r4, #8]
    3782:	2d00      	cmp	r5, #0
    3784:	f2c0 809c 	blt.w	38c0 <_printf_i+0x228>
    3788:	6820      	ldr	r0, [r4, #0]
    378a:	f020 0004 	bic.w	r0, r0, #4
    378e:	6020      	str	r0, [r4, #0]
    3790:	2b00      	cmp	r3, #0
    3792:	d13f      	bne.n	3814 <_printf_i+0x17c>
    3794:	2d00      	cmp	r5, #0
    3796:	f040 8095 	bne.w	38c4 <_printf_i+0x22c>
    379a:	4675      	mov	r5, lr
    379c:	2a08      	cmp	r2, #8
    379e:	d10b      	bne.n	37b8 <_printf_i+0x120>
    37a0:	6823      	ldr	r3, [r4, #0]
    37a2:	07da      	lsls	r2, r3, #31
    37a4:	d508      	bpl.n	37b8 <_printf_i+0x120>
    37a6:	6923      	ldr	r3, [r4, #16]
    37a8:	6862      	ldr	r2, [r4, #4]
    37aa:	429a      	cmp	r2, r3
    37ac:	bfde      	ittt	le
    37ae:	2330      	movle	r3, #48	; 0x30
    37b0:	f805 3c01 	strble.w	r3, [r5, #-1]
    37b4:	f105 35ff 	addle.w	r5, r5, #4294967295
    37b8:	ebae 0305 	sub.w	r3, lr, r5
    37bc:	6123      	str	r3, [r4, #16]
    37be:	f8cd 8000 	str.w	r8, [sp]
    37c2:	463b      	mov	r3, r7
    37c4:	aa03      	add	r2, sp, #12
    37c6:	4621      	mov	r1, r4
    37c8:	4630      	mov	r0, r6
    37ca:	f7ff feef 	bl	35ac <_printf_common>
    37ce:	3001      	adds	r0, #1
    37d0:	d155      	bne.n	387e <_printf_i+0x1e6>
    37d2:	f04f 30ff 	mov.w	r0, #4294967295
    37d6:	b005      	add	sp, #20
    37d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    37dc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    37e0:	493c      	ldr	r1, [pc, #240]	; (38d4 <_printf_i+0x23c>)
    37e2:	6822      	ldr	r2, [r4, #0]
    37e4:	6818      	ldr	r0, [r3, #0]
    37e6:	f012 0f80 	tst.w	r2, #128	; 0x80
    37ea:	f100 0504 	add.w	r5, r0, #4
    37ee:	601d      	str	r5, [r3, #0]
    37f0:	d001      	beq.n	37f6 <_printf_i+0x15e>
    37f2:	6803      	ldr	r3, [r0, #0]
    37f4:	e002      	b.n	37fc <_printf_i+0x164>
    37f6:	0655      	lsls	r5, r2, #25
    37f8:	d5fb      	bpl.n	37f2 <_printf_i+0x15a>
    37fa:	8803      	ldrh	r3, [r0, #0]
    37fc:	07d0      	lsls	r0, r2, #31
    37fe:	bf44      	itt	mi
    3800:	f042 0220 	orrmi.w	r2, r2, #32
    3804:	6022      	strmi	r2, [r4, #0]
    3806:	b91b      	cbnz	r3, 3810 <_printf_i+0x178>
    3808:	6822      	ldr	r2, [r4, #0]
    380a:	f022 0220 	bic.w	r2, r2, #32
    380e:	6022      	str	r2, [r4, #0]
    3810:	2210      	movs	r2, #16
    3812:	e7b1      	b.n	3778 <_printf_i+0xe0>
    3814:	4675      	mov	r5, lr
    3816:	fbb3 f0f2 	udiv	r0, r3, r2
    381a:	fb02 3310 	mls	r3, r2, r0, r3
    381e:	5ccb      	ldrb	r3, [r1, r3]
    3820:	f805 3d01 	strb.w	r3, [r5, #-1]!
    3824:	4603      	mov	r3, r0
    3826:	2800      	cmp	r0, #0
    3828:	d1f5      	bne.n	3816 <_printf_i+0x17e>
    382a:	e7b7      	b.n	379c <_printf_i+0x104>
    382c:	6808      	ldr	r0, [r1, #0]
    382e:	681a      	ldr	r2, [r3, #0]
    3830:	6949      	ldr	r1, [r1, #20]
    3832:	f010 0f80 	tst.w	r0, #128	; 0x80
    3836:	d004      	beq.n	3842 <_printf_i+0x1aa>
    3838:	1d10      	adds	r0, r2, #4
    383a:	6018      	str	r0, [r3, #0]
    383c:	6813      	ldr	r3, [r2, #0]
    383e:	6019      	str	r1, [r3, #0]
    3840:	e007      	b.n	3852 <_printf_i+0x1ba>
    3842:	f010 0f40 	tst.w	r0, #64	; 0x40
    3846:	f102 0004 	add.w	r0, r2, #4
    384a:	6018      	str	r0, [r3, #0]
    384c:	6813      	ldr	r3, [r2, #0]
    384e:	d0f6      	beq.n	383e <_printf_i+0x1a6>
    3850:	8019      	strh	r1, [r3, #0]
    3852:	2300      	movs	r3, #0
    3854:	6123      	str	r3, [r4, #16]
    3856:	4675      	mov	r5, lr
    3858:	e7b1      	b.n	37be <_printf_i+0x126>
    385a:	681a      	ldr	r2, [r3, #0]
    385c:	1d11      	adds	r1, r2, #4
    385e:	6019      	str	r1, [r3, #0]
    3860:	6815      	ldr	r5, [r2, #0]
    3862:	6862      	ldr	r2, [r4, #4]
    3864:	2100      	movs	r1, #0
    3866:	4628      	mov	r0, r5
    3868:	f000 f83a 	bl	38e0 <memchr>
    386c:	b108      	cbz	r0, 3872 <_printf_i+0x1da>
    386e:	1b40      	subs	r0, r0, r5
    3870:	6060      	str	r0, [r4, #4]
    3872:	6863      	ldr	r3, [r4, #4]
    3874:	6123      	str	r3, [r4, #16]
    3876:	2300      	movs	r3, #0
    3878:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    387c:	e79f      	b.n	37be <_printf_i+0x126>
    387e:	6923      	ldr	r3, [r4, #16]
    3880:	462a      	mov	r2, r5
    3882:	4639      	mov	r1, r7
    3884:	4630      	mov	r0, r6
    3886:	47c0      	blx	r8
    3888:	3001      	adds	r0, #1
    388a:	d0a2      	beq.n	37d2 <_printf_i+0x13a>
    388c:	6823      	ldr	r3, [r4, #0]
    388e:	079b      	lsls	r3, r3, #30
    3890:	d507      	bpl.n	38a2 <_printf_i+0x20a>
    3892:	2500      	movs	r5, #0
    3894:	f104 0919 	add.w	r9, r4, #25
    3898:	68e3      	ldr	r3, [r4, #12]
    389a:	9a03      	ldr	r2, [sp, #12]
    389c:	1a9b      	subs	r3, r3, r2
    389e:	429d      	cmp	r5, r3
    38a0:	db05      	blt.n	38ae <_printf_i+0x216>
    38a2:	68e0      	ldr	r0, [r4, #12]
    38a4:	9b03      	ldr	r3, [sp, #12]
    38a6:	4298      	cmp	r0, r3
    38a8:	bfb8      	it	lt
    38aa:	4618      	movlt	r0, r3
    38ac:	e793      	b.n	37d6 <_printf_i+0x13e>
    38ae:	2301      	movs	r3, #1
    38b0:	464a      	mov	r2, r9
    38b2:	4639      	mov	r1, r7
    38b4:	4630      	mov	r0, r6
    38b6:	47c0      	blx	r8
    38b8:	3001      	adds	r0, #1
    38ba:	d08a      	beq.n	37d2 <_printf_i+0x13a>
    38bc:	3501      	adds	r5, #1
    38be:	e7eb      	b.n	3898 <_printf_i+0x200>
    38c0:	2b00      	cmp	r3, #0
    38c2:	d1a7      	bne.n	3814 <_printf_i+0x17c>
    38c4:	780b      	ldrb	r3, [r1, #0]
    38c6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    38ca:	f104 0542 	add.w	r5, r4, #66	; 0x42
    38ce:	e765      	b.n	379c <_printf_i+0x104>
    38d0:	00003c72 	.word	0x00003c72
    38d4:	00003c61 	.word	0x00003c61
	...

000038e0 <memchr>:
    38e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    38e4:	2a10      	cmp	r2, #16
    38e6:	db2b      	blt.n	3940 <memchr+0x60>
    38e8:	f010 0f07 	tst.w	r0, #7
    38ec:	d008      	beq.n	3900 <memchr+0x20>
    38ee:	f810 3b01 	ldrb.w	r3, [r0], #1
    38f2:	3a01      	subs	r2, #1
    38f4:	428b      	cmp	r3, r1
    38f6:	d02d      	beq.n	3954 <memchr+0x74>
    38f8:	f010 0f07 	tst.w	r0, #7
    38fc:	b342      	cbz	r2, 3950 <memchr+0x70>
    38fe:	d1f6      	bne.n	38ee <memchr+0xe>
    3900:	b4f0      	push	{r4, r5, r6, r7}
    3902:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    3906:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    390a:	f022 0407 	bic.w	r4, r2, #7
    390e:	f07f 0700 	mvns.w	r7, #0
    3912:	2300      	movs	r3, #0
    3914:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    3918:	3c08      	subs	r4, #8
    391a:	ea85 0501 	eor.w	r5, r5, r1
    391e:	ea86 0601 	eor.w	r6, r6, r1
    3922:	fa85 f547 	uadd8	r5, r5, r7
    3926:	faa3 f587 	sel	r5, r3, r7
    392a:	fa86 f647 	uadd8	r6, r6, r7
    392e:	faa5 f687 	sel	r6, r5, r7
    3932:	b98e      	cbnz	r6, 3958 <memchr+0x78>
    3934:	d1ee      	bne.n	3914 <memchr+0x34>
    3936:	bcf0      	pop	{r4, r5, r6, r7}
    3938:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    393c:	f002 0207 	and.w	r2, r2, #7
    3940:	b132      	cbz	r2, 3950 <memchr+0x70>
    3942:	f810 3b01 	ldrb.w	r3, [r0], #1
    3946:	3a01      	subs	r2, #1
    3948:	ea83 0301 	eor.w	r3, r3, r1
    394c:	b113      	cbz	r3, 3954 <memchr+0x74>
    394e:	d1f8      	bne.n	3942 <memchr+0x62>
    3950:	2000      	movs	r0, #0
    3952:	4770      	bx	lr
    3954:	3801      	subs	r0, #1
    3956:	4770      	bx	lr
    3958:	2d00      	cmp	r5, #0
    395a:	bf06      	itte	eq
    395c:	4635      	moveq	r5, r6
    395e:	3803      	subeq	r0, #3
    3960:	3807      	subne	r0, #7
    3962:	f015 0f01 	tst.w	r5, #1
    3966:	d107      	bne.n	3978 <memchr+0x98>
    3968:	3001      	adds	r0, #1
    396a:	f415 7f80 	tst.w	r5, #256	; 0x100
    396e:	bf02      	ittt	eq
    3970:	3001      	addeq	r0, #1
    3972:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    3976:	3001      	addeq	r0, #1
    3978:	bcf0      	pop	{r4, r5, r6, r7}
    397a:	3801      	subs	r0, #1
    397c:	4770      	bx	lr
    397e:	bf00      	nop

00003980 <memcpy>:
    3980:	b510      	push	{r4, lr}
    3982:	1e43      	subs	r3, r0, #1
    3984:	440a      	add	r2, r1
    3986:	4291      	cmp	r1, r2
    3988:	d100      	bne.n	398c <memcpy+0xc>
    398a:	bd10      	pop	{r4, pc}
    398c:	f811 4b01 	ldrb.w	r4, [r1], #1
    3990:	f803 4f01 	strb.w	r4, [r3, #1]!
    3994:	e7f7      	b.n	3986 <memcpy+0x6>

00003996 <memmove>:
    3996:	4288      	cmp	r0, r1
    3998:	b510      	push	{r4, lr}
    399a:	eb01 0302 	add.w	r3, r1, r2
    399e:	d803      	bhi.n	39a8 <memmove+0x12>
    39a0:	1e42      	subs	r2, r0, #1
    39a2:	4299      	cmp	r1, r3
    39a4:	d10c      	bne.n	39c0 <memmove+0x2a>
    39a6:	bd10      	pop	{r4, pc}
    39a8:	4298      	cmp	r0, r3
    39aa:	d2f9      	bcs.n	39a0 <memmove+0xa>
    39ac:	1881      	adds	r1, r0, r2
    39ae:	1ad2      	subs	r2, r2, r3
    39b0:	42d3      	cmn	r3, r2
    39b2:	d100      	bne.n	39b6 <memmove+0x20>
    39b4:	bd10      	pop	{r4, pc}
    39b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    39ba:	f801 4d01 	strb.w	r4, [r1, #-1]!
    39be:	e7f7      	b.n	39b0 <memmove+0x1a>
    39c0:	f811 4b01 	ldrb.w	r4, [r1], #1
    39c4:	f802 4f01 	strb.w	r4, [r2, #1]!
    39c8:	e7eb      	b.n	39a2 <memmove+0xc>
	...

000039cc <_free_r>:
    39cc:	b538      	push	{r3, r4, r5, lr}
    39ce:	4605      	mov	r5, r0
    39d0:	2900      	cmp	r1, #0
    39d2:	d045      	beq.n	3a60 <_free_r+0x94>
    39d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
    39d8:	1f0c      	subs	r4, r1, #4
    39da:	2b00      	cmp	r3, #0
    39dc:	bfb8      	it	lt
    39de:	18e4      	addlt	r4, r4, r3
    39e0:	f000 f8d6 	bl	3b90 <__malloc_lock>
    39e4:	4a1f      	ldr	r2, [pc, #124]	; (3a64 <_free_r+0x98>)
    39e6:	6813      	ldr	r3, [r2, #0]
    39e8:	4610      	mov	r0, r2
    39ea:	b933      	cbnz	r3, 39fa <_free_r+0x2e>
    39ec:	6063      	str	r3, [r4, #4]
    39ee:	6014      	str	r4, [r2, #0]
    39f0:	4628      	mov	r0, r5
    39f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    39f6:	f000 b8cc 	b.w	3b92 <__malloc_unlock>
    39fa:	42a3      	cmp	r3, r4
    39fc:	d90c      	bls.n	3a18 <_free_r+0x4c>
    39fe:	6821      	ldr	r1, [r4, #0]
    3a00:	1862      	adds	r2, r4, r1
    3a02:	4293      	cmp	r3, r2
    3a04:	bf04      	itt	eq
    3a06:	681a      	ldreq	r2, [r3, #0]
    3a08:	685b      	ldreq	r3, [r3, #4]
    3a0a:	6063      	str	r3, [r4, #4]
    3a0c:	bf04      	itt	eq
    3a0e:	1852      	addeq	r2, r2, r1
    3a10:	6022      	streq	r2, [r4, #0]
    3a12:	6004      	str	r4, [r0, #0]
    3a14:	e7ec      	b.n	39f0 <_free_r+0x24>
    3a16:	4613      	mov	r3, r2
    3a18:	685a      	ldr	r2, [r3, #4]
    3a1a:	b10a      	cbz	r2, 3a20 <_free_r+0x54>
    3a1c:	42a2      	cmp	r2, r4
    3a1e:	d9fa      	bls.n	3a16 <_free_r+0x4a>
    3a20:	6819      	ldr	r1, [r3, #0]
    3a22:	1858      	adds	r0, r3, r1
    3a24:	42a0      	cmp	r0, r4
    3a26:	d10b      	bne.n	3a40 <_free_r+0x74>
    3a28:	6820      	ldr	r0, [r4, #0]
    3a2a:	4401      	add	r1, r0
    3a2c:	1858      	adds	r0, r3, r1
    3a2e:	4282      	cmp	r2, r0
    3a30:	6019      	str	r1, [r3, #0]
    3a32:	d1dd      	bne.n	39f0 <_free_r+0x24>
    3a34:	6810      	ldr	r0, [r2, #0]
    3a36:	6852      	ldr	r2, [r2, #4]
    3a38:	605a      	str	r2, [r3, #4]
    3a3a:	4401      	add	r1, r0
    3a3c:	6019      	str	r1, [r3, #0]
    3a3e:	e7d7      	b.n	39f0 <_free_r+0x24>
    3a40:	d902      	bls.n	3a48 <_free_r+0x7c>
    3a42:	230c      	movs	r3, #12
    3a44:	602b      	str	r3, [r5, #0]
    3a46:	e7d3      	b.n	39f0 <_free_r+0x24>
    3a48:	6820      	ldr	r0, [r4, #0]
    3a4a:	1821      	adds	r1, r4, r0
    3a4c:	428a      	cmp	r2, r1
    3a4e:	bf04      	itt	eq
    3a50:	6811      	ldreq	r1, [r2, #0]
    3a52:	6852      	ldreq	r2, [r2, #4]
    3a54:	6062      	str	r2, [r4, #4]
    3a56:	bf04      	itt	eq
    3a58:	1809      	addeq	r1, r1, r0
    3a5a:	6021      	streq	r1, [r4, #0]
    3a5c:	605c      	str	r4, [r3, #4]
    3a5e:	e7c7      	b.n	39f0 <_free_r+0x24>
    3a60:	bd38      	pop	{r3, r4, r5, pc}
    3a62:	bf00      	nop
    3a64:	2000008c 	.word	0x2000008c

00003a68 <_malloc_r>:
    3a68:	b570      	push	{r4, r5, r6, lr}
    3a6a:	1ccd      	adds	r5, r1, #3
    3a6c:	f025 0503 	bic.w	r5, r5, #3
    3a70:	3508      	adds	r5, #8
    3a72:	2d0c      	cmp	r5, #12
    3a74:	bf38      	it	cc
    3a76:	250c      	movcc	r5, #12
    3a78:	2d00      	cmp	r5, #0
    3a7a:	4606      	mov	r6, r0
    3a7c:	db01      	blt.n	3a82 <_malloc_r+0x1a>
    3a7e:	42a9      	cmp	r1, r5
    3a80:	d903      	bls.n	3a8a <_malloc_r+0x22>
    3a82:	230c      	movs	r3, #12
    3a84:	6033      	str	r3, [r6, #0]
    3a86:	2000      	movs	r0, #0
    3a88:	bd70      	pop	{r4, r5, r6, pc}
    3a8a:	f000 f881 	bl	3b90 <__malloc_lock>
    3a8e:	4a23      	ldr	r2, [pc, #140]	; (3b1c <_malloc_r+0xb4>)
    3a90:	6814      	ldr	r4, [r2, #0]
    3a92:	4621      	mov	r1, r4
    3a94:	b991      	cbnz	r1, 3abc <_malloc_r+0x54>
    3a96:	4c22      	ldr	r4, [pc, #136]	; (3b20 <_malloc_r+0xb8>)
    3a98:	6823      	ldr	r3, [r4, #0]
    3a9a:	b91b      	cbnz	r3, 3aa4 <_malloc_r+0x3c>
    3a9c:	4630      	mov	r0, r6
    3a9e:	f000 f867 	bl	3b70 <_sbrk_r>
    3aa2:	6020      	str	r0, [r4, #0]
    3aa4:	4629      	mov	r1, r5
    3aa6:	4630      	mov	r0, r6
    3aa8:	f000 f862 	bl	3b70 <_sbrk_r>
    3aac:	1c43      	adds	r3, r0, #1
    3aae:	d126      	bne.n	3afe <_malloc_r+0x96>
    3ab0:	230c      	movs	r3, #12
    3ab2:	6033      	str	r3, [r6, #0]
    3ab4:	4630      	mov	r0, r6
    3ab6:	f000 f86c 	bl	3b92 <__malloc_unlock>
    3aba:	e7e4      	b.n	3a86 <_malloc_r+0x1e>
    3abc:	680b      	ldr	r3, [r1, #0]
    3abe:	1b5b      	subs	r3, r3, r5
    3ac0:	d41a      	bmi.n	3af8 <_malloc_r+0x90>
    3ac2:	2b0b      	cmp	r3, #11
    3ac4:	d90f      	bls.n	3ae6 <_malloc_r+0x7e>
    3ac6:	600b      	str	r3, [r1, #0]
    3ac8:	50cd      	str	r5, [r1, r3]
    3aca:	18cc      	adds	r4, r1, r3
    3acc:	4630      	mov	r0, r6
    3ace:	f000 f860 	bl	3b92 <__malloc_unlock>
    3ad2:	f104 000b 	add.w	r0, r4, #11
    3ad6:	1d23      	adds	r3, r4, #4
    3ad8:	f020 0007 	bic.w	r0, r0, #7
    3adc:	1ac3      	subs	r3, r0, r3
    3ade:	d01b      	beq.n	3b18 <_malloc_r+0xb0>
    3ae0:	425a      	negs	r2, r3
    3ae2:	50e2      	str	r2, [r4, r3]
    3ae4:	bd70      	pop	{r4, r5, r6, pc}
    3ae6:	428c      	cmp	r4, r1
    3ae8:	bf0d      	iteet	eq
    3aea:	6863      	ldreq	r3, [r4, #4]
    3aec:	684b      	ldrne	r3, [r1, #4]
    3aee:	6063      	strne	r3, [r4, #4]
    3af0:	6013      	streq	r3, [r2, #0]
    3af2:	bf18      	it	ne
    3af4:	460c      	movne	r4, r1
    3af6:	e7e9      	b.n	3acc <_malloc_r+0x64>
    3af8:	460c      	mov	r4, r1
    3afa:	6849      	ldr	r1, [r1, #4]
    3afc:	e7ca      	b.n	3a94 <_malloc_r+0x2c>
    3afe:	1cc4      	adds	r4, r0, #3
    3b00:	f024 0403 	bic.w	r4, r4, #3
    3b04:	42a0      	cmp	r0, r4
    3b06:	d005      	beq.n	3b14 <_malloc_r+0xac>
    3b08:	1a21      	subs	r1, r4, r0
    3b0a:	4630      	mov	r0, r6
    3b0c:	f000 f830 	bl	3b70 <_sbrk_r>
    3b10:	3001      	adds	r0, #1
    3b12:	d0cd      	beq.n	3ab0 <_malloc_r+0x48>
    3b14:	6025      	str	r5, [r4, #0]
    3b16:	e7d9      	b.n	3acc <_malloc_r+0x64>
    3b18:	bd70      	pop	{r4, r5, r6, pc}
    3b1a:	bf00      	nop
    3b1c:	2000008c 	.word	0x2000008c
    3b20:	20000090 	.word	0x20000090

00003b24 <_realloc_r>:
    3b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3b26:	4607      	mov	r7, r0
    3b28:	4614      	mov	r4, r2
    3b2a:	460e      	mov	r6, r1
    3b2c:	b921      	cbnz	r1, 3b38 <_realloc_r+0x14>
    3b2e:	4611      	mov	r1, r2
    3b30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    3b34:	f7ff bf98 	b.w	3a68 <_malloc_r>
    3b38:	b922      	cbnz	r2, 3b44 <_realloc_r+0x20>
    3b3a:	f7ff ff47 	bl	39cc <_free_r>
    3b3e:	4625      	mov	r5, r4
    3b40:	4628      	mov	r0, r5
    3b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3b44:	f000 f826 	bl	3b94 <_malloc_usable_size_r>
    3b48:	4284      	cmp	r4, r0
    3b4a:	d90f      	bls.n	3b6c <_realloc_r+0x48>
    3b4c:	4621      	mov	r1, r4
    3b4e:	4638      	mov	r0, r7
    3b50:	f7ff ff8a 	bl	3a68 <_malloc_r>
    3b54:	4605      	mov	r5, r0
    3b56:	2800      	cmp	r0, #0
    3b58:	d0f2      	beq.n	3b40 <_realloc_r+0x1c>
    3b5a:	4631      	mov	r1, r6
    3b5c:	4622      	mov	r2, r4
    3b5e:	f7ff ff0f 	bl	3980 <memcpy>
    3b62:	4631      	mov	r1, r6
    3b64:	4638      	mov	r0, r7
    3b66:	f7ff ff31 	bl	39cc <_free_r>
    3b6a:	e7e9      	b.n	3b40 <_realloc_r+0x1c>
    3b6c:	4635      	mov	r5, r6
    3b6e:	e7e7      	b.n	3b40 <_realloc_r+0x1c>

00003b70 <_sbrk_r>:
    3b70:	b538      	push	{r3, r4, r5, lr}
    3b72:	4c06      	ldr	r4, [pc, #24]	; (3b8c <_sbrk_r+0x1c>)
    3b74:	2300      	movs	r3, #0
    3b76:	4605      	mov	r5, r0
    3b78:	4608      	mov	r0, r1
    3b7a:	6023      	str	r3, [r4, #0]
    3b7c:	f7fd fbec 	bl	1358 <_sbrk>
    3b80:	1c43      	adds	r3, r0, #1
    3b82:	d102      	bne.n	3b8a <_sbrk_r+0x1a>
    3b84:	6823      	ldr	r3, [r4, #0]
    3b86:	b103      	cbz	r3, 3b8a <_sbrk_r+0x1a>
    3b88:	602b      	str	r3, [r5, #0]
    3b8a:	bd38      	pop	{r3, r4, r5, pc}
    3b8c:	20000120 	.word	0x20000120

00003b90 <__malloc_lock>:
    3b90:	4770      	bx	lr

00003b92 <__malloc_unlock>:
    3b92:	4770      	bx	lr

00003b94 <_malloc_usable_size_r>:
    3b94:	f851 0c04 	ldr.w	r0, [r1, #-4]
    3b98:	2800      	cmp	r0, #0
    3b9a:	f1a0 0004 	sub.w	r0, r0, #4
    3b9e:	bfbc      	itt	lt
    3ba0:	580b      	ldrlt	r3, [r1, r0]
    3ba2:	18c0      	addlt	r0, r0, r3
    3ba4:	4770      	bx	lr
    3ba6:	0000      	movs	r0, r0
    3ba8:	45384b4c 	.word	0x45384b4c
    3bac:	002c3158 	.word	0x002c3158
	...
    3c0c:	502c2d53 	.word	0x502c2d53
    3c10:	42617261 	.word	0x42617261
    3c14:	00706565 	.word	0x00706565
    3c18:	39397325 	.word	0x39397325
    3c1c:	39393939 	.word	0x39393939
    3c20:	2c64252c 	.word	0x2c64252c
    3c24:	39393939 	.word	0x39393939
    3c28:	2c64252c 	.word	0x2c64252c
    3c2c:	2c393939 	.word	0x2c393939
    3c30:	00000000 	.word	0x00000000
    3c34:	73247325 	.word	0x73247325
    3c38:	0064252a 	.word	0x0064252a
    3c3c:	00776f70 	.word	0x00776f70

00003c40 <TWO52>:
    3c40:	00000000 43300000 00000000 c3300000     ......0C......0.
    3c50:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    3c60:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    3c70:	31300046 35343332 39383736 64636261     F.0123456789abcd
    3c80:	00006665                                ef..

00003c84 <_init>:
    3c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3c86:	bf00      	nop
    3c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3c8a:	bc08      	pop	{r3}
    3c8c:	469e      	mov	lr, r3
    3c8e:	4770      	bx	lr

00003c90 <__init_array_start>:
    3c90:	00000289 	.word	0x00000289

00003c94 <_fini>:
    3c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3c96:	bf00      	nop
    3c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3c9a:	bc08      	pop	{r3}
    3c9c:	469e      	mov	lr, r3
    3c9e:	4770      	bx	lr

00003ca0 <__fini_array_start>:
    3ca0:	00000265 	.word	0x00000265
