ModuleName week03
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 272 ,Y1: 272 ,X2: 280 ,Y2: 272
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 240 ,Y1: 392 ,X2: 280 ,Y2: 392
Edge X1: 240 ,Y1: 352 ,X2: 240 ,Y2: 392
Edge X1: 96 ,Y1: 352 ,X2: 240 ,Y2: 352
Edge X1: 240 ,Y1: 352 ,X2: 280 ,Y2: 352
Edge X1: 96 ,Y1: 232 ,X2: 96 ,Y2: 352
Edge X1: 72 ,Y1: 232 ,X2: 96 ,Y2: 232
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 344 ,X2: 368 ,Y2: 344
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 432 ,Y1: 424 ,X2: 448 ,Y2: 424
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 400 ,X2: 368 ,Y2: 400
Edge X1: 368 ,Y1: 400 ,X2: 368 ,Y2: 416
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 456 ,X2: 368 ,Y2: 456
Edge X1: 368 ,Y1: 432 ,X2: 368 ,Y2: 456
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 72 ,Y1: 112 ,X2: 176 ,Y2: 112
Edge X1: 176 ,Y1: 112 ,X2: 176 ,Y2: 264
Edge X1: 176 ,Y1: 264 ,X2: 208 ,Y2: 264
Edge X1: 176 ,Y1: 264 ,X2: 176 ,Y2: 328
Edge X1: 176 ,Y1: 328 ,X2: 208 ,Y2: 328
Edge X1: 176 ,Y1: 328 ,X2: 176 ,Y2: 448
Edge X1: 176 ,Y1: 448 ,X2: 176 ,Y2: 544
Edge X1: 176 ,Y1: 448 ,X2: 280 ,Y2: 448
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 72 ,Y1: 184 ,X2: 128 ,Y2: 184
Edge X1: 128 ,Y1: 184 ,X2: 128 ,Y2: 280
Edge X1: 128 ,Y1: 280 ,X2: 208 ,Y2: 280
Edge X1: 128 ,Y1: 280 ,X2: 128 ,Y2: 344
Edge X1: 128 ,Y1: 344 ,X2: 208 ,Y2: 344
Edge X1: 128 ,Y1: 344 ,X2: 128 ,Y2: 464
Edge X1: 128 ,Y1: 464 ,X2: 128 ,Y2: 544
Edge X1: 128 ,Y1: 464 ,X2: 280 ,Y2: 464
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 272 ,Y1: 336 ,X2: 280 ,Y2: 336
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 272 ,Y1: 408 ,X2: 280 ,Y2: 408
Edge X1: 272 ,Y1: 400 ,X2: 272 ,Y2: 408
Edge X1: 264 ,Y1: 400 ,X2: 272 ,Y2: 400
Edge X1: 264 ,Y1: 336 ,X2: 264 ,Y2: 400
End
Branches
End
End
Ports
Port Left: 72 Top: 112 ,Orientation: 0
Portname: A ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 72 Top: 184 ,Orientation: 0
Portname: B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 72 Top: 232 ,Orientation: 0
Portname: Cin ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 368 Top: 344 ,Orientation: 0
Portname: S ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 448 Top: 424 ,Orientation: 0
Portname: Cout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 208 Top: 256
Name: s0
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 208 Top: 320
Name: s1
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 280 Top: 328
Name: s2
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 280 Top: 384
Name: s3
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 280 Top: 440
Name: s4
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 368 Top: 408
Name: s5
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
End
Texts
End
Links
End
