<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>LLM4ChipDesign Course Syllabus</title>
    <style>
        body {
            font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif;
            line-height: 1.6;
            color: #333;
            max-width: 1000px;
            margin: 0 auto;
            padding: 20px;
            background-color: #f9f9f9;
        }
        .header {
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            color: white;
            padding: 30px;
            border-radius: 10px;
            margin-bottom: 30px;
            text-align: center;
        }
        .header h1 {
            margin: 0 0 10px 0;
            font-size: 2.5em;
        }
        .header h2 {
            margin: 0;
            font-weight: 300;
            opacity: 0.9;
        }
        .section {
            background: white;
            padding: 25px;
            margin-bottom: 20px;
            border-radius: 10px;
            box-shadow: 0 2px 10px rgba(0,0,0,0.1);
        }
        h2 {
            color: #4a5568;
            border-bottom: 3px solid #667eea;
            padding-bottom: 10px;
            margin-top: 0;
        }
        h3 {
            color: #2d3748;
            margin-top: 25px;
        }
        h4 {
            color: #4a5568;
            margin-top: 20px;
        }
        .module {
            background: #f7fafc;
            border-left: 5px solid #667eea;
            padding: 20px;
            margin: 20px 0;
        }
        .week {
            background: white;
            padding: 15px;
            margin: 10px 0;
            border-radius: 5px;
            border: 1px solid #e2e8f0;
        }
        .objectives {
            background: #e6fffa;
            padding: 15px;
            border-radius: 5px;
            margin: 10px 0;
        }
        .homework {
            background: #fff5f5;
            padding: 15px;
            border-radius: 5px;
            margin: 10px 0;
        }
        ul {
            padding-left: 20px;
        }
        li {
            margin-bottom: 8px;
        }
        .schedule-table {
            width: 100%;
            border-collapse: collapse;
            margin: 20px 0;
        }
        .schedule-table th, .schedule-table td {
            border: 1px solid #e2e8f0;
            padding: 12px;
            text-align: left;
        }
        .schedule-table th {
            background: #667eea;
            color: white;
        }
        .schedule-table tr:nth-child(even) {
            background: #f7fafc;
        }
        .tools-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(250px, 1fr));
            gap: 20px;
            margin: 20px 0;
        }
        .tool-item {
            background: #f7fafc;
            padding: 15px;
            border-radius: 5px;
            border: 1px solid #e2e8f0;
        }
        .links {
            display: flex;
            flex-wrap: wrap;
            gap: 10px;
            margin: 10px 0;
        }
        .link {
            background: #667eea;
            color: white;
            padding: 5px 12px;
            text-decoration: none;
            border-radius: 5px;
            font-size: 0.9em;
        }
        .link:hover {
            background: #5a67d8;
        }
        @media print {
            body {
                background: white;
            }
            .section {
                box-shadow: none;
                border: 1px solid #ddd;
            }
        }
    </style>
</head>
<body>
    <div class="header">
        <h1>LLM4ChipDesign Course Syllabus</h1>
        <h2>Generative AI for Chip Design - 14 Week Curriculum</h2>
    </div>

    <div class="section">
        <h2>Course Information</h2>
        <ul>
            <li><strong>Course Title:</strong> Generative AI for Chip Design</li>
            <li><strong>Duration:</strong> 14 Weeks (1 Semester)</li>
            <li><strong>Format:</strong> 7 Modules, 2 Weeks per Module</li>
            <li><strong>Teaching Structure:</strong> 
                <ul>
                    <li>Week 1 of each module: Fundamental concepts and homework assignment</li>
                    <li>Week 2 of each module: Homework solutions and hands-on practice</li>
                </ul>
            </li>
        </ul>
    </div>

    <div class="section">
        <h2>Course Objectives</h2>
        <p>By the end of this course, students will:</p>
        <ul>
            <li>Understand how Large Language Models (LLMs) can be applied to hardware design automation</li>
            <li>Master various LLM-based tools and techniques for Verilog generation, verification, and optimization</li>
            <li>Develop practical skills in prompt engineering for hardware design tasks</li>
            <li>Gain hands-on experience with state-of-the-art AI-assisted chip design workflows</li>
            <li>Learn to integrate LLM tools into existing hardware design methodologies</li>
        </ul>
    </div>

    <div class="section">
        <h2>Module Schedule Overview</h2>
        <table class="schedule-table">
            <thead>
                <tr>
                    <th>Weeks</th>
                    <th>Module</th>
                    <th>Topic</th>
                    <th>Key Technologies</th>
                </tr>
            </thead>
            <tbody>
                <tr>
                    <td>1-2</td>
                    <td>Module 1</td>
                    <td>AutoChip - Automated Verilog Generation</td>
                    <td>Basic LLM prompting, Error feedback loops</td>
                </tr>
                <tr>
                    <td>3-4</td>
                    <td>Module 2</td>
                    <td>VeriThoughts - Reasoning-Based Generation</td>
                    <td>Formal verification, Reasoning frameworks</td>
                </tr>
                <tr>
                    <td>5-6</td>
                    <td>Module 3</td>
                    <td>ROME - Hierarchical Prompting</td>
                    <td>Hierarchical design, Complex systems</td>
                </tr>
                <tr>
                    <td>7-8</td>
                    <td>Module 4</td>
                    <td>LLM-Aided Testbench Generation</td>
                    <td>Verification, Coverage analysis</td>
                </tr>
                <tr>
                    <td>9-10</td>
                    <td>Module 5</td>
                    <td>Hybrid-NL2SVA - Assertion Generation</td>
                    <td>SystemVerilog assertions, Security</td>
                </tr>
                <tr>
                    <td>11-12</td>
                    <td>Module 6</td>
                    <td>C2HLSC - Software to Hardware Bridge</td>
                    <td>High-level synthesis, C-to-hardware</td>
                </tr>
                <tr>
                    <td>13-14</td>
                    <td>Module 7</td>
                    <td>PrefixLLM - Specialized Circuit Design</td>
                    <td>Prefix circuits, Design optimization</td>
                </tr>
            </tbody>
        </table>
    </div>

    <div class="section">
        <h2>Detailed Module Breakdown</h2>

        <div class="module">
            <h3>Module 1: AutoChip - Automated Verilog Generation (Weeks 1-2)</h3>
            
            <div class="week">
                <h4>Week 1: Fundamentals and Introduction</h4>
                <div class="objectives">
                    <strong>Learning Objectives:</strong>
                    <ul>
                        <li>Understand the basics of LLM-assisted Verilog generation</li>
                        <li>Learn AutoChip's iterative feedback mechanism</li>
                        <li>Explore error-driven design refinement</li>
                    </ul>
                </div>
                <div class="homework">
                    <strong>Homework Assignment:</strong>
                    <ul>
                        <li>Design a simple combinational circuit (e.g., 4-bit adder) using AutoChip</li>
                        <li>Analyze and document the iterative refinement process</li>
                        <li>Compare LLM-generated code with manual implementation</li>
                    </ul>
                </div>
            </div>

            <div class="week">
                <h4>Week 2: Problem Solving and Practice</h4>
                <ul>
                    <li>Review homework solutions and common issues</li>
                    <li>Hands-on workshop with AutoChip tutorial</li>
                    <li>Debugging techniques for LLM-generated Verilog</li>
                    <li>Best practices for prompt design</li>
                </ul>
            </div>
        </div>

        <div class="module">
            <h3>Module 2: VeriThoughts - Reasoning-Based Verilog Generation (Weeks 3-4)</h3>
            
            <div class="week">
                <h4>Week 1: Fundamentals and Introduction</h4>
                <div class="objectives">
                    <strong>Learning Objectives:</strong>
                    <ul>
                        <li>Understand reasoning-based approaches to hardware description</li>
                        <li>Learn formal verification integration with LLM generation</li>
                        <li>Explore specialized small-scale models for Verilog</li>
                    </ul>
                </div>
                <div class="homework">
                    <strong>Homework Assignment:</strong>
                    <ul>
                        <li>Implement a finite state machine using VeriThoughts methodology</li>
                        <li>Apply formal verification to validate correctness</li>
                        <li>Compare reasoning-based vs. direct generation approaches</li>
                    </ul>
                </div>
            </div>

            <div class="week">
                <h4>Week 2: Problem Solving and Practice</h4>
                <ul>
                    <li>Solution walkthrough for FSM implementation</li>
                    <li>Formal verification workshop</li>
                    <li>Performance comparison analysis</li>
                    <li>Discussion on correctness guarantees</li>
                </ul>
            </div>
        </div>

        <div class="module">
            <h3>Module 3: ROME - Hierarchical Prompting for Complex Designs (Weeks 5-6)</h3>
            
            <div class="week">
                <h4>Week 1: Fundamentals and Introduction</h4>
                <div class="objectives">
                    <strong>Learning Objectives:</strong>
                    <ul>
                        <li>Master hierarchical design decomposition strategies</li>
                        <li>Understand multi-level prompting techniques</li>
                        <li>Learn to handle complex hardware modules</li>
                    </ul>
                </div>
                <div class="homework">
                    <strong>Homework Assignment:</strong>
                    <ul>
                        <li>Design a hierarchical processor component (e.g., ALU with multiple sub-modules)</li>
                        <li>Implement using both flat and hierarchical prompting</li>
                        <li>Analyze cost and time benefits of hierarchical approach</li>
                    </ul>
                </div>
            </div>

            <div class="week">
                <h4>Week 2: Problem Solving and Practice</h4>
                <ul>
                    <li>Hierarchical design solution review</li>
                    <li>Advanced ROME techniques workshop</li>
                    <li>Cost-benefit analysis discussion</li>
                    <li>Complex design case studies</li>
                </ul>
            </div>
        </div>

        <div class="module">
            <h3>Module 4: LLM-Aided Testbench Generation and Verification (Weeks 7-8)</h3>
            
            <div class="week">
                <h4>Week 1: Fundamentals and Introduction</h4>
                <div class="objectives">
                    <strong>Learning Objectives:</strong>
                    <ul>
                        <li>Understand automated testbench generation principles</li>
                        <li>Learn coverage-driven verification with LLMs</li>
                        <li>Master EDA tool integration techniques</li>
                    </ul>
                </div>
                <div class="homework">
                    <strong>Homework Assignment:</strong>
                    <ul>
                        <li>Generate comprehensive testbenches for a finite state machine</li>
                        <li>Achieve target coverage metrics</li>
                        <li>Implement bug detection and reporting workflow</li>
                    </ul>
                </div>
            </div>

            <div class="week">
                <h4>Week 2: Problem Solving and Practice</h4>
                <ul>
                    <li>Testbench solution analysis</li>
                    <li>Coverage optimization techniques</li>
                    <li>EDA tool integration workshop</li>
                    <li>Real-world verification scenarios</li>
                </ul>
            </div>
        </div>

        <div class="module">
            <h3>Module 5: Hybrid-NL2SVA - Natural Language to SystemVerilog Assertions (Weeks 9-10)</h3>
            
            <div class="week">
                <h4>Week 1: Fundamentals and Introduction</h4>
                <div class="objectives">
                    <strong>Learning Objectives:</strong>
                    <ul>
                        <li>Master assertion-based verification concepts</li>
                        <li>Learn natural language to SystemVerilog translation</li>
                        <li>Understand security-centric assertion development</li>
                    </ul>
                </div>
                <div class="homework">
                    <strong>Homework Assignment:</strong>
                    <ul>
                        <li>Convert natural language security requirements to SVA</li>
                        <li>Implement assertion suite for a cryptographic module</li>
                        <li>Validate assertions using formal verification</li>
                    </ul>
                </div>
            </div>

            <div class="week">
                <h4>Week 2: Problem Solving and Practice</h4>
                <ul>
                    <li>SVA implementation review</li>
                    <li>Security assertion patterns workshop</li>
                    <li>Formal verification of assertions</li>
                    <li>Industry best practices discussion</li>
                </ul>
            </div>
        </div>

        <div class="module">
            <h3>Module 6: C2HLSC - Software to Hardware Design Bridge (Weeks 11-12)</h3>
            
            <div class="week">
                <h4>Week 1: Fundamentals and Introduction</h4>
                <div class="objectives">
                    <strong>Learning Objectives:</strong>
                    <ul>
                        <li>Understand High-Level Synthesis (HLS) principles</li>
                        <li>Learn C-to-hardware translation techniques</li>
                        <li>Master LLM-guided code transformation</li>
                    </ul>
                </div>
                <div class="homework">
                    <strong>Homework Assignment:</strong>
                    <ul>
                        <li>Transform a C algorithm (e.g., sorting, encryption) to HLS-compatible format</li>
                        <li>Optimize for area and timing constraints</li>
                        <li>Compare different optimization strategies</li>
                    </ul>
                </div>
            </div>

            <div class="week">
                <h4>Week 2: Problem Solving and Practice</h4>
                <ul>
                    <li>HLS optimization solution review</li>
                    <li>Performance analysis workshop</li>
                    <li>Area vs. timing trade-offs discussion</li>
                    <li>Advanced HLS techniques</li>
                </ul>
            </div>
        </div>

        <div class="module">
            <h3>Module 7: PrefixLLM - Specialized Circuit Design (Weeks 13-14)</h3>
            
            <div class="week">
                <h4>Week 1: Fundamentals and Introduction</h4>
                <div class="objectives">
                    <strong>Learning Objectives:</strong>
                    <ul>
                        <li>Understand prefix circuit design principles</li>
                        <li>Learn structured representation for circuit synthesis</li>
                        <li>Master design space exploration with LLMs</li>
                    </ul>
                </div>
                <div class="homework">
                    <strong>Homework Assignment:</strong>
                    <ul>
                        <li>Design optimized prefix circuits for different bit widths</li>
                        <li>Implement design space exploration framework</li>
                        <li>Compare multiple optimization objectives</li>
                    </ul>
                </div>
            </div>

            <div class="week">
                <h4>Week 2: Problem Solving and Practice</h4>
                <ul>
                    <li>Optimization results analysis</li>
                    <li>Design space exploration workshop</li>
                    <li>Multi-objective optimization discussion</li>
                    <li>Course wrap-up and future directions</li>
                </ul>
            </div>
        </div>
    </div>

    <div class="section">
        <h2>Assessment Methods</h2>
        <h3>Continuous Assessment (70%)</h3>
        <ul>
            <li>Weekly homework assignments (40%)</li>
            <li>Module quizzes (20%)</li>
            <li>Participation and engagement (10%)</li>
        </ul>
        <h3>Final Project (30%)</h3>
        <ul>
            <li>Comprehensive project integrating multiple modules</li>
            <li>Original research or advanced implementation</li>
            <li>Presentation and documentation</li>
        </ul>
    </div>

    <div class="section">
        <h2>Required Tools and Resources</h2>
        <div class="tools-grid">
            <div class="tool-item">
                <h4>Software Tools</h4>
                <ul>
                    <li>Verilator or equivalent Verilog simulator</li>
                    <li>Python environment with LLM libraries</li>
                    <li>Access to LLM APIs (OpenAI, Anthropic, etc.)</li>
                    <li>EDA tools for synthesis and verification</li>
                    <li>Git for version control</li>
                </ul>
            </div>
            <div class="tool-item">
                <h4>Hardware Requirements</h4>
                <ul>
                    <li>Computer with sufficient computational resources</li>
                    <li>GPU access recommended for training custom models</li>
                </ul>
            </div>
        </div>
    </div>

    <div class="section">
        <h2>Course Resources</h2>
        <h3>Tutorial Notebooks</h3>
        <div class="links">
            <a href="colab-scripts/AutoChip_Tutorial.ipynb" class="link">AutoChip Tutorial</a>
            <a href="colab-scripts/VeriThoughts_Tutorial.ipynb" class="link">VeriThoughts Tutorial</a>
            <a href="colab-scripts/ROME_demo.ipynb" class="link">ROME Demo</a>
            <a href="colab-scripts/LLM_Aided_Testbench_Generation_for_FSM.ipynb" class="link">Testbench Generation</a>
            <a href="colab-scripts/Hybrid_NL2SVA.ipynb" class="link">Hybrid-NL2SVA</a>
            <a href="colab-scripts/C2HLSC_Tutorial.ipynb" class="link">C2HLSC Tutorial</a>
            <a href="colab-scripts/PrefixLLM.ipynb" class="link">PrefixLLM</a>
        </div>

        <h3>Reference Papers</h3>
        <div class="links">
            <a href="https://arxiv.org/abs/2311.04887" class="link">AutoChip Paper</a>
            <a href="https://arxiv.org/abs/2505.20302" class="link">VeriThoughts Paper</a>
            <a href="https://arxiv.org/abs/2407.18276" class="link">ROME Paper</a>
            <a href="https://arxiv.org/html/2406.17132v1" class="link">LLM Testbench Paper</a>
            <a href="https://arxiv.org/pdf/2506.21569" class="link">Hybrid-NL2SVA Paper</a>
            <a href="https://arxiv.org/abs/2412.00214" class="link">C2HLSC Paper</a>
            <a href="https://arxiv.org/abs/2412.02594" class="link">PrefixLLM Paper</a>
        </div>
    </div>

    <div class="section">
        <h2>Prerequisites</h2>
        <ul>
            <li>Basic knowledge of digital logic design</li>
            <li>Familiarity with Verilog/SystemVerilog</li>
            <li>Understanding of hardware design verification concepts</li>
            <li>Programming experience (Python preferred)</li>
            <li>Basic machine learning concepts (helpful but not required)</li>
        </ul>
    </div>

    <div class="section">
        <h2>Contact Information</h2>
        <ul>
            <li><strong>Course Repository:</strong> <a href="https://github.com/FCHXWH823/LLM4ChipDesign">https://github.com/FCHXWH823/LLM4ChipDesign</a></li>
            <li><strong>Instructor:</strong> [To be filled]</li>
            <li><strong>Office Hours:</strong> [To be scheduled]</li>
        </ul>
        <p><em>This syllabus is subject to modification as the course progresses. Students will be notified of any changes in advance.</em></p>
    </div>
</body>
</html>