<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: Member List</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">AMDGPUInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::AMDGPUInstrInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8e9d09d6940701c1245397a7ec28c2bc">AMDGPUInstrInfo</a>(const AMDGPUSubtarget &amp;st)</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">buildIndirectRead</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const =0</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">buildIndirectWrite</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const =0</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">buildMovInstr</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const =0</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">calculateIndirectAddress</a>(unsigned RegIndex, unsigned Channel) const =0</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a462449198eb0df562f219f841d29555e">canFoldMemoryOperand</a>(const MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ac7786ac55ca5783c5be2120df402861c">convertToThreeAddress</a>(MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a1988e9e6385aa2257c9d1408f18d3190">DefinesPredicate</a>(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a63068a53aafda931c37ee51d51f81d41">enableClusterLoads</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a12b02ad94e9207b7ab5f4b31f97677f2">expandPostRAPseudo</a>(MachineBasicBlock::iterator MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abe926cc13402d9340ebbb5854497e704">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, int FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a910dff06c386dace309ee26d05c21cab">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, MachineInstr *LoadMI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">getIndirectAddrRegClass</a>() const =0</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">getMaskedMIMGOp</a>(uint16_t Opcode, unsigned Channels) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af714cbefd746aecf9d0ec8430c6551d8">getOpcodeAfterMemoryUnfold</a>(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">getRegisterInfo</a>() const =0</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a454ba2c0d486f4e024a61ae85dc8cc92">hasLoadFromStackSlot</a>(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">hasStoreFromStackSlot</a>(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3344db365fa06517c4ab566b17067307">insertNoop</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a06e4c55f861b4260efe0340e40475576">isCoalescableExtInstr</a>(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a50f936d6577533f4e779b4c3a3d41026">isLoadFromStackSlot</a>(const MachineInstr *MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6e1c32a98a30ffc543c1400299f6c721">isLoadFromStackSlotPostFE</a>(const MachineInstr *MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3d112b13793e75de470d7aed30ac5e60">isMov</a>(unsigned opcode) const =0</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a7feb4a5ded1ea5b4f75d1a215b505906">isPredicable</a>(MachineInstr *MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6185ff6912b2e3faa82fc0c3cdf5193f">isPredicated</a>(const MachineInstr *MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad1b3d39274708e136795255edd05e14c">isSafeToMoveRegClassDefs</a>(const TargetRegisterClass *RC) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">isStoreFromStackSlot</a>(const MachineInstr *MI, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">isStoreFromStackSlotPostFE</a>(const MachineInstr *MI, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8ee1c40e3baa101a2f61328998ee8306">loadRegFromStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2e6b4d11c9c327f04d503137853ae1da">pseudoToMCOpcode</a>(int Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a32a2cafbf119f5f8b0cabc97854ef547">ReverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af64e9283a1a8c4e0bd6d4667a6d6022b">shouldScheduleLoadsNear</a>(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">ST</a></td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aba9527d7f73ada64d93a1538f85515e7">storeRegToStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a080afba11295993b7edf9ac0df9fdd72">SubsumesPredicate</a>(const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred1, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred2) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aec5f558727a6736f97d01a260bfe5071">unfoldMemoryOperand</a>(MachineFunction &amp;MF, MachineInstr *MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2176410e446d74db1f31213fb57989b9">unfoldMemoryOperand</a>(SelectionDAG &amp;DAG, SDNode *N, SmallVectorImpl&lt; SDNode * &gt; &amp;NewNodes) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:50 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
