{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479061883706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479061883706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 02:31:23 2016 " "Processing started: Mon Nov 14 02:31:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479061883706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479061883706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PS2_KEYBOARD -c PS2_KEYBOARD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PS2_KEYBOARD -c PS2_KEYBOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479061883706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479061883894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h2l_detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file h2l_detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 H2L_DETECT_MODULE " "Found entity 1: H2L_DETECT_MODULE" {  } { { "H2L_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/PS2_KEYBOARD/H2L_DETECT_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479061883940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479061883940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_decode_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_decode_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_DECODE_MODULE " "Found entity 1: PS2_DECODE_MODULE" {  } { { "PS2_DECODE_MODULE.v" "" { Text "D:/FPGA_PROC/PS2_KEYBOARD/PS2_DECODE_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479061883940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479061883940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_MODULE " "Found entity 1: PS2_MODULE" {  } { { "PS2_MODULE.v" "" { Text "D:/FPGA_PROC/PS2_KEYBOARD/PS2_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479061883940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479061883940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file cmd_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD_CTL_MODULE " "Found entity 1: CMD_CTL_MODULE" {  } { { "CMD_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/PS2_KEYBOARD/CMD_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479061883940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479061883940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/PS2_KEYBOARD/top_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479061883940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479061883940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479061883956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_MODULE PS2_MODULE:U5 " "Elaborating entity \"PS2_MODULE\" for hierarchy \"PS2_MODULE:U5\"" {  } { { "top_module.v" "U5" { Text "D:/FPGA_PROC/PS2_KEYBOARD/top_module.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479061883972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H2L_DETECT_MODULE PS2_MODULE:U5\|H2L_DETECT_MODULE:U1 " "Elaborating entity \"H2L_DETECT_MODULE\" for hierarchy \"PS2_MODULE:U5\|H2L_DETECT_MODULE:U1\"" {  } { { "PS2_MODULE.v" "U1" { Text "D:/FPGA_PROC/PS2_KEYBOARD/PS2_MODULE.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479061883972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_DECODE_MODULE PS2_MODULE:U5\|PS2_DECODE_MODULE:U2 " "Elaborating entity \"PS2_DECODE_MODULE\" for hierarchy \"PS2_MODULE:U5\|PS2_DECODE_MODULE:U2\"" {  } { { "PS2_MODULE.v" "U2" { Text "D:/FPGA_PROC/PS2_KEYBOARD/PS2_MODULE.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479061883987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMD_CTL_MODULE CMD_CTL_MODULE:U6 " "Elaborating entity \"CMD_CTL_MODULE\" for hierarchy \"CMD_CTL_MODULE:U6\"" {  } { { "top_module.v" "U6" { Text "D:/FPGA_PROC/PS2_KEYBOARD/top_module.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479061884003 ""}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "CMD_CTL_MODULE.v(38) " "Verilog HDL error at CMD_CTL_MODULE.v(38): part-select direction is opposite from prefix index direction" {  } { { "CMD_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/PS2_KEYBOARD/CMD_CTL_MODULE.v" 38 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "" 0 -1 1479061884003 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rData CMD_CTL_MODULE.v(24) " "HDL error at CMD_CTL_MODULE.v(24): see declaration for object \"rData\"" {  } { { "CMD_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/PS2_KEYBOARD/CMD_CTL_MODULE.v" 24 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1479061884003 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CMD_CTL_MODULE:U6 " "Can't elaborate user hierarchy \"CMD_CTL_MODULE:U6\"" {  } { { "top_module.v" "U6" { Text "D:/FPGA_PROC/PS2_KEYBOARD/top_module.v" 46 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1479061884003 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479061884096 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 14 02:31:24 2016 " "Processing ended: Mon Nov 14 02:31:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479061884096 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479061884096 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479061884096 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479061884096 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479061884705 ""}
