
---------- Begin Simulation Statistics ----------
simSeconds                                   0.056574                       # Number of seconds simulated (Second)
simTicks                                  56573879000                       # Number of ticks simulated (Tick)
finalTick                                 56573879000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    293.36                       # Real time elapsed on the host (Second)
hostTickRate                                192848314                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     702076                       # Number of bytes of host memory used (Byte)
simInsts                                     48413712                       # Number of instructions simulated (Count)
simOps                                       86500844                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   165032                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     294863                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         56573880                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        97798580                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   917795                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       95044358                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   8978                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12215525                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          14470416                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 129                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            56472795                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.683011                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.034658                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  24906215     44.10%     44.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   9555529     16.92%     61.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   5488205      9.72%     70.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4773196      8.45%     79.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3365665      5.96%     85.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4817239      8.53%     93.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2539009      4.50%     98.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    811974      1.44%     99.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    215763      0.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              56472795                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   81884     25.17%     25.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     25.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     25.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     25.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     25.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     25.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     25.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     25.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     25.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     25.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     25.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      4      0.00%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     40      0.01%     25.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     25.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                   1013      0.31%     25.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    12      0.00%     25.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     25.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     25.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   12      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 1      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 169515     52.11%     77.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 72398     22.26%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               162      0.05%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              233      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1595157      1.68%      1.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      55141555     58.02%     59.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1934      0.00%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         37390      0.04%     59.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2104474      2.21%     61.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     61.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262432      0.28%     62.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.28%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7044      0.01%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       275540      0.29%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14906      0.02%     62.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       406498      0.43%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1051      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       655371      0.69%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       393272      0.41%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131078      0.14%     64.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       458757      0.48%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19409484     20.42%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9725725     10.23%     95.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2706237      2.85%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1454309      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       95044358                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.680004                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              325274                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003422                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                226261872                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               100576252                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        84059821                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  20633891                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 10358673                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         10313033                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    83456851                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     10317624                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        149882                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        1908597                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                        28566                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   98716375                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      558                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     22853298                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11540230                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    917793                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         10134                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                        14301                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3117                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72671                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           75998                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   148669                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          94606244                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      22017795                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    438114                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           33060411                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        7111381                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     11042616                       # Number of stores executed (Count)
system.cpu.numRate                           1.672260                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     94496217                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    94372854                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      67992873                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     110548841                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.668135                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.615048                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            1550                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          101085                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    48413712                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      86500844                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.168551                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.168551                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.855761                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.855761                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  147748070                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  65830281                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    10154340                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    8327695                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19825009                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   20168043                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  48471108                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835170                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       22853298                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11540230                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      9785568                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2200898                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7660919                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2836768                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146511                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4341129                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4338391                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999369                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1592482                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6169                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4029                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2140                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          623                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        12211939                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917666                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            146497                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     54880040                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.576180                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.392521                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        26690927     48.64%     48.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11988707     21.85%     70.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4424924      8.06%     78.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3712817      6.77%     85.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1018777      1.86%     87.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1300945      2.37%     89.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          499904      0.91%     90.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          999731      1.82%     92.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4243308      7.73%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     54880040                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             48413712                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               86500844                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    30064869                       # Number of memory references committed (Count)
system.cpu.commit.loads                      19316023                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6508487                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   10299427                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    79290112                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585659                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587380      1.84%      1.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     49848428     57.63%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1915      0.00%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        35091      0.04%     59.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2102037      2.43%     61.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     61.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262432      0.30%     62.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.30%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6484      0.01%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273297      0.32%     62.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13148      0.02%     62.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404764      0.47%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          453      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       655360      0.76%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393218      0.45%     64.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.15%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       458752      0.53%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16614820     19.21%     84.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9295996     10.75%     95.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2701203      3.12%     98.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1452850      1.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     86500844                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4243308                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       21134370                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          21134370                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      21134370                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         21134370                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       211219                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          211219                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       211219                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         211219                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  20175498990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  20175498990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  20175498990                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  20175498990                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21345589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21345589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21345589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21345589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.009895                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.009895                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.009895                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.009895                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 95519.337702                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 95519.337702                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 95519.337702                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 95519.337702                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        21254                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          168                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          740                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      28.721622                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           84                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        66422                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             66422                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       132911                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        132911                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       132911                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       132911                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        78308                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        78308                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        78308                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        78308                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   7484500999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   7484500999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   7484500999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   7484500999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003669                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003669                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003669                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003669                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 95577.731509                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 95577.731509                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 95577.731509                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 95577.731509                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  66358                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10421415                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10421415                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       175325                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        175325                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  17307315000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  17307315000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10596740                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10596740                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.016545                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.016545                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 98715.613860                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 98715.613860                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       132838                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       132838                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        42487                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        42487                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4688329009                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4688329009                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.004009                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.004009                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 110347.377057                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 110347.377057                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     10712955                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       10712955                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        35894                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        35894                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2868183990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2868183990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     10748849                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     10748849                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003339                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003339                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 79907.059397                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 79907.059397                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           73                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           73                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        35821                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        35821                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2796171990                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2796171990                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003333                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003333                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 78059.573714                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 78059.573714                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.496194                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             21226633                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              66870                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             317.431329                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              230000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.496194                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           57                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          411                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           42758048                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          42758048                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  6261433                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              34921431                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14227726                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                912323                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 149882                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4276726                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   792                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              100692769                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3607                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            8462152                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       58809401                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7660919                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5934902                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      47853364                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  301304                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  797                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5579                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          251                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                   8350457                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 49331                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           56472795                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.804863                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.066464                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 39855304     70.57%     70.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   993187      1.76%     72.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   802107      1.42%     73.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1227191      2.17%     75.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1491932      2.64%     78.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   849655      1.50%     80.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1679822      2.97%     83.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1237024      2.19%     85.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8336573     14.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             56472795                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.135414                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.039515                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        8347389                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8347389                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8347389                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8347389                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3068                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3068                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3068                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3068                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    297989000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    297989000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    297989000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    297989000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8350457                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8350457                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8350457                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8350457                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000367                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000367                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000367                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000367                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 97128.096480                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 97128.096480                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 97128.096480                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 97128.096480                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          718                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           10                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      71.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          740                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           740                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          740                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          740                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2328                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2328                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2328                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2328                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    238612000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    238612000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    238612000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    238612000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000279                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000279                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000279                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000279                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 102496.563574                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 102496.563574                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 102496.563574                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 102496.563574                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   2070                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8347389                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8347389                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3068                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3068                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    297989000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    297989000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8350457                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8350457                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000367                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000367                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 97128.096480                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 97128.096480                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          740                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          740                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2328                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2328                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    238612000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    238612000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000279                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000279                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 102496.563574                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 102496.563574                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.912758                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              8349716                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2327                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3588.189085                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.912758                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999659                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999659                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          155                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           27                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           16703241                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          16703241                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    11413201                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3537275                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                24610                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3117                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 791384                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    573                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19316023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.421563                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.297898                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               19153776     99.16%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2311      0.01%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2946      0.02%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 9736      0.05%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  697      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 8726      0.05%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1299      0.01%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1941      0.01%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                24547      0.13%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                28439      0.15%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              25327      0.13%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              19450      0.10%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              17015      0.09%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                674      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                398      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                393      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               7133      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1387      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2012      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1323      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1215      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1300      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                626      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                428      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                448      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                233      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                238      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                103      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                155      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                175      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1572      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19316023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                22016211                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                11042621                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7892                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       786                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8351286                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1075                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 149882                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  6930143                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2085322                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       28123499                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14408520                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4775429                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               99860323                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  9497                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 503497                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                3014354                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  44661                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              58                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           104477293                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   243024073                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                158813452                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  10191466                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              87703617                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 16773670                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  918161                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              918257                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7973090                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        149340948                       # The number of ROB reads (Count)
system.cpu.rob.writes                       199018583                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 48413712                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   86500844                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    70                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                44320                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          56756                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean         105028                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2070                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq              11384                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp             11384                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               18779                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              18779                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq            41993                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            2328                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         6724                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.victimcache.mem_side_port::system.l2cache.cpu_side_port       204568                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   211292                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       148864                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.victimcache.mem_side_port::system.l2cache.cpu_side_port      7745792                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   7894656                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            101529                       # Total snoops (Count)
system.l2bus.snoopTraffic                     6497856                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              176012                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.308314                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.461921                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    121755     69.17%     69.17% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     54247     30.82%     99.99% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                        10      0.01%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                176012                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            387480711                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             6985995                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           193700000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          136810                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        73711                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             54244                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        54234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.data              8863                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 8863                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.data             8863                       # number of overall hits (Count)
system.l2cache.overallHits::total                8863                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            2327                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           51909                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              54236                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           2327                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          51909                       # number of overall misses (Count)
system.l2cache.overallMisses::total             54236                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    231558000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   6451348745                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    6682906745                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    231558000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   6451348745                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   6682906745                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          2327                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         60772                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            63099                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         2327                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        60772                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           63099                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.854160                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.859538                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.854160                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.859538                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 99509.239364                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 124281.892254                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 123219.019563                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 99509.239364                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 124281.892254                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 123219.019563                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          101528                       # number of writebacks (Count)
system.l2cache.writebacks::total               101528                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         2327                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        51909                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          54236                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         2327                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        51909                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         54236                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    185038000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   5413161752                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   5598199752                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    185038000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   5413161752                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   5598199752                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.854160                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.859538                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.854160                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.859538                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 79517.834121                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 104281.757537                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 103219.259385                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 79517.834121                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 104281.757537                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 103219.259385                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                     47301                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         2066                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         2066                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadCleanReq.hits::cpu.data         8012                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total          8012                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.data        33981                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total        33981                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.data   4332910499                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total   4332910499                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.data        41993                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total        41993                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.data     0.809206                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.809206                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.data 127509.799564                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 127509.799564                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.data        33981                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total        33981                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.data   3653290499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total   3653290499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.data     0.809206                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.809206                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.data 107509.799564                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 107509.799564                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data           851                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              851                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data        17928                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          17928                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   2118438246                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   2118438246                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        18779                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        18779                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.954683                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.954683                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 118163.668340                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 118163.668340                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data        17928                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        17928                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   1759871253                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   1759871253                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.954683                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.954683                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 98163.278280                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 98163.278280                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.misses::cpu.inst         2327                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         2327                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    231558000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    231558000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         2327                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         2327                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 99509.239364                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 99509.239364                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         2327                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         2327                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    185038000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    185038000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79517.834121                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 79517.834121                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data         2504                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total            2504                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu.data         8880                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total          8880                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.missLatency::cpu.data        53999                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.missLatency::total        53999                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.accesses::cpu.data        11384                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total        11384                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data     0.780042                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.780042                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMissLatency::cpu.data     6.080968                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMissLatency::total     6.080968                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.mshrMisses::cpu.data         8880                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total         8880                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data    275233989                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total    275233989                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.780042                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.780042                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 30994.818581                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 30994.818581                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackClean.hits::writebacks        30193                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total        30193                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks        30193                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total        30193                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks        30059                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        30059                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        30059                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        30059                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4015.871201                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   71628                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 59905                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.195693                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               38563001                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks  4015.871201                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.980437                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.980437                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              57                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             612                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            3427                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1154313                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1154313                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     47301.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2326.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     51897.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000566890500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2739                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2739                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               167203                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               44598                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        54227                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       47301                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      54227                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     47301                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.44                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  54227                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 47301                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    43328                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    10334                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      490                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       61                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1618                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1694                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2743                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2752                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2746                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2752                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2750                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2749                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2752                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2763                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2746                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2746                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2745                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2752                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2753                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2741                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2740                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2740                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2739                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       19.776926                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      90.452302                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255           2738     99.96%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2739                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2739                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.258123                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.225528                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.058291                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1072     39.14%     39.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                40      1.46%     40.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1514     55.28%     95.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                80      2.92%     98.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                29      1.06%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 2      0.07%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 2      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2739                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  3470528                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3027264                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               61345059.97016750                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               53509924.60672531                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    56573775000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      557223.38                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       148864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      3321408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      3025280                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 2631320.366065052804                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 58709214.547582991421                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 53474855.418699502945                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2326                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        51901                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        47301                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     65545411                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2606154651                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 1326053350722                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28179.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     50213.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  28034361.87                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       148864                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      3321664                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         3470528                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       148864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       148864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      1708608                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1708608                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2326                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         51901                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            54227                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        26697                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           26697                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         2631320                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        58713740                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           61345060                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      2631320                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        2631320                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     30201358                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          30201358                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     30201358                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        2631320                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       58713740                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          91546418                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 54223                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                47270                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          3190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          3477                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          3435                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          3270                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          3341                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          3388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3514                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3399                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3701                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3260                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         3389                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         3579                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         3368                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3486                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         3338                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          2856                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2721                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3059                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3011                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          2900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          2803                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          2996                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3070                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3061                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3133                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2911                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         2902                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         3114                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         2974                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2859                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1655018812                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              271115000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2671700062                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 30522.45                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            49272.45                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                16665                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               39203                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             30.73                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            82.93                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        45610                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   142.332296                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    88.014107                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   228.824556                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        36602     80.25%     80.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         4172      9.15%     89.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          970      2.13%     91.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          532      1.17%     92.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          338      0.74%     93.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          350      0.77%     94.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          214      0.47%     94.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          187      0.41%     95.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2245      4.92%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        45610                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                3470272                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             3025280                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                61.340535                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                53.474855                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.42                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                55.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        163113300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         86666415                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       190659420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      122231520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4465359600.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   9895844670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  13391027040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    28314901965                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    500.494265                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  34610518609                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1888900000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  20074460391                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        162649200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         86423535                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       196492800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      124517880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4465359600.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   9892160760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  13394129280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    28321733055                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    500.615011                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  34621492606                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1888900000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  20063486394                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               36307                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         26697                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         20604                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2065                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              8888                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              17920                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             17920                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           36307                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       166708                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       166708                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  166708                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      6497792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      6497792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6497792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              63115                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    63115    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                63115                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           301736796                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          295816445                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         112481                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        58263                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.transDist::ReadResp            42424                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackDirty        66033                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackClean       121438                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeReq          11383                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeResp         11383                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExReq           24511                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExResp          24511                       # Transaction distribution (Count)
system.victimbus.transDist::ReadSharedReq        42428                       # Transaction distribution (Count)
system.victimbus.pktCount_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port       223057                       # Packet count per connected requestor and responder (Count)
system.victimbus.pktSize_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port      8534848                       # Cumulative packet size per connected requestor and responder (Byte)
system.victimbus.snoops                        121055                       # Total snoops (Count)
system.victimbus.snoopTraffic                 7747200                       # Total snoop traffic (Byte)
system.victimbus.snoopFanout::samples          199371                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::mean           0.304949                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::stdev          0.460387                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::0                138573     69.51%     69.51% # Request fanout histogram (Count)
system.victimbus.snoopFanout::1                 60798     30.49%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::max_value             1                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::total            199371                       # Request fanout histogram (Count)
system.victimbus.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimbus.reqLayer0.occupancy        211168996                       # Layer occupancy (ticks) (Tick)
system.victimbus.reqLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.victimbus.respLayer0.occupancy       223480692                       # Layer occupancy (ticks) (Tick)
system.victimbus.respLayer0.utilization           0.0                       # Layer utilization (Ratio)
system.victimbus.snoopLayer0.occupancy           2000                       # Layer occupancy (ticks) (Tick)
system.victimbus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.victimbus.snoop_filter.totRequests       144743                       # Total number of requests made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleRequests        77809                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.snoop_filter.totSnoops         60798                       # Total number of snoops made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleSnoops        60798                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimcache.demandHits::cpu.data          6161                       # number of demand (read+write) hits (Count)
system.victimcache.demandHits::total             6161                       # number of demand (read+write) hits (Count)
system.victimcache.overallHits::cpu.data         6161                       # number of overall hits (Count)
system.victimcache.overallHits::total            6161                       # number of overall hits (Count)
system.victimcache.demandMisses::cpu.data        60773                       # number of demand (read+write) misses (Count)
system.victimcache.demandMisses::total          60773                       # number of demand (read+write) misses (Count)
system.victimcache.overallMisses::cpu.data        60773                       # number of overall misses (Count)
system.victimcache.overallMisses::total         60773                       # number of overall misses (Count)
system.victimcache.demandMissLatency::cpu.data   6717721000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.demandMissLatency::total   6717721000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.overallMissLatency::cpu.data   6717721000                       # number of overall miss ticks (Tick)
system.victimcache.overallMissLatency::total   6717721000                       # number of overall miss ticks (Tick)
system.victimcache.demandAccesses::cpu.data        66934                       # number of demand (read+write) accesses (Count)
system.victimcache.demandAccesses::total        66934                       # number of demand (read+write) accesses (Count)
system.victimcache.overallAccesses::cpu.data        66934                       # number of overall (read+write) accesses (Count)
system.victimcache.overallAccesses::total        66934                       # number of overall (read+write) accesses (Count)
system.victimcache.demandMissRate::cpu.data     0.907954                       # miss rate for demand accesses (Ratio)
system.victimcache.demandMissRate::total     0.907954                       # miss rate for demand accesses (Ratio)
system.victimcache.overallMissRate::cpu.data     0.907954                       # miss rate for overall accesses (Ratio)
system.victimcache.overallMissRate::total     0.907954                       # miss rate for overall accesses (Ratio)
system.victimcache.demandAvgMissLatency::cpu.data 110537.919800                       # average overall miss latency ((Cycle/Count))
system.victimcache.demandAvgMissLatency::total 110537.919800                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::cpu.data 110537.919800                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::total 110537.919800                       # average overall miss latency ((Cycle/Count))
system.victimcache.blockedCycles::no_mshrs        19146                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCauses::no_mshrs          607                       # number of times access was blocked (Count)
system.victimcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.victimcache.avgBlocked::no_mshrs     31.542010                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.writebacks::writebacks       121029                       # number of writebacks (Count)
system.victimcache.writebacks::total           121029                       # number of writebacks (Count)
system.victimcache.demandMshrMisses::cpu.data        60773                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.demandMshrMisses::total        60773                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.overallMshrMisses::cpu.data        60773                       # number of overall MSHR misses (Count)
system.victimcache.overallMshrMisses::total        60773                       # number of overall MSHR misses (Count)
system.victimcache.demandMshrMissLatency::cpu.data   6717721000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.demandMshrMissLatency::total   6717721000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::cpu.data   6717721000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::total   6717721000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.demandMshrMissRate::cpu.data     0.907954                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.demandMshrMissRate::total     0.907954                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.overallMshrMissRate::cpu.data     0.907954                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.overallMshrMissRate::total     0.907954                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.demandAvgMshrMissLatency::cpu.data 110537.919800                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.demandAvgMshrMissLatency::total 110537.919800                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::cpu.data 110537.919800                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::total 110537.919800                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.replacements                 60257                       # number of replacements (Count)
system.victimcache.ReadExReq.hits::cpu.data         5731                       # number of ReadExReq hits (Count)
system.victimcache.ReadExReq.hits::total         5731                       # number of ReadExReq hits (Count)
system.victimcache.ReadExReq.misses::cpu.data        18780                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.misses::total        18780                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.missLatency::cpu.data   2157195000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.missLatency::total   2157195000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.accesses::cpu.data        24511                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.accesses::total        24511                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.missRate::cpu.data     0.766187                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.missRate::total     0.766187                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMissLatency::cpu.data 114866.613419                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMissLatency::total 114866.613419                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.mshrMisses::cpu.data        18780                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMisses::total        18780                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMissLatency::cpu.data   2157195000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissLatency::total   2157195000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissRate::cpu.data     0.766187                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.mshrMissRate::total     0.766187                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMshrMissLatency::cpu.data 114866.613419                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMshrMissLatency::total 114866.613419                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.hits::cpu.data          430                       # number of ReadSharedReq hits (Count)
system.victimcache.ReadSharedReq.hits::total          430                       # number of ReadSharedReq hits (Count)
system.victimcache.ReadSharedReq.misses::cpu.data        41993                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.misses::total        41993                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.missLatency::cpu.data   4560526000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.missLatency::total   4560526000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.accesses::cpu.data        42423                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.accesses::total        42423                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.missRate::cpu.data     0.989864                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.missRate::total     0.989864                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMissLatency::cpu.data 108602.052723                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMissLatency::total 108602.052723                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.mshrMisses::cpu.data        41993                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMisses::total        41993                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMissLatency::cpu.data   4560526000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissLatency::total   4560526000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissRate::cpu.data     0.989864                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.mshrMissRate::total     0.989864                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMshrMissLatency::cpu.data 108602.052723                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMshrMissLatency::total 108602.052723                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.misses::cpu.data        11383                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.misses::total        11383                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.accesses::cpu.data        11383                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.accesses::total        11383                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMisses::cpu.data        11383                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMisses::total        11383                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMissLatency::cpu.data    530690000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissLatency::total    530690000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.avgMshrMissLatency::cpu.data 46621.277343                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.avgMshrMissLatency::total 46621.277343                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.WritebackClean.hits::writebacks        30464                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.hits::total        30464                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.accesses::writebacks        30464                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackClean.accesses::total        30464                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.hits::writebacks        35958                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.hits::total        35958                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.accesses::writebacks        35958                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.accesses::total        35958                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimcache.tags.tagsInUse            3.997778                       # Average ticks per tags in use ((Tick/Count))
system.victimcache.tags.totalRefs               72584                       # Total number of references to valid blocks. (Count)
system.victimcache.tags.sampledRefs             66422                       # Sample count of references to valid blocks. (Count)
system.victimcache.tags.avgRefs              1.092770                       # Average number of references to valid blocks. ((Count/Count))
system.victimcache.tags.warmupTick           13529000                       # The tick when the warmup percentage was hit. (Tick)
system.victimcache.tags.occupancies::writebacks     3.997778                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.victimcache.tags.avgOccs::writebacks     0.999444                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.avgOccs::total       0.999444                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.occupanciesTaskId::1024            4                       # Occupied blocks per task id (Count)
system.victimcache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.victimcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.victimcache.tags.tagAccesses            645378                       # Number of tag accesses (Count)
system.victimcache.tags.dataAccesses           645378                       # Number of data accesses (Count)
system.victimcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56573879000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
