

================================================================
== Vivado HLS Report for 'Loop_Xpose_Row_Outer'
================================================================
* Date:           Wed Apr 20 16:15:28 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.58|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  133|  133|  133|  133|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |  131|  131|         6|          2|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    962|   2151|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    123|
|Register         |        -|      -|    392|     32|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|   1354|   2306|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      3|     13|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+-----+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+-----+-----+------------+------------+
    |i_fu_187_p2                    |     +    |      0|   17|    9|           1|           4|
    |indvar_flatten_next_fu_120_p2  |     +    |      0|   26|   12|           7|           1|
    |j_fu_126_p2                    |     +    |      0|   17|    9|           1|           4|
    |tmp_8_fu_176_p2                |     +    |      0|   29|   13|           8|           8|
    |p_demorgan_fu_261_p2           |    and   |      0|    0|  128|         128|         128|
    |tmp_46_fu_311_p2               |    and   |      0|    0|  128|         128|         128|
    |tmp_47_fu_317_p2               |    and   |      0|    0|  128|         128|         128|
    |exitcond_flatten_fu_114_p2     |   icmp   |      0|    0|    4|           7|           8|
    |tmp_28_fu_205_p2               |   icmp   |      0|    0|    4|           7|           7|
    |tmp_s_fu_132_p2                |   icmp   |      0|    0|    2|           4|           5|
    |tmp_44_fu_255_p2               |   lshr   |      0|  291|  423|           2|         128|
    |ap_block_state1                |    or    |      0|    0|    2|           1|           1|
    |col_inbuf_d0                   |    or    |      0|    0|  128|         128|         128|
    |tmp_4_fu_199_p2                |    or    |      0|    0|    7|           7|           4|
    |i_1_i_mid2_fu_138_p3           |  select  |      0|    0|    4|           1|           1|
    |j_0_i_cast8_mid2_v_fu_146_p3   |  select  |      0|    0|    4|           1|           4|
    |tmp_33_fu_219_p3               |  select  |      0|    0|    8|           1|           8|
    |tmp_34_fu_227_p3               |  select  |      0|    0|    8|           1|           8|
    |tmp_35_fu_275_p3               |  select  |      0|    0|    8|           1|           8|
    |tmp_42_fu_300_p3               |  select  |      0|    0|  128|           1|         128|
    |tmp_40_fu_285_p2               |    shl   |      0|  291|  423|         128|         128|
    |tmp_43_fu_249_p2               |    shl   |      0|  291|  423|           2|         128|
    |ap_enable_pp0                  |    xor   |      0|    0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|    0|    2|           1|           2|
    |tmp_32_fu_270_p2               |    xor   |      0|    0|    8|           8|           7|
    |tmp_36_fu_235_p2               |    xor   |      0|    0|    8|           8|           7|
    |tmp_45_fu_306_p2               |    xor   |      0|    0|  128|         128|           2|
    +-------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                          |          |      0|  962| 2151|         839|        1115|
    +-------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |col_inbuf_address0           |  15|          3|    3|          9|
    |i_1_i_phi_fu_106_p4          |   9|          2|    4|          8|
    |i_1_i_reg_102                |   9|          2|    4|          8|
    |indvar_flatten_phi_fu_83_p4  |   9|          2|    7|         14|
    |indvar_flatten_reg_79        |   9|          2|    7|         14|
    |j_0_i_phi_fu_94_p4           |   9|          2|    4|          8|
    |j_0_i_reg_90                 |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 123|         26|   37|         80|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                |    4|   0|    4|          0|
    |ap_done_reg                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |    1|   0|    1|          0|
    |ap_reg_pp0_iter2_col_inbuf_addr_reg_361  |    3|   0|    3|          0|
    |col_inbuf_addr_reg_361                   |    3|   0|    3|          0|
    |exitcond_flatten_reg_329                 |    1|   0|    1|          0|
    |i_1_i_mid2_reg_338                       |    4|   0|    4|          0|
    |i_1_i_reg_102                            |    4|   0|    4|          0|
    |i_reg_366                                |    4|   0|    4|          0|
    |indvar_flatten_next_reg_333              |    7|   0|    7|          0|
    |indvar_flatten_reg_79                    |    7|   0|    7|          0|
    |j_0_i_cast8_mid2_v_reg_344               |    4|   0|    4|          0|
    |j_0_i_reg_90                             |    4|   0|    4|          0|
    |p_demorgan_reg_388                       |  128|   0|  128|          0|
    |row_outbuf_i_load_reg_371                |   16|   0|   16|          0|
    |tmp_27_reg_351                           |    3|   0|    3|          0|
    |tmp_28_reg_376                           |    1|   0|    1|          0|
    |tmp_29_reg_382                           |    3|   0|    8|          5|
    |tmp_40_reg_394                           |  128|   0|  128|          0|
    |exitcond_flatten_reg_329                 |   64|  32|    1|          0|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    |  392|  32|  334|          5|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Loop_Xpose_Row_Outer | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Loop_Xpose_Row_Outer | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Loop_Xpose_Row_Outer | return value |
|ap_done                | out |    1| ap_ctrl_hs | Loop_Xpose_Row_Outer | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Loop_Xpose_Row_Outer | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Loop_Xpose_Row_Outer | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Loop_Xpose_Row_Outer | return value |
|row_outbuf_i_address0  | out |    6|  ap_memory |     row_outbuf_i     |     array    |
|row_outbuf_i_ce0       | out |    1|  ap_memory |     row_outbuf_i     |     array    |
|row_outbuf_i_q0        |  in |   16|  ap_memory |     row_outbuf_i     |     array    |
|col_inbuf_address0     | out |    3|  ap_memory |       col_inbuf      |     array    |
|col_inbuf_ce0          | out |    1|  ap_memory |       col_inbuf      |     array    |
|col_inbuf_we0          | out |    1|  ap_memory |       col_inbuf      |     array    |
|col_inbuf_d0           | out |  128|  ap_memory |       col_inbuf      |     array    |
|col_inbuf_q0           |  in |  128|  ap_memory |       col_inbuf      |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 2, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_9 (3)  [1/1] 1.59ns
newFuncRoot:0  br label %0


 <State 2>: 2.91ns
ST_2: indvar_flatten (5)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader2.i ]

ST_2: j_0_i (6)  [1/1] 0.00ns  loc: dct.c:37->dct.c:87
:1  %j_0_i = phi i4 [ 0, %newFuncRoot ], [ %j_0_i_cast8_mid2_v, %.preheader2.i ]

ST_2: i_1_i (7)  [1/1] 0.00ns
:2  %i_1_i = phi i4 [ 0, %newFuncRoot ], [ %i, %.preheader2.i ]

ST_2: exitcond_flatten (8)  [1/1] 2.91ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next (9)  [1/1] 2.32ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: StgValue_15 (10)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %.preheader1.i.exitStub, label %.preheader2.i


 <State 3>: 5.17ns
ST_3: j (12)  [1/1] 2.35ns  loc: dct.c:37->dct.c:87
.preheader2.i:0  %j = add i4 1, %j_0_i

ST_3: tmp_s (15)  [1/1] 3.10ns  loc: dct.c:39->dct.c:87
.preheader2.i:3  %tmp_s = icmp eq i4 %i_1_i, -8

ST_3: i_1_i_mid2 (16)  [1/1] 2.07ns  loc: dct.c:39->dct.c:87
.preheader2.i:4  %i_1_i_mid2 = select i1 %tmp_s, i4 0, i4 %i_1_i

ST_3: j_0_i_cast8_mid2_v (17)  [1/1] 2.07ns  loc: dct.c:37->dct.c:87
.preheader2.i:5  %j_0_i_cast8_mid2_v = select i1 %tmp_s, i4 %j, i4 %j_0_i

ST_3: tmp_27 (31)  [1/1] 0.00ns  loc: dct.c:39->dct.c:87
.preheader2.i:19  %tmp_27 = trunc i4 %i_1_i_mid2 to i3


 <State 4>: 5.57ns
ST_4: j_0_i_cast8_mid2 (18)  [1/1] 0.00ns  loc: dct.c:37->dct.c:87
.preheader2.i:6  %j_0_i_cast8_mid2 = zext i4 %j_0_i_cast8_mid2_v to i32

ST_4: j_0_i_cast8_mid2_cas (19)  [1/1] 0.00ns  loc: dct.c:37->dct.c:87
.preheader2.i:7  %j_0_i_cast8_mid2_cas = zext i4 %j_0_i_cast8_mid2_v to i8

ST_4: tmp (20)  [1/1] 0.00ns  loc: dct.c:39->dct.c:87
.preheader2.i:8  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_i_mid2, i3 0)

ST_4: tmp_7_cast (21)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:9  %tmp_7_cast = zext i7 %tmp to i8

ST_4: tmp_8 (22)  [1/1] 2.32ns  loc: dct.c:40->dct.c:87
.preheader2.i:10  %tmp_8 = add i8 %tmp_7_cast, %j_0_i_cast8_mid2_cas

ST_4: tmp_8_cast (23)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:11  %tmp_8_cast = zext i8 %tmp_8 to i32

ST_4: row_outbuf_i_addr (24)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:12  %row_outbuf_i_addr = getelementptr [64 x i16]* %row_outbuf_i, i32 0, i32 %tmp_8_cast

ST_4: row_outbuf_i_load (28)  [2/2] 3.25ns  loc: dct.c:40->dct.c:87
.preheader2.i:16  %row_outbuf_i_load = load i16* %row_outbuf_i_addr, align 2

ST_4: col_inbuf_addr (29)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:17  %col_inbuf_addr = getelementptr [8 x i128]* %col_inbuf, i32 0, i32 %j_0_i_cast8_mid2

ST_4: i (58)  [1/1] 2.35ns  loc: dct.c:39->dct.c:87
.preheader2.i:46  %i = add i4 1, %i_1_i_mid2


 <State 5>: 6.06ns
ST_5: row_outbuf_i_load (28)  [1/2] 3.25ns  loc: dct.c:40->dct.c:87
.preheader2.i:16  %row_outbuf_i_load = load i16* %row_outbuf_i_addr, align 2

ST_5: tmp_3 (32)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:20  %tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_27, i4 0)

ST_5: tmp_4 (33)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:21  %tmp_4 = or i7 %tmp_3, 15

ST_5: tmp_28 (34)  [1/1] 2.91ns  loc: dct.c:40->dct.c:87
.preheader2.i:22  %tmp_28 = icmp ugt i7 %tmp_3, %tmp_4

ST_5: tmp_29 (35)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:23  %tmp_29 = zext i7 %tmp_3 to i8

ST_5: tmp_30 (36)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:24  %tmp_30 = zext i7 %tmp_4 to i8

ST_5: tmp_33 (39)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node p_demorgan)
.preheader2.i:27  %tmp_33 = select i1 %tmp_28, i8 %tmp_29, i8 %tmp_30

ST_5: tmp_34 (40)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node p_demorgan)
.preheader2.i:28  %tmp_34 = select i1 %tmp_28, i8 %tmp_30, i8 %tmp_29

ST_5: tmp_36 (42)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node p_demorgan)
.preheader2.i:30  %tmp_36 = xor i8 %tmp_33, 127

ST_5: tmp_38 (44)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node p_demorgan)
.preheader2.i:32  %tmp_38 = zext i8 %tmp_34 to i128

ST_5: tmp_39 (45)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node p_demorgan)
.preheader2.i:33  %tmp_39 = zext i8 %tmp_36 to i128

ST_5: tmp_43 (49)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node p_demorgan)
.preheader2.i:37  %tmp_43 = shl i128 -1, %tmp_38

ST_5: tmp_44 (50)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node p_demorgan)
.preheader2.i:38  %tmp_44 = lshr i128 -1, %tmp_39

ST_5: p_demorgan (51)  [1/1] 3.15ns  loc: dct.c:40->dct.c:87 (out node of the LUT)
.preheader2.i:39  %p_demorgan = and i128 %tmp_43, %tmp_44


 <State 6>: 3.99ns
ST_6: col_inbuf_load (30)  [2/2] 3.25ns  loc: dct.c:40->dct.c:87
.preheader2.i:18  %col_inbuf_load = load i128* %col_inbuf_addr, align 8

ST_6: tmp_31 (37)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node tmp_40)
.preheader2.i:25  %tmp_31 = zext i16 %row_outbuf_i_load to i128

ST_6: tmp_32 (38)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node tmp_40)
.preheader2.i:26  %tmp_32 = xor i8 %tmp_29, 127

ST_6: tmp_35 (41)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node tmp_40)
.preheader2.i:29  %tmp_35 = select i1 %tmp_28, i8 %tmp_32, i8 %tmp_29

ST_6: tmp_37 (43)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node tmp_40)
.preheader2.i:31  %tmp_37 = zext i8 %tmp_35 to i128

ST_6: tmp_40 (46)  [1/1] 3.99ns  loc: dct.c:40->dct.c:87 (out node of the LUT)
.preheader2.i:34  %tmp_40 = shl i128 %tmp_31, %tmp_37


 <State 7>: 8.58ns
ST_7: StgValue_51 (13)  [1/1] 0.00ns
.preheader2.i:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop)

ST_7: empty (14)  [1/1] 0.00ns
.preheader2.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_7: StgValue_53 (25)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:13  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind

ST_7: tmp_2 (26)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:14  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str6) nounwind

ST_7: StgValue_55 (27)  [1/1] 0.00ns  loc: dct.c:41->dct.c:87
.preheader2.i:15  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: col_inbuf_load (30)  [1/2] 3.25ns  loc: dct.c:40->dct.c:87
.preheader2.i:18  %col_inbuf_load = load i128* %col_inbuf_addr, align 8

ST_7: tmp_41 (47)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node tmp_48)
.preheader2.i:35  %tmp_41 = call i128 @llvm.part.select.i128(i128 %tmp_40, i32 127, i32 0)

ST_7: tmp_42 (48)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node tmp_48)
.preheader2.i:36  %tmp_42 = select i1 %tmp_28, i128 %tmp_41, i128 %tmp_40

ST_7: tmp_45 (52)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node tmp_48)
.preheader2.i:40  %tmp_45 = xor i128 %p_demorgan, -1

ST_7: tmp_46 (53)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node tmp_48)
.preheader2.i:41  %tmp_46 = and i128 %col_inbuf_load, %tmp_45

ST_7: tmp_47 (54)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87 (grouped into LUT with out node tmp_48)
.preheader2.i:42  %tmp_47 = and i128 %tmp_42, %p_demorgan

ST_7: tmp_48 (55)  [1/1] 2.07ns  loc: dct.c:40->dct.c:87 (out node of the LUT)
.preheader2.i:43  %tmp_48 = or i128 %tmp_46, %tmp_47

ST_7: StgValue_63 (56)  [1/1] 3.25ns  loc: dct.c:40->dct.c:87
.preheader2.i:44  store i128 %tmp_48, i128* %col_inbuf_addr, align 8

ST_7: empty_26 (57)  [1/1] 0.00ns  loc: dct.c:40->dct.c:87
.preheader2.i:45  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str6, i32 %tmp_2) nounwind

ST_7: StgValue_65 (59)  [1/1] 0.00ns
.preheader2.i:47  br label %0


 <State 8>: 0.00ns
ST_8: StgValue_66 (61)  [1/1] 0.00ns
.preheader1.i.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row_outbuf_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9           (br               ) [ 011111110]
indvar_flatten       (phi              ) [ 001000000]
j_0_i                (phi              ) [ 001100000]
i_1_i                (phi              ) [ 001100000]
exitcond_flatten     (icmp             ) [ 001111110]
indvar_flatten_next  (add              ) [ 011111110]
StgValue_15          (br               ) [ 000000000]
j                    (add              ) [ 000000000]
tmp_s                (icmp             ) [ 000000000]
i_1_i_mid2           (select           ) [ 001010000]
j_0_i_cast8_mid2_v   (select           ) [ 011111110]
tmp_27               (trunc            ) [ 001111000]
j_0_i_cast8_mid2     (zext             ) [ 000000000]
j_0_i_cast8_mid2_cas (zext             ) [ 000000000]
tmp                  (bitconcatenate   ) [ 000000000]
tmp_7_cast           (zext             ) [ 000000000]
tmp_8                (add              ) [ 000000000]
tmp_8_cast           (zext             ) [ 000000000]
row_outbuf_i_addr    (getelementptr    ) [ 000101000]
col_inbuf_addr       (getelementptr    ) [ 001101110]
i                    (add              ) [ 011101110]
row_outbuf_i_load    (load             ) [ 001000100]
tmp_3                (bitconcatenate   ) [ 000000000]
tmp_4                (or               ) [ 000000000]
tmp_28               (icmp             ) [ 001100110]
tmp_29               (zext             ) [ 001000100]
tmp_30               (zext             ) [ 000000000]
tmp_33               (select           ) [ 000000000]
tmp_34               (select           ) [ 000000000]
tmp_36               (xor              ) [ 000000000]
tmp_38               (zext             ) [ 000000000]
tmp_39               (zext             ) [ 000000000]
tmp_43               (shl              ) [ 000000000]
tmp_44               (lshr             ) [ 000000000]
p_demorgan           (and              ) [ 001100110]
tmp_31               (zext             ) [ 000000000]
tmp_32               (xor              ) [ 000000000]
tmp_35               (select           ) [ 000000000]
tmp_37               (zext             ) [ 000000000]
tmp_40               (shl              ) [ 000100010]
StgValue_51          (specloopname     ) [ 000000000]
empty                (speclooptripcount) [ 000000000]
StgValue_53          (specloopname     ) [ 000000000]
tmp_2                (specregionbegin  ) [ 000000000]
StgValue_55          (specpipeline     ) [ 000000000]
col_inbuf_load       (load             ) [ 000000000]
tmp_41               (partselect       ) [ 000000000]
tmp_42               (select           ) [ 000000000]
tmp_45               (xor              ) [ 000000000]
tmp_46               (and              ) [ 000000000]
tmp_47               (and              ) [ 000000000]
tmp_48               (or               ) [ 000000000]
StgValue_63          (store            ) [ 000000000]
empty_26             (specregionend    ) [ 000000000]
StgValue_65          (br               ) [ 011111110]
StgValue_66          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row_outbuf_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_outbuf_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_inbuf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="row_outbuf_i_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_i_addr/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="66" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_i_load/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="col_inbuf_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="128" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="2"/>
<pin id="77" dir="0" index="1" bw="128" slack="0"/>
<pin id="78" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="col_inbuf_load/6 StgValue_63/7 "/>
</bind>
</comp>

<comp id="79" class="1005" name="indvar_flatten_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="1"/>
<pin id="81" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="indvar_flatten_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="7" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="j_0_i_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="1"/>
<pin id="92" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_0_i_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="4" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i_1_i_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="1"/>
<pin id="104" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_1_i_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="4" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_i/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="exitcond_flatten_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="7" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_next_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="1"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_1_i_mid2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="1"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_i_mid2/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="j_0_i_cast8_mid2_v_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="1"/>
<pin id="150" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_0_i_cast8_mid2_v/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_27_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_0_i_cast8_mid2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_i_cast8_mid2/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="j_0_i_cast8_mid2_cas_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="1"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_i_cast8_mid2_cas/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="1"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_7_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_8_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_8_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="1"/>
<pin id="190" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="2"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_4_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="7" slack="0"/>
<pin id="202" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_28_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_29_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_30_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_33_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="0" index="2" bw="8" slack="0"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_34_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_36_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_38_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_39_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_43_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_44_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_demorgan_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="128" slack="0"/>
<pin id="263" dir="0" index="1" bw="128" slack="0"/>
<pin id="264" dir="1" index="2" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_31_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="1"/>
<pin id="269" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_32_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_35_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="0" index="2" bw="8" slack="1"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_35/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_37_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_40_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_40/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_41_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="128" slack="0"/>
<pin id="293" dir="0" index="1" bw="128" slack="1"/>
<pin id="294" dir="0" index="2" bw="8" slack="0"/>
<pin id="295" dir="0" index="3" bw="1" slack="0"/>
<pin id="296" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_42_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="2"/>
<pin id="302" dir="0" index="1" bw="128" slack="0"/>
<pin id="303" dir="0" index="2" bw="128" slack="1"/>
<pin id="304" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_45_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="128" slack="2"/>
<pin id="308" dir="0" index="1" bw="128" slack="0"/>
<pin id="309" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_45/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_46_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="128" slack="0"/>
<pin id="313" dir="0" index="1" bw="128" slack="0"/>
<pin id="314" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_47_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="128" slack="0"/>
<pin id="319" dir="0" index="1" bw="128" slack="2"/>
<pin id="320" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_47/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_48_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="128" slack="0"/>
<pin id="324" dir="0" index="1" bw="128" slack="0"/>
<pin id="325" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_48/7 "/>
</bind>
</comp>

<comp id="329" class="1005" name="exitcond_flatten_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="333" class="1005" name="indvar_flatten_next_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_1_i_mid2_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="1"/>
<pin id="340" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i_mid2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="j_0_i_cast8_mid2_v_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i_cast8_mid2_v "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_27_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="2"/>
<pin id="353" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="356" class="1005" name="row_outbuf_i_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="1"/>
<pin id="358" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_i_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="col_inbuf_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="2"/>
<pin id="363" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="col_inbuf_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="i_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="1"/>
<pin id="368" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="371" class="1005" name="row_outbuf_i_load_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="1"/>
<pin id="373" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_i_load "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_28_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_29_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="388" class="1005" name="p_demorgan_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="128" slack="2"/>
<pin id="390" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="p_demorgan "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_40_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="128" slack="1"/>
<pin id="396" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="94" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="106" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="118"><net_src comp="83" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="83" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="90" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="102" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="102" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="132" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="126" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="90" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="138" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="158" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="175"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="162" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="192" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="192" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="199" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="205" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="211" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="215" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="205" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="215" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="211" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="219" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="227" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="235" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="241" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="245" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="249" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="267" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="20" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="305"><net_src comp="291" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="75" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="300" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="311" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="322" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="332"><net_src comp="114" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="120" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="341"><net_src comp="138" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="347"><net_src comp="146" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="354"><net_src comp="154" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="359"><net_src comp="56" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="364"><net_src comp="68" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="369"><net_src comp="187" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="374"><net_src comp="63" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="379"><net_src comp="205" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="385"><net_src comp="211" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="391"><net_src comp="261" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="397"><net_src comp="285" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="300" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_inbuf | {7 }
 - Input state : 
	Port: Loop_Xpose_Row_Outer : row_outbuf_i | {4 5 }
	Port: Loop_Xpose_Row_Outer : col_inbuf | {6 7 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_15 : 2
	State 3
		i_1_i_mid2 : 1
		j_0_i_cast8_mid2_v : 1
		tmp_27 : 2
	State 4
		tmp_7_cast : 1
		tmp_8 : 2
		tmp_8_cast : 3
		row_outbuf_i_addr : 4
		row_outbuf_i_load : 5
		col_inbuf_addr : 1
	State 5
		tmp_4 : 1
		tmp_28 : 1
		tmp_29 : 1
		tmp_30 : 1
		tmp_33 : 2
		tmp_34 : 2
		tmp_36 : 3
		tmp_38 : 3
		tmp_39 : 3
		tmp_43 : 4
		tmp_44 : 4
		p_demorgan : 5
	State 6
		tmp_37 : 1
		tmp_40 : 2
	State 7
		tmp_42 : 1
		tmp_47 : 2
		tmp_48 : 2
		StgValue_63 : 2
		empty_26 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      p_demorgan_fu_261      |    0    |   128   |
|    and   |        tmp_46_fu_311        |    0    |   128   |
|          |        tmp_47_fu_317        |    0    |   128   |
|----------|-----------------------------|---------|---------|
|          |      i_1_i_mid2_fu_138      |    0    |    4    |
|          |  j_0_i_cast8_mid2_v_fu_146  |    0    |    4    |
|  select  |        tmp_33_fu_219        |    0    |    8    |
|          |        tmp_34_fu_227        |    0    |    8    |
|          |        tmp_35_fu_275        |    0    |    8    |
|          |        tmp_42_fu_300        |    0    |   128   |
|----------|-----------------------------|---------|---------|
|          |        tmp_36_fu_235        |    0    |    8    |
|    xor   |        tmp_32_fu_270        |    0    |    8    |
|          |        tmp_45_fu_306        |    0    |   128   |
|----------|-----------------------------|---------|---------|
|          |  indvar_flatten_next_fu_120 |    26   |    12   |
|    add   |           j_fu_126          |    17   |    9    |
|          |         tmp_8_fu_176        |    26   |    12   |
|          |           i_fu_187          |    17   |    9    |
|----------|-----------------------------|---------|---------|
|    or    |         tmp_4_fu_199        |    0    |    0    |
|          |        tmp_48_fu_322        |    0    |   128   |
|----------|-----------------------------|---------|---------|
|    shl   |        tmp_43_fu_249        |    24   |    17   |
|          |        tmp_40_fu_285        |    51   |    35   |
|----------|-----------------------------|---------|---------|
|   lshr   |        tmp_44_fu_255        |    27   |    19   |
|----------|-----------------------------|---------|---------|
|          |   exitcond_flatten_fu_114   |    0    |    4    |
|   icmp   |         tmp_s_fu_132        |    0    |    2    |
|          |        tmp_28_fu_205        |    0    |    4    |
|----------|-----------------------------|---------|---------|
|   trunc  |        tmp_27_fu_154        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   j_0_i_cast8_mid2_fu_158   |    0    |    0    |
|          | j_0_i_cast8_mid2_cas_fu_162 |    0    |    0    |
|          |      tmp_7_cast_fu_172      |    0    |    0    |
|          |      tmp_8_cast_fu_182      |    0    |    0    |
|   zext   |        tmp_29_fu_211        |    0    |    0    |
|          |        tmp_30_fu_215        |    0    |    0    |
|          |        tmp_38_fu_241        |    0    |    0    |
|          |        tmp_39_fu_245        |    0    |    0    |
|          |        tmp_31_fu_267        |    0    |    0    |
|          |        tmp_37_fu_281        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|          tmp_fu_165         |    0    |    0    |
|          |         tmp_3_fu_192        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|        tmp_41_fu_291        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   188   |   939   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   col_inbuf_addr_reg_361  |    3   |
|  exitcond_flatten_reg_329 |    1   |
|     i_1_i_mid2_reg_338    |    4   |
|       i_1_i_reg_102       |    4   |
|         i_reg_366         |    4   |
|indvar_flatten_next_reg_333|    7   |
|   indvar_flatten_reg_79   |    7   |
| j_0_i_cast8_mid2_v_reg_344|    4   |
|        j_0_i_reg_90       |    4   |
|     p_demorgan_reg_388    |   128  |
| row_outbuf_i_addr_reg_356 |    6   |
| row_outbuf_i_load_reg_371 |   16   |
|       tmp_27_reg_351      |    3   |
|       tmp_28_reg_376      |    1   |
|       tmp_29_reg_382      |    8   |
|       tmp_40_reg_394      |   128  |
+---------------------------+--------+
|           Total           |   328  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   6  |   12   ||    9    |
|   j_0_i_reg_90   |  p0  |   2  |   4  |    8   ||    9    |
|   i_1_i_reg_102  |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   188  |   939  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   328  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   516  |   966  |
+-----------+--------+--------+--------+
