Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Garza\Desktop\p1soQ20.1\daniel_garcia\cpu\cpu.qsys --block-symbol-file --output-directory=C:\Users\Garza\Desktop\p1soQ20.1\daniel_garcia\cpu\cpu --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading cpu/cpu.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pio_auto_manual_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_auto_manual_0
Progress: Adding pio_continue_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_continue_0
Progress: Adding pio_display1_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display1_0
Progress: Adding pio_display2_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display2_0
Progress: Adding pio_display3_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display3_0
Progress: Adding pio_display4_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display4_0
Progress: Adding pio_display5_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display5_0
Progress: Adding pio_display6_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display6_0
Progress: Adding pio_left_right_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_left_right_0
Progress: Adding pio_ready_rsa_filter_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_ready_rsa_filter_0
Progress: Adding pio_set_value_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_set_value_0
Progress: Adding pio_up_down_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_up_down_0
Progress: Adding ram_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module ram_0
Progress: Adding rom_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module rom_0
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_100ms_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_100ms_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: cpu.pio_auto_manual_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_continue_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_left_right_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_set_value_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_up_down_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: cpu.new_sdram_controller_0: new_sdram_controller_0.wire must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Garza\Desktop\p1soQ20.1\daniel_garcia\cpu\cpu.qsys --synthesis=VERILOG --output-directory=C:\Users\Garza\Desktop\p1soQ20.1\daniel_garcia\cpu\cpu\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading cpu/cpu.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pio_auto_manual_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_auto_manual_0
Progress: Adding pio_continue_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_continue_0
Progress: Adding pio_display1_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display1_0
Progress: Adding pio_display2_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display2_0
Progress: Adding pio_display3_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display3_0
Progress: Adding pio_display4_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display4_0
Progress: Adding pio_display5_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display5_0
Progress: Adding pio_display6_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display6_0
Progress: Adding pio_left_right_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_left_right_0
Progress: Adding pio_ready_rsa_filter_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_ready_rsa_filter_0
Progress: Adding pio_set_value_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_set_value_0
Progress: Adding pio_up_down_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_up_down_0
Progress: Adding ram_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module ram_0
Progress: Adding rom_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module rom_0
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_100ms_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_100ms_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: cpu.pio_auto_manual_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_continue_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_left_right_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_set_value_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.pio_up_down_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: cpu.new_sdram_controller_0: new_sdram_controller_0.wire must be exported, or connected to a matching conduit.
Info: cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info: new_sdram_controller_0: Starting RTL generation for module 'cpu_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_new_sdram_controller_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0002_new_sdram_controller_0_gen//cpu_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'cpu_new_sdram_controller_0'
Info: new_sdram_controller_0: "cpu" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_gen2_0: "cpu" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: pio_auto_manual_0: Starting RTL generation for module 'cpu_pio_auto_manual_0'
Info: pio_auto_manual_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_auto_manual_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0003_pio_auto_manual_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0003_pio_auto_manual_0_gen//cpu_pio_auto_manual_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_auto_manual_0: Done RTL generation for module 'cpu_pio_auto_manual_0'
Info: pio_auto_manual_0: "cpu" instantiated altera_avalon_pio "pio_auto_manual_0"
Info: pio_display1_0: Starting RTL generation for module 'cpu_pio_display1_0'
Info: pio_display1_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_display1_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0004_pio_display1_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0004_pio_display1_0_gen//cpu_pio_display1_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_display1_0: Done RTL generation for module 'cpu_pio_display1_0'
Info: pio_display1_0: "cpu" instantiated altera_avalon_pio "pio_display1_0"
Info: pio_left_right_0: Starting RTL generation for module 'cpu_pio_left_right_0'
Info: pio_left_right_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_left_right_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0005_pio_left_right_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0005_pio_left_right_0_gen//cpu_pio_left_right_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_left_right_0: Done RTL generation for module 'cpu_pio_left_right_0'
Info: pio_left_right_0: "cpu" instantiated altera_avalon_pio "pio_left_right_0"
Info: pio_ready_rsa_filter_0: Starting RTL generation for module 'cpu_pio_ready_rsa_filter_0'
Info: pio_ready_rsa_filter_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_ready_rsa_filter_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0006_pio_ready_rsa_filter_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0006_pio_ready_rsa_filter_0_gen//cpu_pio_ready_rsa_filter_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_ready_rsa_filter_0: Done RTL generation for module 'cpu_pio_ready_rsa_filter_0'
Info: pio_ready_rsa_filter_0: "cpu" instantiated altera_avalon_pio "pio_ready_rsa_filter_0"
Info: ram_0: Starting RTL generation for module 'cpu_ram_0'
Info: ram_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_ram_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0007_ram_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0007_ram_0_gen//cpu_ram_0_component_configuration.pl  --do_build_sim=0  ]
Info: ram_0: Done RTL generation for module 'cpu_ram_0'
Info: ram_0: "cpu" instantiated altera_avalon_onchip_memory2 "ram_0"
Info: rom_0: Starting RTL generation for module 'cpu_rom_0'
Info: rom_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_rom_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0008_rom_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0008_rom_0_gen//cpu_rom_0_component_configuration.pl  --do_build_sim=0  ]
Info: rom_0: Done RTL generation for module 'cpu_rom_0'
Info: rom_0: "cpu" instantiated altera_avalon_onchip_memory2 "rom_0"
Info: timer_0: Starting RTL generation for module 'cpu_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_timer_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0009_timer_0_gen//cpu_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'cpu_timer_0'
Info: timer_0: "cpu" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'cpu_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=cpu_nios2_gen2_0_cpu --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_6966200918907925126.dir/0012_cpu_gen//cpu_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.10.02 08:46:18 (*) Starting Nios II generation
Info: cpu: # 2023.10.02 08:46:18 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.10.02 08:46:18 (*)   Creating all objects for CPU
Info: cpu: # 2023.10.02 08:46:19 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.10.02 08:46:19 (*)   Creating plain-text RTL
Info: cpu: # 2023.10.02 08:46:20 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_018: "mm_interconnect_0" instantiated altera_merlin_router "router_018"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: cpu: Done "cpu" with 33 modules, 47 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
