Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan 27 17:14:47 2022
| Host         : LAPTOP-67MV0354 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file controlador_timing_summary_routed.rpt -rpx controlador_timing_summary_routed.rpx
| Design       : controlador
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 476 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     65.852        0.000                      0                 2983        0.033        0.000                      0                 2983        3.000        0.000                       0                   482  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100Mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         65.852        0.000                      0                 2983        0.209        0.000                      0                 2983       41.167        0.000                       0                   478  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       65.863        0.000                      0                 2983        0.209        0.000                      0                 2983       41.167        0.000                       0                   478  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         65.852        0.000                      0                 2983        0.033        0.000                      0                 2983  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       65.852        0.000                      0                 2983        0.033        0.000                      0                 2983  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       65.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.852ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.879ns  (logic 2.235ns (13.242%)  route 14.644ns (86.758%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)        10.101    15.973    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.763    82.076    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.825    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.825    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                 65.852    

Slack (MET) :             66.218ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.462ns  (logic 2.235ns (13.577%)  route 14.227ns (86.423%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         9.684    15.556    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.712    82.025    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.774    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.774    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                 66.218    

Slack (MET) :             66.374ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.304ns  (logic 2.235ns (13.708%)  route 14.069ns (86.292%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         9.526    15.398    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.710    82.023    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.772    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.772    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 66.374    

Slack (MET) :             66.737ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.938ns  (logic 2.235ns (14.023%)  route 13.703ns (85.977%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         9.160    15.032    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.707    82.020    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.769    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.769    
                         arrival time                         -15.032    
  -------------------------------------------------------------------
                         slack                                 66.737    

Slack (MET) :             67.033ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.695ns  (logic 2.235ns (14.240%)  route 13.460ns (85.760%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.917    14.790    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.761    82.074    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.823    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.823    
                         arrival time                         -14.790    
  -------------------------------------------------------------------
                         slack                                 67.033    

Slack (MET) :             67.218ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.508ns  (logic 2.235ns (14.412%)  route 13.273ns (85.588%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.730    14.602    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.758    82.071    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.820    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -14.602    
  -------------------------------------------------------------------
                         slack                                 67.218    

Slack (MET) :             67.382ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.338ns  (logic 2.235ns (14.572%)  route 13.103ns (85.428%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 82.065 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.560    14.432    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.752    82.065    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.553    
                         clock uncertainty           -0.176    82.376    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.814    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -14.432    
  -------------------------------------------------------------------
                         slack                                 67.382    

Slack (MET) :             67.742ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.972ns  (logic 2.235ns (14.928%)  route 12.737ns (85.072%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 82.059 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.194    14.066    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y4          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.746    82.059    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.547    
                         clock uncertainty           -0.176    82.370    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.808    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.808    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                 67.742    

Slack (MET) :             67.832ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.969ns  (logic 2.561ns (17.109%)  route 12.408ns (82.891%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         0.756     6.628    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X50Y99         LUT4 (Prop_lut4_I3_O)        0.326     6.954 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__1/i_/O
                         net (fo=16, routed)          7.109    14.063    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/ENA
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.721    82.034    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.515    
                         clock uncertainty           -0.176    82.338    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.895    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.895    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                 67.832    

Slack (MET) :             67.940ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.729ns  (logic 2.235ns (15.174%)  route 12.494ns (84.826%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         7.951    13.823    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.701    82.014    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.176    82.325    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.763    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.763    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                 67.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 interfaz_audio/FSMD/data_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            interfaz_audio/FSMD/sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.538%)  route 0.105ns (33.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.561    -0.603    interfaz_audio/FSMD/CLK
    SLICE_X66Y107        FDCE                                         r  interfaz_audio/FSMD/data_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  interfaz_audio/FSMD/data_2_reg[7]/Q
                         net (fo=3, routed)           0.105    -0.334    interfaz_audio/FSMD/data_2_reg__0[7]
    SLICE_X67Y107        LUT4 (Prop_lut4_I0_O)        0.045    -0.289 r  interfaz_audio/FSMD/sample[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.289    interfaz_audio/FSMD/p_0_in[7]
    SLICE_X67Y107        FDCE                                         r  interfaz_audio/FSMD/sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.833    -0.840    interfaz_audio/FSMD/CLK
    SLICE_X67Y107        FDCE                                         r  interfaz_audio/FSMD/sample_reg[7]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X67Y107        FDCE (Hold_fdce_C_D)         0.092    -0.498    interfaz_audio/FSMD/sample_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 filtro/X2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/X3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.565    -0.599    filtro/CLK
    SLICE_X60Y92         FDCE                                         r  filtro/X2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  filtro/X2_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.308    filtro/X2[0]
    SLICE_X61Y92         FDCE                                         r  filtro/X3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.836    -0.837    filtro/CLK
    SLICE_X61Y92         FDCE                                         r  filtro/X3_reg[0]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X61Y92         FDCE (Hold_fdce_C_D)         0.066    -0.520    filtro/X3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 filtro/R0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.287    filtro/R0[7]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[7]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.063    -0.500    filtro/R1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 filtro/R0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[6]/Q
                         net (fo=1, routed)           0.171    -0.287    filtro/R0[6]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[6]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.063    -0.500    filtro/R1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 filtro/R0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.551%)  route 0.169ns (54.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[4]/Q
                         net (fo=1, routed)           0.169    -0.289    filtro/R0[4]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[4]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.059    -0.504    filtro/R1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 filtro/R0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[5]/Q
                         net (fo=1, routed)           0.168    -0.289    filtro/R0[5]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[5]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.052    -0.511    filtro/R1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 filtro/X0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/X1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.567    -0.597    filtro/CLK
    SLICE_X61Y97         FDCE                                         r  filtro/X0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  filtro/X0_reg[4]/Q
                         net (fo=2, routed)           0.177    -0.279    filtro/X0[4]
    SLICE_X56Y98         FDCE                                         r  filtro/X1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.836    -0.837    filtro/CLK
    SLICE_X56Y98         FDCE                                         r  filtro/X1_reg[4]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X56Y98         FDCE (Hold_fdce_C_D)         0.059    -0.503    filtro/X1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 filtro/X3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/X4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.741%)  route 0.181ns (56.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.565    -0.599    filtro/CLK
    SLICE_X57Y96         FDCE                                         r  filtro/X3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  filtro/X3_reg[5]/Q
                         net (fo=2, routed)           0.181    -0.277    filtro/X3[5]
    SLICE_X54Y95         FDCE                                         r  filtro/X4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.834    -0.839    filtro/CLK
    SLICE_X54Y95         FDCE                                         r  filtro/X4_reg[5]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.059    -0.505    filtro/X4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 interfaz_audio/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            interfaz_audio/enable_generator/r_reg_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.602    -0.562    interfaz_audio/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  interfaz_audio/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  interfaz_audio/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    interfaz_audio/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.042    -0.223 r  interfaz_audio/enable_generator/r_next_3/O
                         net (fo=1, routed)           0.000    -0.223    interfaz_audio/enable_generator/r_next_3[1]
    SLICE_X89Y100        FDCE                                         r  interfaz_audio/enable_generator/r_reg_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.873    -0.799    interfaz_audio/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  interfaz_audio/enable_generator/r_reg_3_reg[1]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.107    -0.455    interfaz_audio/enable_generator/r_reg_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 escritura_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rewind_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.508%)  route 0.182ns (49.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.565    -0.599    clk_out1
    SLICE_X48Y91         FDCE                                         r  escritura_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  escritura_reg_reg[3]/Q
                         net (fo=4, routed)           0.182    -0.276    escritura_reg[3]
    SLICE_X43Y91         LUT4 (Prop_lut4_I1_O)        0.045    -0.231 r  rewind_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    rewind_next[3]
    SLICE_X43Y91         FDCE                                         r  rewind_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.837    -0.836    clk_out1
    SLICE_X43Y91         FDCE                                         r  rewind_reg_reg[3]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X43Y91         FDCE (Hold_fdce_C_D)         0.092    -0.469    rewind_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { reloj_12meg/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y16     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y14     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y8      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y17     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y12     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y22     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y3      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y24     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y28     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y26     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X52Y98     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X52Y97     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X52Y97     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X52Y98     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X52Y97     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X52Y97     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X50Y91     escritura_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X48Y93     escritura_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X48Y93     escritura_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X48Y93     escritura_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X38Y93     FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X38Y93     FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X38Y93     FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X38Y93     FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X38Y93     FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X38Y93     FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X50Y91     escritura_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X48Y91     escritura_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X48Y91     escritura_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X48Y91     escritura_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reloj_12meg/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   reloj_12meg/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       65.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.863ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.879ns  (logic 2.235ns (13.242%)  route 14.644ns (86.758%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)        10.101    15.973    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.763    82.076    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.166    82.398    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.836    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.836    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                 65.863    

Slack (MET) :             66.229ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.462ns  (logic 2.235ns (13.577%)  route 14.227ns (86.423%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         9.684    15.556    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.712    82.025    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.166    82.347    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.785    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.785    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                 66.229    

Slack (MET) :             66.385ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.304ns  (logic 2.235ns (13.708%)  route 14.069ns (86.292%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         9.526    15.398    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.710    82.023    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.166    82.345    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.783    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.783    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 66.385    

Slack (MET) :             66.748ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.938ns  (logic 2.235ns (14.023%)  route 13.703ns (85.977%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         9.160    15.032    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.707    82.020    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.166    82.342    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.780    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.780    
                         arrival time                         -15.032    
  -------------------------------------------------------------------
                         slack                                 66.748    

Slack (MET) :             67.044ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.695ns  (logic 2.235ns (14.240%)  route 13.460ns (85.760%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.917    14.790    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.761    82.074    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.166    82.396    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.834    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.834    
                         arrival time                         -14.790    
  -------------------------------------------------------------------
                         slack                                 67.044    

Slack (MET) :             67.229ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.508ns  (logic 2.235ns (14.412%)  route 13.273ns (85.588%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.730    14.602    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.758    82.071    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.166    82.393    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.831    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.831    
                         arrival time                         -14.602    
  -------------------------------------------------------------------
                         slack                                 67.229    

Slack (MET) :             67.393ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.338ns  (logic 2.235ns (14.572%)  route 13.103ns (85.428%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 82.065 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.560    14.432    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.752    82.065    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.553    
                         clock uncertainty           -0.166    82.387    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.825    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.825    
                         arrival time                         -14.432    
  -------------------------------------------------------------------
                         slack                                 67.393    

Slack (MET) :             67.753ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.972ns  (logic 2.235ns (14.928%)  route 12.737ns (85.072%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 82.059 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.194    14.066    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y4          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.746    82.059    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.547    
                         clock uncertainty           -0.166    82.381    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.819    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.819    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                 67.753    

Slack (MET) :             67.843ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.969ns  (logic 2.561ns (17.109%)  route 12.408ns (82.891%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         0.756     6.628    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X50Y99         LUT4 (Prop_lut4_I3_O)        0.326     6.954 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__1/i_/O
                         net (fo=16, routed)          7.109    14.063    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/ENA
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.721    82.034    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.515    
                         clock uncertainty           -0.166    82.349    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.906    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.906    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                 67.843    

Slack (MET) :             67.951ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.729ns  (logic 2.235ns (15.174%)  route 12.494ns (84.826%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         7.951    13.823    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.701    82.014    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.166    82.336    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.774    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.774    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                 67.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 interfaz_audio/FSMD/data_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            interfaz_audio/FSMD/sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.538%)  route 0.105ns (33.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.561    -0.603    interfaz_audio/FSMD/CLK
    SLICE_X66Y107        FDCE                                         r  interfaz_audio/FSMD/data_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  interfaz_audio/FSMD/data_2_reg[7]/Q
                         net (fo=3, routed)           0.105    -0.334    interfaz_audio/FSMD/data_2_reg__0[7]
    SLICE_X67Y107        LUT4 (Prop_lut4_I0_O)        0.045    -0.289 r  interfaz_audio/FSMD/sample[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.289    interfaz_audio/FSMD/p_0_in[7]
    SLICE_X67Y107        FDCE                                         r  interfaz_audio/FSMD/sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.833    -0.840    interfaz_audio/FSMD/CLK
    SLICE_X67Y107        FDCE                                         r  interfaz_audio/FSMD/sample_reg[7]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X67Y107        FDCE (Hold_fdce_C_D)         0.092    -0.498    interfaz_audio/FSMD/sample_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 filtro/X2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/X3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.565    -0.599    filtro/CLK
    SLICE_X60Y92         FDCE                                         r  filtro/X2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  filtro/X2_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.308    filtro/X2[0]
    SLICE_X61Y92         FDCE                                         r  filtro/X3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.836    -0.837    filtro/CLK
    SLICE_X61Y92         FDCE                                         r  filtro/X3_reg[0]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X61Y92         FDCE (Hold_fdce_C_D)         0.066    -0.520    filtro/X3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 filtro/R0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.287    filtro/R0[7]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[7]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.063    -0.500    filtro/R1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 filtro/R0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[6]/Q
                         net (fo=1, routed)           0.171    -0.287    filtro/R0[6]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[6]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.063    -0.500    filtro/R1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 filtro/R0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.551%)  route 0.169ns (54.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[4]/Q
                         net (fo=1, routed)           0.169    -0.289    filtro/R0[4]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[4]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.059    -0.504    filtro/R1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 filtro/R0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[5]/Q
                         net (fo=1, routed)           0.168    -0.289    filtro/R0[5]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[5]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.052    -0.511    filtro/R1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 filtro/X0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/X1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.567    -0.597    filtro/CLK
    SLICE_X61Y97         FDCE                                         r  filtro/X0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  filtro/X0_reg[4]/Q
                         net (fo=2, routed)           0.177    -0.279    filtro/X0[4]
    SLICE_X56Y98         FDCE                                         r  filtro/X1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.836    -0.837    filtro/CLK
    SLICE_X56Y98         FDCE                                         r  filtro/X1_reg[4]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X56Y98         FDCE (Hold_fdce_C_D)         0.059    -0.503    filtro/X1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 filtro/X3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/X4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.741%)  route 0.181ns (56.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.565    -0.599    filtro/CLK
    SLICE_X57Y96         FDCE                                         r  filtro/X3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  filtro/X3_reg[5]/Q
                         net (fo=2, routed)           0.181    -0.277    filtro/X3[5]
    SLICE_X54Y95         FDCE                                         r  filtro/X4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.834    -0.839    filtro/CLK
    SLICE_X54Y95         FDCE                                         r  filtro/X4_reg[5]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.059    -0.505    filtro/X4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 interfaz_audio/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            interfaz_audio/enable_generator/r_reg_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.602    -0.562    interfaz_audio/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  interfaz_audio/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  interfaz_audio/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    interfaz_audio/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.042    -0.223 r  interfaz_audio/enable_generator/r_next_3/O
                         net (fo=1, routed)           0.000    -0.223    interfaz_audio/enable_generator/r_next_3[1]
    SLICE_X89Y100        FDCE                                         r  interfaz_audio/enable_generator/r_reg_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.873    -0.799    interfaz_audio/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  interfaz_audio/enable_generator/r_reg_3_reg[1]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.107    -0.455    interfaz_audio/enable_generator/r_reg_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 escritura_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rewind_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.508%)  route 0.182ns (49.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.565    -0.599    clk_out1
    SLICE_X48Y91         FDCE                                         r  escritura_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  escritura_reg_reg[3]/Q
                         net (fo=4, routed)           0.182    -0.276    escritura_reg[3]
    SLICE_X43Y91         LUT4 (Prop_lut4_I1_O)        0.045    -0.231 r  rewind_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    rewind_next[3]
    SLICE_X43Y91         FDCE                                         r  rewind_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.837    -0.836    clk_out1
    SLICE_X43Y91         FDCE                                         r  rewind_reg_reg[3]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X43Y91         FDCE (Hold_fdce_C_D)         0.092    -0.469    rewind_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { reloj_12meg/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y16     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y14     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y8      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y17     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y12     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y22     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y3      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y24     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y28     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y26     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X52Y98     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X52Y97     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X52Y97     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X52Y98     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X52Y97     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X52Y97     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X50Y91     escritura_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X48Y93     escritura_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X48Y93     escritura_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X48Y93     escritura_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X38Y93     FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X38Y93     FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X38Y93     FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X38Y93     FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X38Y93     FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X38Y93     FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X50Y91     escritura_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X48Y91     escritura_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X48Y91     escritura_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X48Y91     escritura_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reloj_12meg/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   reloj_12meg/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  reloj_12meg/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       65.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.852ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.879ns  (logic 2.235ns (13.242%)  route 14.644ns (86.758%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)        10.101    15.973    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.763    82.076    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.825    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.825    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                 65.852    

Slack (MET) :             66.218ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.462ns  (logic 2.235ns (13.577%)  route 14.227ns (86.423%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         9.684    15.556    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.712    82.025    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.774    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.774    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                 66.218    

Slack (MET) :             66.374ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.304ns  (logic 2.235ns (13.708%)  route 14.069ns (86.292%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         9.526    15.398    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.710    82.023    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.772    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.772    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 66.374    

Slack (MET) :             66.737ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.938ns  (logic 2.235ns (14.023%)  route 13.703ns (85.977%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         9.160    15.032    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.707    82.020    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.769    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.769    
                         arrival time                         -15.032    
  -------------------------------------------------------------------
                         slack                                 66.737    

Slack (MET) :             67.033ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.695ns  (logic 2.235ns (14.240%)  route 13.460ns (85.760%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.917    14.790    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.761    82.074    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.823    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.823    
                         arrival time                         -14.790    
  -------------------------------------------------------------------
                         slack                                 67.033    

Slack (MET) :             67.218ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.508ns  (logic 2.235ns (14.412%)  route 13.273ns (85.588%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.730    14.602    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.758    82.071    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.820    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -14.602    
  -------------------------------------------------------------------
                         slack                                 67.218    

Slack (MET) :             67.382ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.338ns  (logic 2.235ns (14.572%)  route 13.103ns (85.428%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 82.065 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.560    14.432    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.752    82.065    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.553    
                         clock uncertainty           -0.176    82.376    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.814    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -14.432    
  -------------------------------------------------------------------
                         slack                                 67.382    

Slack (MET) :             67.742ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.972ns  (logic 2.235ns (14.928%)  route 12.737ns (85.072%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 82.059 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.194    14.066    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y4          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.746    82.059    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.547    
                         clock uncertainty           -0.176    82.370    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.808    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.808    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                 67.742    

Slack (MET) :             67.832ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.969ns  (logic 2.561ns (17.109%)  route 12.408ns (82.891%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         0.756     6.628    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X50Y99         LUT4 (Prop_lut4_I3_O)        0.326     6.954 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__1/i_/O
                         net (fo=16, routed)          7.109    14.063    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/ENA
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.721    82.034    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.515    
                         clock uncertainty           -0.176    82.338    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.895    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.895    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                 67.832    

Slack (MET) :             67.940ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.729ns  (logic 2.235ns (15.174%)  route 12.494ns (84.826%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         7.951    13.823    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.701    82.014    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.176    82.325    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.763    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.763    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                 67.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 interfaz_audio/FSMD/data_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            interfaz_audio/FSMD/sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.538%)  route 0.105ns (33.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.561    -0.603    interfaz_audio/FSMD/CLK
    SLICE_X66Y107        FDCE                                         r  interfaz_audio/FSMD/data_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  interfaz_audio/FSMD/data_2_reg[7]/Q
                         net (fo=3, routed)           0.105    -0.334    interfaz_audio/FSMD/data_2_reg__0[7]
    SLICE_X67Y107        LUT4 (Prop_lut4_I0_O)        0.045    -0.289 r  interfaz_audio/FSMD/sample[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.289    interfaz_audio/FSMD/p_0_in[7]
    SLICE_X67Y107        FDCE                                         r  interfaz_audio/FSMD/sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.833    -0.840    interfaz_audio/FSMD/CLK
    SLICE_X67Y107        FDCE                                         r  interfaz_audio/FSMD/sample_reg[7]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.176    -0.414    
    SLICE_X67Y107        FDCE (Hold_fdce_C_D)         0.092    -0.322    interfaz_audio/FSMD/sample_reg[7]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 filtro/X2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/X3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.565    -0.599    filtro/CLK
    SLICE_X60Y92         FDCE                                         r  filtro/X2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  filtro/X2_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.308    filtro/X2[0]
    SLICE_X61Y92         FDCE                                         r  filtro/X3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.836    -0.837    filtro/CLK
    SLICE_X61Y92         FDCE                                         r  filtro/X3_reg[0]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X61Y92         FDCE (Hold_fdce_C_D)         0.066    -0.344    filtro/X3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 filtro/R0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.287    filtro/R0[7]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[7]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.063    -0.324    filtro/R1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 filtro/R0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[6]/Q
                         net (fo=1, routed)           0.171    -0.287    filtro/R0[6]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[6]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.063    -0.324    filtro/R1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 filtro/R0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.551%)  route 0.169ns (54.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[4]/Q
                         net (fo=1, routed)           0.169    -0.289    filtro/R0[4]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[4]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.059    -0.328    filtro/R1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 filtro/R0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[5]/Q
                         net (fo=1, routed)           0.168    -0.289    filtro/R0[5]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[5]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.052    -0.335    filtro/R1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 filtro/X0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/X1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.567    -0.597    filtro/CLK
    SLICE_X61Y97         FDCE                                         r  filtro/X0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  filtro/X0_reg[4]/Q
                         net (fo=2, routed)           0.177    -0.279    filtro/X0[4]
    SLICE_X56Y98         FDCE                                         r  filtro/X1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.836    -0.837    filtro/CLK
    SLICE_X56Y98         FDCE                                         r  filtro/X1_reg[4]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X56Y98         FDCE (Hold_fdce_C_D)         0.059    -0.327    filtro/X1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 filtro/X3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/X4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.741%)  route 0.181ns (56.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.565    -0.599    filtro/CLK
    SLICE_X57Y96         FDCE                                         r  filtro/X3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  filtro/X3_reg[5]/Q
                         net (fo=2, routed)           0.181    -0.277    filtro/X3[5]
    SLICE_X54Y95         FDCE                                         r  filtro/X4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.834    -0.839    filtro/CLK
    SLICE_X54Y95         FDCE                                         r  filtro/X4_reg[5]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.059    -0.329    filtro/X4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 interfaz_audio/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            interfaz_audio/enable_generator/r_reg_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.602    -0.562    interfaz_audio/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  interfaz_audio/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  interfaz_audio/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    interfaz_audio/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.042    -0.223 r  interfaz_audio/enable_generator/r_next_3/O
                         net (fo=1, routed)           0.000    -0.223    interfaz_audio/enable_generator/r_next_3[1]
    SLICE_X89Y100        FDCE                                         r  interfaz_audio/enable_generator/r_reg_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.873    -0.799    interfaz_audio/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  interfaz_audio/enable_generator/r_reg_3_reg[1]/C
                         clock pessimism              0.237    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.107    -0.279    interfaz_audio/enable_generator/r_reg_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 escritura_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rewind_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.508%)  route 0.182ns (49.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.565    -0.599    clk_out1
    SLICE_X48Y91         FDCE                                         r  escritura_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  escritura_reg_reg[3]/Q
                         net (fo=4, routed)           0.182    -0.276    escritura_reg[3]
    SLICE_X43Y91         LUT4 (Prop_lut4_I1_O)        0.045    -0.231 r  rewind_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    rewind_next[3]
    SLICE_X43Y91         FDCE                                         r  rewind_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.837    -0.836    clk_out1
    SLICE_X43Y91         FDCE                                         r  rewind_reg_reg[3]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.176    -0.385    
    SLICE_X43Y91         FDCE (Hold_fdce_C_D)         0.092    -0.293    rewind_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       65.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.852ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.879ns  (logic 2.235ns (13.242%)  route 14.644ns (86.758%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)        10.101    15.973    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.763    82.076    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.825    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.825    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                 65.852    

Slack (MET) :             66.218ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.462ns  (logic 2.235ns (13.577%)  route 14.227ns (86.423%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         9.684    15.556    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.712    82.025    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.774    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.774    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                 66.218    

Slack (MET) :             66.374ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.304ns  (logic 2.235ns (13.708%)  route 14.069ns (86.292%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         9.526    15.398    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.710    82.023    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.772    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.772    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 66.374    

Slack (MET) :             66.737ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.938ns  (logic 2.235ns (14.023%)  route 13.703ns (85.977%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         9.160    15.032    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.707    82.020    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.769    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.769    
                         arrival time                         -15.032    
  -------------------------------------------------------------------
                         slack                                 66.737    

Slack (MET) :             67.033ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.695ns  (logic 2.235ns (14.240%)  route 13.460ns (85.760%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.917    14.790    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.761    82.074    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.823    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.823    
                         arrival time                         -14.790    
  -------------------------------------------------------------------
                         slack                                 67.033    

Slack (MET) :             67.218ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.508ns  (logic 2.235ns (14.412%)  route 13.273ns (85.588%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.730    14.602    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.758    82.071    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.820    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -14.602    
  -------------------------------------------------------------------
                         slack                                 67.218    

Slack (MET) :             67.382ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.338ns  (logic 2.235ns (14.572%)  route 13.103ns (85.428%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 82.065 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.560    14.432    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.752    82.065    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.553    
                         clock uncertainty           -0.176    82.376    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.814    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -14.432    
  -------------------------------------------------------------------
                         slack                                 67.382    

Slack (MET) :             67.742ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.972ns  (logic 2.235ns (14.928%)  route 12.737ns (85.072%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 82.059 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         8.194    14.066    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y4          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.746    82.059    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.547    
                         clock uncertainty           -0.176    82.370    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.808    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.808    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                 67.742    

Slack (MET) :             67.832ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.969ns  (logic 2.561ns (17.109%)  route 12.408ns (82.891%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         0.756     6.628    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X50Y99         LUT4 (Prop_lut4_I3_O)        0.326     6.954 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__1/i_/O
                         net (fo=16, routed)          7.109    14.063    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/ENA
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.721    82.034    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.515    
                         clock uncertainty           -0.176    82.338    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.895    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.895    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                 67.832    

Slack (MET) :             67.940ns  (required time - arrival time)
  Source:                 interfaz_audio/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.729ns  (logic 2.235ns (15.174%)  route 12.494ns (84.826%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.634    -0.906    interfaz_audio/FSMD/CLK
    SLICE_X66Y99         FDCE                                         r  interfaz_audio/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  interfaz_audio/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.395     1.007    interfaz_audio/FSMD/count_reg[4]
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.131 r  interfaz_audio/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.131    interfaz_audio/FSMD/i__carry_i_3__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.681 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.681    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.023 r  interfaz_audio/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.107     3.130    interfaz_audio/FSMD/sample_out_ready32_in
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.341     3.471 r  interfaz_audio/FSMD/RAM_i_22/O
                         net (fo=2, routed)           2.042     5.512    interfaz_audio/U_pwm/sample_out_ready
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.360     5.872 r  interfaz_audio/U_pwm/RAM_i_1/O
                         net (fo=142, routed)         7.951    13.823    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         1.701    82.014    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.176    82.325    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    81.763    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.763    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                 67.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 interfaz_audio/FSMD/data_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            interfaz_audio/FSMD/sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.538%)  route 0.105ns (33.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.561    -0.603    interfaz_audio/FSMD/CLK
    SLICE_X66Y107        FDCE                                         r  interfaz_audio/FSMD/data_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  interfaz_audio/FSMD/data_2_reg[7]/Q
                         net (fo=3, routed)           0.105    -0.334    interfaz_audio/FSMD/data_2_reg__0[7]
    SLICE_X67Y107        LUT4 (Prop_lut4_I0_O)        0.045    -0.289 r  interfaz_audio/FSMD/sample[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.289    interfaz_audio/FSMD/p_0_in[7]
    SLICE_X67Y107        FDCE                                         r  interfaz_audio/FSMD/sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.833    -0.840    interfaz_audio/FSMD/CLK
    SLICE_X67Y107        FDCE                                         r  interfaz_audio/FSMD/sample_reg[7]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.176    -0.414    
    SLICE_X67Y107        FDCE (Hold_fdce_C_D)         0.092    -0.322    interfaz_audio/FSMD/sample_reg[7]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 filtro/X2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/X3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.565    -0.599    filtro/CLK
    SLICE_X60Y92         FDCE                                         r  filtro/X2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  filtro/X2_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.308    filtro/X2[0]
    SLICE_X61Y92         FDCE                                         r  filtro/X3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.836    -0.837    filtro/CLK
    SLICE_X61Y92         FDCE                                         r  filtro/X3_reg[0]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X61Y92         FDCE (Hold_fdce_C_D)         0.066    -0.344    filtro/X3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 filtro/R0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.287    filtro/R0[7]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[7]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.063    -0.324    filtro/R1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 filtro/R0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[6]/Q
                         net (fo=1, routed)           0.171    -0.287    filtro/R0[6]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[6]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.063    -0.324    filtro/R1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 filtro/R0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.551%)  route 0.169ns (54.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[4]/Q
                         net (fo=1, routed)           0.169    -0.289    filtro/R0[4]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[4]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.059    -0.328    filtro/R1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 filtro/R0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/R1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.566    -0.598    filtro/CLK
    SLICE_X59Y95         FDCE                                         r  filtro/R0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  filtro/R0_reg[5]/Q
                         net (fo=1, routed)           0.168    -0.289    filtro/R0[5]
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    filtro/CLK
    SLICE_X56Y96         FDCE                                         r  filtro/R1_reg[5]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.052    -0.335    filtro/R1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 filtro/X0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/X1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.567    -0.597    filtro/CLK
    SLICE_X61Y97         FDCE                                         r  filtro/X0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  filtro/X0_reg[4]/Q
                         net (fo=2, routed)           0.177    -0.279    filtro/X0[4]
    SLICE_X56Y98         FDCE                                         r  filtro/X1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.836    -0.837    filtro/CLK
    SLICE_X56Y98         FDCE                                         r  filtro/X1_reg[4]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X56Y98         FDCE (Hold_fdce_C_D)         0.059    -0.327    filtro/X1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 filtro/X3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filtro/X4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.741%)  route 0.181ns (56.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.565    -0.599    filtro/CLK
    SLICE_X57Y96         FDCE                                         r  filtro/X3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  filtro/X3_reg[5]/Q
                         net (fo=2, routed)           0.181    -0.277    filtro/X3[5]
    SLICE_X54Y95         FDCE                                         r  filtro/X4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.834    -0.839    filtro/CLK
    SLICE_X54Y95         FDCE                                         r  filtro/X4_reg[5]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.059    -0.329    filtro/X4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 interfaz_audio/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            interfaz_audio/enable_generator/r_reg_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.602    -0.562    interfaz_audio/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  interfaz_audio/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  interfaz_audio/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    interfaz_audio/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.042    -0.223 r  interfaz_audio/enable_generator/r_next_3/O
                         net (fo=1, routed)           0.000    -0.223    interfaz_audio/enable_generator/r_next_3[1]
    SLICE_X89Y100        FDCE                                         r  interfaz_audio/enable_generator/r_reg_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.873    -0.799    interfaz_audio/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  interfaz_audio/enable_generator/r_reg_3_reg[1]/C
                         clock pessimism              0.237    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.107    -0.279    interfaz_audio/enable_generator/r_reg_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 escritura_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rewind_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.508%)  route 0.182ns (49.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.565    -0.599    clk_out1
    SLICE_X48Y91         FDCE                                         r  escritura_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  escritura_reg_reg[3]/Q
                         net (fo=4, routed)           0.182    -0.276    escritura_reg[3]
    SLICE_X43Y91         LUT4 (Prop_lut4_I1_O)        0.045    -0.231 r  rewind_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    rewind_next[3]
    SLICE_X43Y91         FDCE                                         r  rewind_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj_12meg/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj_12meg/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj_12meg/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj_12meg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj_12meg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj_12meg/inst/clkout1_buf/O
                         net (fo=476, routed)         0.837    -0.836    clk_out1
    SLICE_X43Y91         FDCE                                         r  rewind_reg_reg[3]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.176    -0.385    
    SLICE_X43Y91         FDCE (Hold_fdce_C_D)         0.092    -0.293    rewind_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.062    





