{
  "creator": "Yosys 0.9+3696 (git sha1 c82ec5a4, sccache x86_64-w64-mingw32-g++ 9.2.0 -Os)",
  "modules": {
    "FACADE_FF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:20.1-72.10"
      },
      "parameter_default_values": {
        "CEMUX": "1 ",
        "CLKMUX": "0 ",
        "GSR": "ENABLED",
        "LSRMUX": "LSR",
        "LSRONMUX": "LSRMUX",
        "REGMODE": "FF",
        "REGSET": "SET",
        "SRMODE": "LSR_OVER_CE"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:30.22-30.24"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:30.8-30.11"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:30.13-30.15"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:30.17-30.20"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:31.13-31.14"
          }
        }
      }
    },
    "FACADE_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:161.1-180.10"
      },
      "parameter_default_values": {
        "DIR": "INPUT"
      },
      "ports": {
        "PAD": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "EN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:165.11-165.13"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:165.8-165.9"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:166.9-166.10"
          }
        },
        "PAD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:164.8-164.11"
          }
        }
      }
    },
    "FACADE_SLICE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:86.1-159.10"
      },
      "parameter_default_values": {
        "CCU2_INJECT1_0": "YES",
        "CCU2_INJECT1_1": "YES",
        "CEMUX": "1 ",
        "CLKMUX": "0 ",
        "GSR": "ENABLED",
        "LSRMUX": "LSR",
        "LSRONMUX": "LSRMUX",
        "LUT0_INITVAL": "1111111111111111",
        "LUT1_INITVAL": "1111111111111111",
        "MODE": "LOGIC",
        "REG0_REGMODE": "FF",
        "REG0_REGSET": "SET",
        "REG0_SD": "1 ",
        "REG1_REGMODE": "FF",
        "REG1_REGSET": "SET",
        "REG1_SD": "1 ",
        "SRMODE": "LSR_OVER_CE",
        "WREMUX": "INV"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "FCI": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "FXA": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "FXB": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "WD0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "WD1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "F0": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "F1": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "FCO": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "OFX0": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "OFX1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WDO0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "WDO1": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "WDO2": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "WDO3": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WADO0": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "WADO1": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "WADO2": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "WADO3": {
          "direction": "output",
          "bits": [ 42 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:106.8-106.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:107.8-107.10"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:106.12-106.14"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:107.12-107.14"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:106.16-106.18"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:107.16-107.18"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:111.18-111.20"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:111.8-111.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:106.20-106.22"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:107.20-107.22"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:112.8-112.11"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:112.13-112.16"
          }
        },
        "F0": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:118.9-118.11"
          }
        },
        "F1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:119.9-119.11"
          }
        },
        "FCI": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:109.8-109.11"
          }
        },
        "FCO": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:120.9-120.12"
          }
        },
        "FXA": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:109.13-109.16"
          }
        },
        "FXB": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:109.18-109.21"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:111.13-111.16"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:108.8-108.10"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:108.12-108.14"
          }
        },
        "OFX0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:120.14-120.18"
          }
        },
        "OFX1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:120.20-120.24"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:118.13-118.15"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:119.13-119.15"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:115.8-115.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:115.14-115.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:115.20-115.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:115.26-115.30"
          }
        },
        "WADO0": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:123.9-123.14"
          }
        },
        "WADO1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:123.16-123.21"
          }
        },
        "WADO2": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:123.23-123.28"
          }
        },
        "WADO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:123.30-123.35"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:116.13-116.16"
          }
        },
        "WD0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:114.8-114.11"
          }
        },
        "WD1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:114.13-114.16"
          }
        },
        "WDO0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:122.9-122.13"
          }
        },
        "WDO1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:122.15-122.19"
          }
        },
        "WDO2": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:122.21-122.25"
          }
        },
        "WDO3": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:122.27-122.31"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:116.8-116.11"
          }
        }
      }
    },
    "L6MUX21": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:80.1-82.10"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:80.23-80.25"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:80.27-80.29"
          }
        },
        "SD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:80.31-80.33"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:80.42-80.43"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:1.1-18.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:4.8-4.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:4.11-4.12"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:4.14-4.15"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:4.17-4.18"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:5.9-5.10"
          }
        }
      }
    },
    "PFUMX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:75.1-77.10"
      },
      "ports": {
        "ALUT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "BLUT": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:75.21-75.25"
          }
        },
        "BLUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:75.27-75.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:75.33-75.35"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_sim.v:75.44-75.45"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "blinky.v:1.1-12.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "leds": {
          "direction": "output",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ]
        }
      },
      "cells": {
        "$abc$239$auto$blifparse.cc:498:parse_blif$240": {
          "hide_name": 1,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:24.28-24.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 12 ],
            "C": [ 11 ],
            "D": [ "0" ],
            "Z": [ 13 ]
          }
        },
        "$abc$239$auto$blifparse.cc:498:parse_blif$241": {
          "hide_name": 1,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:24.28-24.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 8 ],
            "C": [ 9 ],
            "D": [ 10 ],
            "Z": [ 12 ]
          }
        },
        "$abc$239$auto$blifparse.cc:498:parse_blif$242": {
          "hide_name": 1,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:24.28-24.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "C": [ 6 ],
            "D": [ 7 ],
            "Z": [ 14 ]
          }
        },
        "$abc$239$auto$blifparse.cc:498:parse_blif$243": {
          "hide_name": 1,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:24.28-24.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 15 ],
            "C": [ 10 ],
            "D": [ "0" ],
            "Z": [ 16 ]
          }
        },
        "$abc$239$auto$blifparse.cc:498:parse_blif$244": {
          "hide_name": 1,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:24.28-24.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 8 ],
            "C": [ 9 ],
            "D": [ "0" ],
            "Z": [ 15 ]
          }
        },
        "$abc$239$auto$blifparse.cc:498:parse_blif$245": {
          "hide_name": 1,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:24.28-24.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 8 ],
            "C": [ 3 ],
            "D": [ 9 ],
            "Z": [ 17 ]
          }
        },
        "$abc$239$auto$blifparse.cc:498:parse_blif$246": {
          "hide_name": 1,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:24.28-24.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 14 ],
            "C": [ 8 ],
            "D": [ "0" ],
            "Z": [ 18 ]
          }
        },
        "$abc$239$auto$blifparse.cc:498:parse_blif$247": {
          "hide_name": 1,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:24.28-24.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 19 ],
            "C": [ 7 ],
            "D": [ "0" ],
            "Z": [ 20 ]
          }
        },
        "$abc$239$auto$blifparse.cc:498:parse_blif$248": {
          "hide_name": 1,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:24.28-24.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "C": [ 6 ],
            "D": [ "0" ],
            "Z": [ 19 ]
          }
        },
        "$abc$239$auto$blifparse.cc:498:parse_blif$249": {
          "hide_name": 1,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:24.28-24.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "C": [ 3 ],
            "D": [ 6 ],
            "Z": [ 21 ]
          }
        },
        "$abc$239$auto$blifparse.cc:498:parse_blif$250": {
          "hide_name": 1,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:24.28-24.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "C": [ 5 ],
            "D": [ "0" ],
            "Z": [ 22 ]
          }
        },
        "$abc$239$auto$blifparse.cc:498:parse_blif$251": {
          "hide_name": 1,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:24.28-24.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 23 ]
          }
        },
        "$auto$simplemap.cc:527:simplemap_adff_sdff$91": {
          "hide_name": 1,
          "type": "FACADE_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "blinky.v:4.1-8.21|C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:27.118-27.172"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 23 ],
            "LSR": [ "0" ],
            "Q": [ 4 ]
          }
        },
        "$auto$simplemap.cc:527:simplemap_adff_sdff$92": {
          "hide_name": 1,
          "type": "FACADE_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "blinky.v:4.1-8.21|C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:27.118-27.172"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 22 ],
            "LSR": [ "0" ],
            "Q": [ 5 ]
          }
        },
        "$auto$simplemap.cc:527:simplemap_adff_sdff$93": {
          "hide_name": 1,
          "type": "FACADE_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "blinky.v:4.1-8.21|C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:27.118-27.172"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 21 ],
            "LSR": [ "0" ],
            "Q": [ 6 ]
          }
        },
        "$auto$simplemap.cc:527:simplemap_adff_sdff$94": {
          "hide_name": 1,
          "type": "FACADE_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "blinky.v:4.1-8.21|C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:27.118-27.172"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 20 ],
            "LSR": [ "0" ],
            "Q": [ 7 ]
          }
        },
        "$auto$simplemap.cc:527:simplemap_adff_sdff$95": {
          "hide_name": 1,
          "type": "FACADE_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "blinky.v:4.1-8.21|C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:27.118-27.172"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 18 ],
            "LSR": [ "0" ],
            "Q": [ 8 ]
          }
        },
        "$auto$simplemap.cc:527:simplemap_adff_sdff$96": {
          "hide_name": 1,
          "type": "FACADE_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "blinky.v:4.1-8.21|C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:27.118-27.172"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 17 ],
            "LSR": [ "0" ],
            "Q": [ 9 ]
          }
        },
        "$auto$simplemap.cc:527:simplemap_adff_sdff$97": {
          "hide_name": 1,
          "type": "FACADE_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "blinky.v:4.1-8.21|C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:27.118-27.172"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 16 ],
            "LSR": [ "0" ],
            "Q": [ 10 ]
          }
        },
        "$auto$simplemap.cc:527:simplemap_adff_sdff$98": {
          "hide_name": 1,
          "type": "FACADE_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "blinky.v:4.1-8.21|C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/machxo2/cells_map.v:27.118-27.172"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 13 ],
            "LSR": [ "0" ],
            "Q": [ 11 ]
          }
        }
      },
      "netnames": {
        "$abc$239$auto$alumacc.cc:485:replace_alu$12.CO[2]_new_": {
          "hide_name": 1,
          "bits": [ 19 ],
          "attributes": {
            "src": "blinky.v:8.10-8.20|C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/techmap.v:274.23-274.25"
          }
        },
        "$abc$239$auto$alumacc.cc:485:replace_alu$12.CO[3]_new_": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
            "src": "blinky.v:8.10-8.20|C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/techmap.v:274.23-274.25"
          }
        },
        "$abc$239$auto$alumacc.cc:485:replace_alu$12.CO[5]_new_": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
            "src": "blinky.v:8.10-8.20|C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/techmap.v:274.23-274.25"
          }
        },
        "$abc$239$auto$alumacc.cc:485:replace_alu$12.CO[6]_new_": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "blinky.v:8.10-8.20|C:\\msys64\\home\\William\\Projects\\FPGA\\yosys\\share/techmap.v:274.23-274.25"
          }
        },
        "$abc$239$auto$rtlil.cc:2290:MuxGate$224": {
          "hide_name": 1,
          "bits": [ 23 ],
          "attributes": {
          }
        },
        "$abc$239$auto$rtlil.cc:2290:MuxGate$226": {
          "hide_name": 1,
          "bits": [ 22 ],
          "attributes": {
          }
        },
        "$abc$239$auto$rtlil.cc:2290:MuxGate$228": {
          "hide_name": 1,
          "bits": [ 21 ],
          "attributes": {
          }
        },
        "$abc$239$auto$rtlil.cc:2290:MuxGate$230": {
          "hide_name": 1,
          "bits": [ 20 ],
          "attributes": {
          }
        },
        "$abc$239$auto$rtlil.cc:2290:MuxGate$232": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "$abc$239$auto$rtlil.cc:2290:MuxGate$234": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
          }
        },
        "$abc$239$auto$rtlil.cc:2290:MuxGate$236": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
          }
        },
        "$abc$239$auto$rtlil.cc:2290:MuxGate$238": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "blinky.v:1.18-1.21"
          }
        },
        "ctr": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "blinky.v:3.11-3.14"
          }
        },
        "leds": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "blinky.v:1.41-1.45"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "blinky.v:1.23-1.26"
          }
        }
      }
    }
  }
}
