##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for SPIM_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: ADC_intClock          | N/A                   | Target: 1.41 MHz   | 
Clock: ADC_intClock(FFB)     | N/A                   | Target: 1.41 MHz   | 
Clock: CapSense_ModClk       | N/A                   | Target: 0.19 MHz   | 
Clock: CapSense_ModClk(FFB)  | N/A                   | Target: 0.19 MHz   | 
Clock: CapSense_SnsClk       | N/A                   | Target: 0.19 MHz   | 
Clock: CapSense_SnsClk(FFB)  | N/A                   | Target: 0.19 MHz   | 
Clock: Clock_1               | Frequency: 56.79 MHz  | Target: 0.05 MHz   | 
Clock: CyECO                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyHFCLK               | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFCLK               | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1             | N/A                   | Target: 48.00 MHz  | 
Clock: CySYSCLK              | N/A                   | Target: 24.00 MHz  | 
Clock: CyWCO                 | N/A                   | Target: 0.03 MHz   | 
Clock: SPIM_IntClock         | Frequency: 55.38 MHz  | Target: 8.00 MHz   | 
Clock: UART_DEB_SCBCLK       | N/A                   | Target: 1.85 MHz   | 
Clock: UART_DEB_SCBCLK(FFB)  | N/A                   | Target: 1.85 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1        Clock_1        2e+007           19982392    N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_IntClock  SPIM_IntClock  125000           106942      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                 Clock to Out  Clock Name:Phase  
------------------------  ------------  ----------------  
Digtal_Output_LED(0)_PAD  22352         Clock_1:R         
Pin_SPI_MOSI(0)_PAD       22051         SPIM_IntClock:R   
Pin_SPI_SCLK(0)_PAD       21649         SPIM_IntClock:R   
Pin_SPI_SS(0)_PAD         22474         SPIM_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 56.79 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19982392p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 19988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3              0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   3850   3850  19982392  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2238   6088  19982392  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SPIM_IntClock
*******************************************
Clock: SPIM_IntClock
Frequency: 55.38 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 106942p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -1570
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             123430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16488
-------------------------------------   ----- 
End-of-path arrival time (ps)           16488
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/clock                             datapathcell2              0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb  datapathcell2   5280   5280  106942  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5           macrocell4      5612  10892  106942  RISE       1
\SPIM:BSPIM:rx_status_6\/q                macrocell4      3350  14242  106942  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6            statusicell2    2246  16488  106942  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                               statusicell2               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 106942p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -1570
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             123430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16488
-------------------------------------   ----- 
End-of-path arrival time (ps)           16488
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/clock                             datapathcell2              0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb  datapathcell2   5280   5280  106942  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5           macrocell4      5612  10892  106942  RISE       1
\SPIM:BSPIM:rx_status_6\/q                macrocell4      3350  14242  106942  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6            statusicell2    2246  16488  106942  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                               statusicell2               0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19982392p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 19988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3              0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   3850   3850  19982392  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2238   6088  19982392  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 106942p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -1570
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             123430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16488
-------------------------------------   ----- 
End-of-path arrival time (ps)           16488
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/clock                             datapathcell2              0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb  datapathcell2   5280   5280  106942  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5           macrocell4      5612  10892  106942  RISE       1
\SPIM:BSPIM:rx_status_6\/q                macrocell4      3350  14242  106942  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6            statusicell2    2246  16488  106942  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                               statusicell2               0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 110444p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11046
-------------------------------------   ----- 
End-of-path arrival time (ps)           11046
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/clock                             datapathcell2              0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   5280   5280  110444  RISE       1
\SPIM:BSPIM:state_2\/main_8               macrocell9      5766  11046  110444  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 110444p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11046
-------------------------------------   ----- 
End-of-path arrival time (ps)           11046
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/clock                             datapathcell2              0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   5280   5280  110444  RISE       1
\SPIM:BSPIM:state_1\/main_8               macrocell10     5766  11046  110444  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 110444p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11046
-------------------------------------   ----- 
End-of-path arrival time (ps)           11046
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/clock                             datapathcell2              0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   5280   5280  110444  RISE       1
\SPIM:BSPIM:state_0\/main_3               macrocell11     5766  11046  110444  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 111004p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -1570
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             123430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12426
-------------------------------------   ----- 
End-of-path arrival time (ps)           12426
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1   count7cell     2110   2110  111004  RISE       1
\SPIM:BSPIM:load_rx_data\/main_3  macrocell1     3118   5228  111004  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1     3350   8578  111004  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell1   3848  12426  111004  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                               statusicell1               0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR16:Dp:u0\/clock
Path slack     : 111429p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -1850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             123150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11721
-------------------------------------   ----- 
End-of-path arrival time (ps)           11721
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1   count7cell      2110   2110  111004  RISE       1
\SPIM:BSPIM:load_rx_data\/main_3  macrocell1      3118   5228  111004  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1      3350   8578  111004  RISE       1
\SPIM:BSPIM:sR16:Dp:u0\/f1_load   datapathcell1   3143  11721  111429  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u0\/clock                             datapathcell1              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIM:BSPIM:sR16:Dp:u1\/clock
Path slack     : 111444p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -1850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             123150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11706
-------------------------------------   ----- 
End-of-path arrival time (ps)           11706
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1   count7cell      2110   2110  111004  RISE       1
\SPIM:BSPIM:load_rx_data\/main_3  macrocell1      3118   5228  111004  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1      3350   8578  111004  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/f1_load   datapathcell2   3128  11706  111444  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/clock                             datapathcell2              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 112186p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -1570
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             123430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11244
-------------------------------------   ----- 
End-of-path arrival time (ps)           11244
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q           macrocell11    1250   1250  112186  RISE       1
\SPIM:BSPIM:tx_status_0\/main_2  macrocell2     3779   5029  112186  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell2     3350   8379  112186  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell1   2865  11244  112186  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                               statusicell1               0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR16:Dp:u1\/clock
Path slack     : 113535p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -6300
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             118700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q             macrocell11     1250   1250  112186  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell2   3915   5165  113535  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/clock                             datapathcell2              0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR16:Dp:u0\/clock
Path slack     : 113536p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -6300
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             118700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q             macrocell11     1250   1250  112186  RISE       1
\SPIM:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell1   3914   5164  113536  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u0\/clock                             datapathcell1              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR16:Dp:u1\/clock
Path slack     : 113975p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -6300
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             118700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q             macrocell9      1250   1250  112406  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell2   3475   4725  113975  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/clock                             datapathcell2              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR16:Dp:u0\/clock
Path slack     : 113981p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -6300
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             118700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q             macrocell9      1250   1250  112406  RISE       1
\SPIM:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell1   3469   4719  113981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u0\/clock                             datapathcell1              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR16:Dp:u1\/clock
Path slack     : 114180p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -6300
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             118700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q             macrocell10     1250   1250  112715  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell2   3270   4520  114180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/clock                             datapathcell2              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR16:Dp:u0\/clock
Path slack     : 114182p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -6300
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             118700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q             macrocell10     1250   1250  112715  RISE       1
\SPIM:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell1   3268   4518  114182  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u0\/clock                             datapathcell1              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR16:Dp:u0\/so_comb
Path End       : Net_248/main_4
Capture Clock  : Net_248/clock_0
Path slack     : 114694p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6796
-------------------------------------   ---- 
End-of-path arrival time (ps)           6796
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u0\/clock                             datapathcell1              0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR16:Dp:u0\/so_comb  datapathcell1   4490   4490  114694  RISE       1
Net_248/main_4                   macrocell8      2306   6796  114694  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_248/clock_0                                           macrocell8                 0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR16:Dp:u1\/sor
Path End       : \SPIM:BSPIM:sR16:Dp:u0\/sil
Capture Clock  : \SPIM:BSPIM:sR16:Dp:u0\/clock
Path slack     : 115340p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -5080
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             119920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u1\/clock                             datapathcell2              0      0  RISE       1

Data path
pin name                     model name     delay     AT   slack  edge  Fanout
---------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR16:Dp:u1\/sor  datapathcell2   4580   4580  115340  RISE       1
\SPIM:BSPIM:sR16:Dp:u0\/sil  datapathcell1      0   4580  115340  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:sR16:Dp:u0\/clock                             datapathcell1              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 115398p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell11   1250   1250  112186  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell13   4842   6092  115398  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 115398p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q        macrocell11   1250   1250  112186  RISE       1
\SPIM:BSPIM:ld_ident\/main_2  macrocell14   4842   6092  115398  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                             macrocell14                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 115414p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell11   1250   1250  112186  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell15   4826   6076  115414  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 115500p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  111004  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell13   3880   5990  115500  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 115500p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  111004  RISE       1
\SPIM:BSPIM:ld_ident\/main_6     macrocell14   3880   5990  115500  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                             macrocell14                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 115510p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  111009  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell13   3870   5980  115510  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 115510p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  111009  RISE       1
\SPIM:BSPIM:ld_ident\/main_5     macrocell14   3870   5980  115510  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                             macrocell14                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 115693p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  111324  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell13   3687   5797  115693  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 115693p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  111324  RISE       1
\SPIM:BSPIM:ld_ident\/main_7     macrocell14   3687   5797  115693  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                             macrocell14                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 115700p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  111329  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell13   3680   5790  115700  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 115700p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  111329  RISE       1
\SPIM:BSPIM:ld_ident\/main_4     macrocell14   3680   5790  115700  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                             macrocell14                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_249/main_1
Capture Clock  : Net_249/clock_0
Path slack     : 115728p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell9    1250   1250  112406  RISE       1
Net_249/main_1          macrocell7    4512   5762  115728  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_249/clock_0                                           macrocell7                 0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_250/main_0
Capture Clock  : Net_250/clock_0
Path slack     : 115728p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell9    1250   1250  112406  RISE       1
Net_250/main_0          macrocell12   4512   5762  115728  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_250/clock_0                                           macrocell12                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 115732p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell9    1250   1250  112406  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell15   4508   5758  115732  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_249/main_3
Capture Clock  : Net_249/clock_0
Path slack     : 115748p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell11   1250   1250  112186  RISE       1
Net_249/main_3          macrocell7    4492   5742  115748  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_249/clock_0                                           macrocell7                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_250/main_2
Capture Clock  : Net_250/clock_0
Path slack     : 115748p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell11   1250   1250  112186  RISE       1
Net_250/main_2          macrocell12   4492   5742  115748  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_250/clock_0                                           macrocell12                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 115852p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  111485  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell13   3528   5638  115852  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 115852p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  111485  RISE       1
\SPIM:BSPIM:ld_ident\/main_3     macrocell14   3528   5638  115852  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                             macrocell14                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 115886p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell9    1250   1250  112406  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell13   4354   5604  115886  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 115886p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q        macrocell9    1250   1250  112406  RISE       1
\SPIM:BSPIM:ld_ident\/main_0  macrocell14   4354   5604  115886  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                             macrocell14                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 115928p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell10   1250   1250  112715  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell13   4312   5562  115928  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 115928p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q        macrocell10   1250   1250  112715  RISE       1
\SPIM:BSPIM:ld_ident\/main_1  macrocell14   4312   5562  115928  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                             macrocell14                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_249/main_2
Capture Clock  : Net_249/clock_0
Path slack     : 115938p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell10   1250   1250  112715  RISE       1
Net_249/main_2          macrocell7    4302   5552  115938  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_249/clock_0                                           macrocell7                 0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_250/main_1
Capture Clock  : Net_250/clock_0
Path slack     : 115938p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell10   1250   1250  112715  RISE       1
Net_250/main_1          macrocell12   4302   5552  115938  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_250/clock_0                                           macrocell12                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 116106p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell10   1250   1250  112715  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell15   4134   5384  116106  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 116250p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  111004  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell9    3130   5240  116250  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 116250p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  111004  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell10   3130   5240  116250  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 116253p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  111009  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell9    3127   5237  116253  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 116253p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  111009  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell10   3127   5237  116253  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : Net_248/main_8
Capture Clock  : Net_248/clock_0
Path slack     : 116262p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    2110   2110  111004  RISE       1
Net_248/main_8                   macrocell8    3118   5228  116262  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_248/clock_0                                           macrocell8                 0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : Net_248/main_7
Capture Clock  : Net_248/clock_0
Path slack     : 116267p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    2110   2110  111009  RISE       1
Net_248/main_7                   macrocell8    3113   5223  116267  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_248/clock_0                                           macrocell8                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_248/main_3
Capture Clock  : Net_248/clock_0
Path slack     : 116461p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           5029
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell11   1250   1250  112186  RISE       1
Net_248/main_3          macrocell8    3779   5029  116461  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_248/clock_0                                           macrocell8                 0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 116517p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell11   1250   1250  112186  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell9    3723   4973  116517  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 116517p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell11   1250   1250  112186  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell10   3723   4973  116517  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 116517p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell11   1250   1250  112186  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell11   3723   4973  116517  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 116579p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  111329  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell9    2801   4911  116579  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 116579p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  111329  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell10   2801   4911  116579  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : Net_248/main_9
Capture Clock  : Net_248/clock_0
Path slack     : 116582p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  111324  RISE       1
Net_248/main_9                   macrocell8    2798   4908  116582  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_248/clock_0                                           macrocell8                 0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : Net_248/main_6
Capture Clock  : Net_248/clock_0
Path slack     : 116587p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    2110   2110  111329  RISE       1
Net_248/main_6                   macrocell8    2793   4903  116587  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_248/clock_0                                           macrocell8                 0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 116590p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  111324  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell9    2790   4900  116590  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 116590p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    2110   2110  111324  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell10   2790   4900  116590  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 116681p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell9    1250   1250  112406  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell9    3559   4809  116681  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 116681p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell9    1250   1250  112406  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell10   3559   4809  116681  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 116681p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell9    1250   1250  112406  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell11   3559   4809  116681  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_248/main_1
Capture Clock  : Net_248/clock_0
Path slack     : 116681p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell9    1250   1250  112406  RISE       1
Net_248/main_1          macrocell8    3559   4809  116681  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_248/clock_0                                           macrocell8                 0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : Net_248/main_5
Capture Clock  : Net_248/clock_0
Path slack     : 116743p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  111485  RISE       1
Net_248/main_5                   macrocell8    2637   4747  116743  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_248/clock_0                                           macrocell8                 0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_248/q
Path End       : Net_248/main_0
Capture Clock  : Net_248/clock_0
Path slack     : 116752p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_248/clock_0                                           macrocell8                 0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_248/q       macrocell8    1250   1250  116752  RISE       1
Net_248/main_0  macrocell8    3488   4738  116752  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_248/clock_0                                           macrocell8                 0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 116753p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  111485  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell9    2627   4737  116753  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 116753p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    2110   2110  111485  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell10   2627   4737  116753  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_250/q
Path End       : Net_250/main_3
Capture Clock  : Net_250/clock_0
Path slack     : 116758p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_250/clock_0                                           macrocell12                0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_250/q       macrocell12   1250   1250  116758  RISE       1
Net_250/main_3  macrocell12   3482   4732  116758  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_250/clock_0                                           macrocell12                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_249/q
Path End       : Net_249/main_0
Capture Clock  : Net_249/clock_0
Path slack     : 116788p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_249/clock_0                                           macrocell7                 0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_249/q       macrocell7    1250   1250  116788  RISE       1
Net_249/main_0  macrocell7    3452   4702  116788  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_249/clock_0                                           macrocell7                 0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 116916p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                             macrocell14                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell14   1250   1250  116916  RISE       1
\SPIM:BSPIM:state_2\/main_9  macrocell9    3324   4574  116916  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 116916p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                             macrocell14                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell14   1250   1250  116916  RISE       1
\SPIM:BSPIM:state_1\/main_9  macrocell10   3324   4574  116916  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : Net_248/main_10
Capture Clock  : Net_248/clock_0
Path slack     : 116937p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                             macrocell14                0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q  macrocell14   1250   1250  116916  RISE       1
Net_248/main_10          macrocell8    3303   4553  116937  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_248/clock_0                                           macrocell8                 0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_248/main_2
Capture Clock  : Net_248/clock_0
Path slack     : 116990p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell10   1250   1250  112715  RISE       1
Net_248/main_2          macrocell8    3250   4500  116990  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_248/clock_0                                           macrocell8                 0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 116990p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell10   1250   1250  112715  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell9    3250   4500  116990  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 116990p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell10   1250   1250  112715  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell10   3250   4500  116990  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 116990p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell10   1250   1250  112715  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell11   3250   4500  116990  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                              macrocell11                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 117077p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3340
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121660

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell15   1250   1250  117077  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    3333   4583  117077  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 117710p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell15   1250   1250  117077  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3  macrocell15   2530   3780  117710  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 117993p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                             macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q       macrocell14   1250   1250  116916  RISE       1
\SPIM:BSPIM:ld_ident\/main_8  macrocell14   2247   3497  117993  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                             macrocell14                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 118008p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   125000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                            macrocell13                0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell13   1250   1250  118008  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell13   2232   3482  118008  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19982392p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 19988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3              0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   3850   3850  19982392  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2238   6088  19982392  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3              0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19984698p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 19988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:runmode_enable\/q        macrocell16     1250   1250  19984698  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   2532   3782  19984698  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3              0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1929/main_1
Capture Clock  : Net_1929/clock_0
Path slack     : 19988570p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3              0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  19988570  RISE       1
Net_1929/main_1                     macrocell17     2240   7920  19988570  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_1929/clock_0                                          macrocell17                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 19990990p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1               0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  19990990  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell16    2920   5500  19990990  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1929/main_0
Capture Clock  : Net_1929/clock_0
Path slack     : 19992719p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell16   1250   1250  19984698  RISE       1
Net_1929/main_0                macrocell17   2521   3771  19992719  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_1929/clock_0                                          macrocell17                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

