
Starting:    C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\bin\mbin\synplify.exe
Install:     C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1
Date:        Wed Sep 25 20:39:58 2013
Version:     G-2012.09M-SP1 

Arguments:   -product synplify_pro top_syn.prj
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



log file: "C:\Users\Aaron\Desktop\fpga2\FPGA\synthesis\top.srr"

Running RTL Check on top_syn|synthesis
Running Compile Input on top_syn|synthesis
Copied C:\Users\Aaron\Desktop\fpga2\FPGA\synthesis\synwork\top_compiler.srs to C:\Users\Aaron\Desktop\fpga2\FPGA\synthesis\top.srs
compiler Completed
Return Code: 0
Run Time:0h:00m:03s

Running Premap on top_syn|synthesis
premap Completed
Return Code: 0
Run Time:0h:00m:01s

Job RTL Check completed on top_syn|synthesis
log file: "C:\Users\Aaron\Desktop\fpga2\FPGA\synthesis\top.srr"

Running RTL Check on top_syn|synthesis
Running Compile Input on top_syn|synthesis
compiler Completed
Return Code: 0
Run Time:0h:00m:01s

Running Premap on top_syn|synthesis
premap is up to date. No run necessary
Job RTL Check completed on top_syn|synthesis
log file: "C:\Users\Aaron\Desktop\fpga2\FPGA\synthesis\top.srr"

Running FSM Explorer on top_syn|synthesis
Running Compile on top_syn|synthesis
Running Compile Process on top_syn|synthesis
Running Compile Input on top_syn|synthesis
compiler Completed
Return Code: 0
Run Time:0h:00m:01s

Job Compile Process completed on top_syn|synthesis
Running FSM Explorer...
fsm_explorer_job Completed
Return Code: 0
Run Time:0h:00m:05s

using FSM Exploration result file: "C:\Users\Aaron\Desktop\fpga2\FPGA\synthesis\top_fsm.sdc"
Running Premap on top_syn|synthesis
premap Completed
Return Code: 0
Run Time:0h:00m:01s

Job Compile completed on top_syn|synthesis
Running Map on top_syn|synthesis
using FSM Exploration result file: "C:\Users\Aaron\Desktop\fpga2\FPGA\synthesis\top_fsm.sdc"
Running Map & Optimize on top_syn|synthesis
fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:05s

Job Map completed on top_syn|synthesis
Job FSM Explorer completed on top_syn|synthesis
Note: Opening local project RTL file 'C:\Users\Aaron\Desktop\fpga2\FPGA\synthesis\top.srs'
exit status=0

License checkin: synplifypro_actel
