
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.60

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: state[2]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[2]$_DFF_P_/CK (DFF_X1)
     3    5.96    0.02    0.07    0.07 ^ state[2]$_DFF_P_/QN (DFF_X1)
                                         _004_ (net)
                  0.02    0.00    0.07 ^ _234_/A1 (NAND3_X1)
     1    1.90    0.01    0.02    0.10 v _234_/ZN (NAND3_X1)
                                         _066_ (net)
                  0.01    0.00    0.10 v _244_/A3 (NAND4_X1)
     1    1.17    0.01    0.02    0.12 ^ _244_/ZN (NAND4_X1)
                                         _022_ (net)
                  0.01    0.00    0.12 ^ tx$_SDFFE_PN1P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx$_SDFFE_PN1P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx_busy$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.07    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v input9/A (BUF_X1)
     3    6.30    0.01    0.03    0.23 v input9/Z (BUF_X1)
                                         net9 (net)
                  0.01    0.00    0.23 v _166_/A (CLKBUF_X3)
    10   19.58    0.02    0.05    0.28 v _166_/Z (CLKBUF_X3)
                                         _101_ (net)
                  0.02    0.00    0.28 v _246_/A1 (AND2_X1)
     1    1.09    0.01    0.03    0.31 v _246_/ZN (AND2_X1)
                                         _077_ (net)
                  0.01    0.00    0.31 v _248_/B (MUX2_X1)
     1    1.21    0.01    0.06    0.36 v _248_/Z (MUX2_X1)
                                         _023_ (net)
                  0.01    0.00    0.36 v tx_busy$_SDFFE_PN0P_/D (DFF_X1)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ tx_busy$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx_busy$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.07    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v input9/A (BUF_X1)
     3    6.30    0.01    0.03    0.23 v input9/Z (BUF_X1)
                                         net9 (net)
                  0.01    0.00    0.23 v _166_/A (CLKBUF_X3)
    10   19.58    0.02    0.05    0.28 v _166_/Z (CLKBUF_X3)
                                         _101_ (net)
                  0.02    0.00    0.28 v _246_/A1 (AND2_X1)
     1    1.09    0.01    0.03    0.31 v _246_/ZN (AND2_X1)
                                         _077_ (net)
                  0.01    0.00    0.31 v _248_/B (MUX2_X1)
     1    1.21    0.01    0.06    0.36 v _248_/Z (MUX2_X1)
                                         _023_ (net)
                  0.01    0.00    0.36 v tx_busy$_SDFFE_PN0P_/D (DFF_X1)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ tx_busy$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.14358331263065338

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7232

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
13.91923999786377

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8688

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ clk_counter[1]$_SDFFE_PN0P_/CK (DFF_X2)
   0.09    0.09 v clk_counter[1]$_SDFFE_PN0P_/QN (DFF_X2)
   0.05    0.13 v _251_/CO (HA_X1)
   0.09    0.23 ^ _146_/ZN (NOR4_X4)
   0.03    0.26 v _192_/ZN (OAI21_X2)
   0.08    0.34 v _196_/ZN (OR3_X1)
   0.02    0.36 ^ _200_/ZN (OAI221_X1)
   0.00    0.36 ^ clk_counter[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.36   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ clk_counter[2]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[2]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ state[2]$_DFF_P_/CK (DFF_X1)
   0.07    0.07 ^ state[2]$_DFF_P_/QN (DFF_X1)
   0.02    0.10 v _234_/ZN (NAND3_X1)
   0.02    0.12 ^ _244_/ZN (NAND4_X1)
   0.00    0.12 ^ tx$_SDFFE_PN1P_/D (DFF_X1)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ tx$_SDFFE_PN1P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.3638

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.5956

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
163.716328

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.55e-04   3.21e-06   1.88e-06   1.60e-04  76.0%
Combinational          2.67e-05   2.02e-05   3.71e-06   5.06e-05  24.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.82e-04   2.34e-05   5.59e-06   2.11e-04 100.0%
                          86.2%      11.1%       2.7%
