// Seed: 3131639215
module module_0 (
    input uwire id_0,
    output wand id_1,
    output wand id_2,
    input uwire id_3,
    output wand id_4,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output tri id_9,
    input wor id_10
    , id_12
);
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    output wor id_2
);
  assign id_1 = -1;
  assign id_2 = id_0;
  integer id_4;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_4 = 0;
  logic id_5;
endmodule
