V 50
K _ s_clk_div4_1
Y 1
D 0 0 180 140
Z 10
i 9
P 1 0 100 20 100 0 2 0
L 20 100 10 0 2 0 1 0 rst_n
A 0 110 10 0 2 0 PINTYPE=IN
P 2 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 entop
A 0 90 10 0 2 0 PINTYPE=IN
P 3 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 s_acq
A 0 70 10 0 2 0 PINTYPE=IN
P 4 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 clkin
A 0 50 10 0 2 0 PINTYPE=IN
P 5 180 100 160 100 0 3 0
L 100 100 10 0 2 0 1 0 clkout
A 160 110 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=s_clk_div4_1
U 20 0 10 0 3 0 VFILE=D:/12_8/12_8_dds_pluse/NMR_EC_FPGA_RVB_0601/NMR_EC_FPGA_RVB/hdl/s_clk_div4_1.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=s_clk_div4_1
U 20 -40 10 0 3 0 PINORDER=rst_n entop s_acq clkin clkout 
b 20 20 160 120
E
