#
#MFLOP array has following meaning by index:
#   0 : Out-of-cache, L1 blocked
#   1 : Out-of-cache, L2 blocked
#   2 : Out-of-cache, no blocking
#   3 : Problem preloaded to L2, no blocking
#   4 : Problem preloaded to L1, no blocking
#
#
#Each kernel context has multiple kernels:
#   All kernels with rankR > 0 have restrictions, and are only
#   used when certain conditions are met.  The last kernel in
#   the context series has rankR=0, and can be called for any valid input
#
# ------------------------------------------------------------------------
# Following 1 GER1 kernels are optimized for out-of-cache operands
# ------------------------------------------------------------------------
ID=900002 ROUT='sr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_sgerk__900002' \
   rankR=0 CacheElts=40960 SSE=3 alignA=0 alignY=16 alignX=16 minM=16 minN=1  \
   NU=1 MU=16 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=2.400880e+03,-4.882813e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetcht2 -DPFIX=prefetcht1 -DPFADIST=256 -DPFYDIST=192' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GER1 kernels are optimized for operands preloaded to the L2 cache
# ------------------------------------------------------------------------
ID=900007 ROUT='sr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_sgerk__900007' \
   rankR=0 CacheElts=40960 SSE=3 alignA=0 alignY=16 alignX=16 minM=32 minN=1  \
   NU=1 MU=32 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,6.292992e+03,-1.120038e+04 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetchnta -DPFIX=prefetcht2 -DPFIY=prefetchnta -DPFADIST=384 -DPFXDIST=320 -DPFYDIST=0' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 2 GER1 kernels are optimized for operands preloaded to the L1 cache
# ------------------------------------------------------------------------
ID=6 ROUT='ATL_sgerk_8x4_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_sgerk__6' \
   rankR=1 CacheElts=6881 SSE=3 alignA=0 alignY=0 alignX=0 minM=0 minN=0  \
   NU=4 MU=8 LDAMUL=16 PFTUNABLE=0 ALIGNX2A=1 ADDCFLAGS=0 FNU=0 INCYISONE=0  \
   X87=0  \
   MFLOP=-3.639492e+03,-4.491614e+03,0.000000e+00,0.000000e+00,6.239744e+03
ID=900005 ROUT='sr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_sgerk__900005' \
   rankR=0 CacheElts=6881 SSE=3 alignA=0 alignY=16 alignX=16 minM=16 minN=4  \
   NU=4 MU=16 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,0.000000e+00,3.119872e+03 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetcht0 -DPFADIST=0 -DPFXDIST=256' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GER1 kernels are optimized for operands out-of-cache, but blocked
# for L1 reuse.  These are used in low-rank update
# ------------------------------------------------------------------------
ID=900002 ROUT='sr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_sgerk__900002' \
   rankR=0 CacheElts=6881 SSE=3 alignA=0 alignY=16 alignX=16 minM=16 minN=1  \
   NU=1 MU=16 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=4.000667e+03,-4.840513e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetcht0 -DPFIX=prefetchnta -DPFIY=prefetcht2 -DPFADIST=384 -DPFXDIST=256 -DPFYDIST=320' \
     COMP='gcc'
