// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_fst_c.h"
#include "VAzadi_top_verilator__Syms.h"


//======================

void VAzadi_top_verilator::trace(VerilatedFstC* tfp, int, int) {
    tfp->spTrace()->addInitCb(&traceInit, __VlSymsp);
    traceRegister(tfp->spTrace());
}

void VAzadi_top_verilator::traceInit(void* userp, VerilatedFst* tracep, uint32_t code) {
    // Callback from tracep->open()
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    if (!Verilated::calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->module(vlSymsp->name());
    tracep->scopeEscape(' ');
    VAzadi_top_verilator::traceInitTop(vlSymsp, tracep);
    tracep->scopeEscape('.');
}

//======================


void VAzadi_top_verilator::traceInitTop(void* userp, VerilatedFst* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceInitSub0(userp, tracep);
        vlTOPp->traceInitSub1(userp, tracep);
        vlTOPp->traceInitSub2(userp, tracep);
        vlTOPp->traceInitSub3(userp, tracep);
    }
}

void VAzadi_top_verilator::traceInitSub0(void* userp, VerilatedFst* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10213,"clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"reset_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10215,"gpio_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+10216,"gpio_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBit(c+10493,"Azadi_top_verilator DirectDmiTap",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator reset_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10215,"Azadi_top_verilator gpio_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+10216,"Azadi_top_verilator gpio_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+10494,"Azadi_top_verilator JTAG_IDCODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+1892,"Azadi_top_verilator cio_jtag_tck",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1893,"Azadi_top_verilator cio_jtag_tdi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2066,"Azadi_top_verilator cio_jtag_tdo",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1894,"Azadi_top_verilator cio_jtag_tms",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1895,"Azadi_top_verilator cio_jtag_trst_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1896,"Azadi_top_verilator cio_jtag_srst_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10494,"Azadi_top_verilator top_verilator JTAG_ID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator DirectDmiTap",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator reset_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10495,"Azadi_top_verilator top_verilator uart_rx_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10215,"Azadi_top_verilator top_verilator gpio_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+10216,"Azadi_top_verilator top_verilator gpio_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBit(c+1892,"Azadi_top_verilator top_verilator jtag_tck_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1894,"Azadi_top_verilator top_verilator jtag_tms_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1895,"Azadi_top_verilator top_verilator jtag_trst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1893,"Azadi_top_verilator top_verilator jtag_tdi_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2066,"Azadi_top_verilator top_verilator jtag_tdo_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10217,"Azadi_top_verilator top_verilator RESET",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator system_rst_ni",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10215,"Azadi_top_verilator top_verilator gpio_in",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
        tracep->declBus(c+7252,"Azadi_top_verilator top_verilator gpio_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
        tracep->declBus(c+10496,"Azadi_top_verilator top_verilator wdata_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10497,"Azadi_top_verilator top_verilator we_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5639,"Azadi_top_verilator top_verilator ifu_to_xbar a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"PutFullData", "PutPartialData", "Get"};
            const char* __VenumItemValues[]
            = {"0", "1", "100"};
            tracep->declDTypeEnum(1, "tlul_pkg::tl_a_m_op", 3, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5640,"Azadi_top_verilator top_verilator ifu_to_xbar a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5641,"Azadi_top_verilator top_verilator ifu_to_xbar a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5642,"Azadi_top_verilator top_verilator ifu_to_xbar a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5643,"Azadi_top_verilator top_verilator ifu_to_xbar a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5644,"Azadi_top_verilator top_verilator ifu_to_xbar a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5645,"Azadi_top_verilator top_verilator ifu_to_xbar a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5646,"Azadi_top_verilator top_verilator ifu_to_xbar a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5647,"Azadi_top_verilator top_verilator ifu_to_xbar d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7721,"Azadi_top_verilator top_verilator xbar_to_ifu d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"AccessAck", "AccessAckData"};
            const char* __VenumItemValues[]
            = {"0", "1"};
            tracep->declDTypeEnum(2, "tlul_pkg::tl_d_m_op", 2, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+7722,"Azadi_top_verilator top_verilator xbar_to_ifu d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7723,"Azadi_top_verilator top_verilator xbar_to_ifu d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7724,"Azadi_top_verilator top_verilator xbar_to_ifu d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7725,"Azadi_top_verilator top_verilator xbar_to_ifu d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7726,"Azadi_top_verilator top_verilator xbar_to_ifu d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7727,"Azadi_top_verilator top_verilator xbar_to_ifu d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7728,"Azadi_top_verilator top_verilator xbar_to_ifu d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7729,"Azadi_top_verilator top_verilator xbar_to_ifu a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6961,"Azadi_top_verilator top_verilator xbar_to_iccm a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6962,"Azadi_top_verilator top_verilator xbar_to_iccm a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6963,"Azadi_top_verilator top_verilator xbar_to_iccm a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6964,"Azadi_top_verilator top_verilator xbar_to_iccm a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6965,"Azadi_top_verilator top_verilator xbar_to_iccm a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6966,"Azadi_top_verilator top_verilator xbar_to_iccm a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6967,"Azadi_top_verilator top_verilator xbar_to_iccm a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6968,"Azadi_top_verilator top_verilator xbar_to_iccm a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6969,"Azadi_top_verilator top_verilator xbar_to_iccm d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5344,"Azadi_top_verilator top_verilator iccm_to_xbar d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5345,"Azadi_top_verilator top_verilator iccm_to_xbar d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5346,"Azadi_top_verilator top_verilator iccm_to_xbar d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5347,"Azadi_top_verilator top_verilator iccm_to_xbar d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5348,"Azadi_top_verilator top_verilator iccm_to_xbar d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5349,"Azadi_top_verilator top_verilator iccm_to_xbar d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5350,"Azadi_top_verilator top_verilator iccm_to_xbar d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5351,"Azadi_top_verilator top_verilator iccm_to_xbar d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5352,"Azadi_top_verilator top_verilator iccm_to_xbar a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2167,"Azadi_top_verilator top_verilator lsu_to_xbar a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2168,"Azadi_top_verilator top_verilator lsu_to_xbar a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2169,"Azadi_top_verilator top_verilator lsu_to_xbar a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2170,"Azadi_top_verilator top_verilator lsu_to_xbar a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2171,"Azadi_top_verilator top_verilator lsu_to_xbar a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2172,"Azadi_top_verilator top_verilator lsu_to_xbar a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2173,"Azadi_top_verilator top_verilator lsu_to_xbar a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2174,"Azadi_top_verilator top_verilator lsu_to_xbar a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2175,"Azadi_top_verilator top_verilator lsu_to_xbar d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator xbar_to_lsu d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9745,"Azadi_top_verilator top_verilator xbar_to_lsu d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9746,"Azadi_top_verilator top_verilator xbar_to_lsu d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9747,"Azadi_top_verilator top_verilator xbar_to_lsu d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9748,"Azadi_top_verilator top_verilator xbar_to_lsu d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9749,"Azadi_top_verilator top_verilator xbar_to_lsu d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9750,"Azadi_top_verilator top_verilator xbar_to_lsu d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9751,"Azadi_top_verilator top_verilator xbar_to_lsu d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9752,"Azadi_top_verilator top_verilator xbar_to_lsu a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6970,"Azadi_top_verilator top_verilator xbar_to_dccm a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6971,"Azadi_top_verilator top_verilator xbar_to_dccm a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6972,"Azadi_top_verilator top_verilator xbar_to_dccm a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6973,"Azadi_top_verilator top_verilator xbar_to_dccm a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6974,"Azadi_top_verilator top_verilator xbar_to_dccm a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6975,"Azadi_top_verilator top_verilator xbar_to_dccm a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6976,"Azadi_top_verilator top_verilator xbar_to_dccm a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6977,"Azadi_top_verilator top_verilator xbar_to_dccm a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6978,"Azadi_top_verilator top_verilator xbar_to_dccm d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5393,"Azadi_top_verilator top_verilator dccm_to_xbar d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5394,"Azadi_top_verilator top_verilator dccm_to_xbar d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5395,"Azadi_top_verilator top_verilator dccm_to_xbar d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5396,"Azadi_top_verilator top_verilator dccm_to_xbar d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5397,"Azadi_top_verilator top_verilator dccm_to_xbar d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5398,"Azadi_top_verilator top_verilator dccm_to_xbar d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5399,"Azadi_top_verilator top_verilator dccm_to_xbar d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5400,"Azadi_top_verilator top_verilator dccm_to_xbar d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5401,"Azadi_top_verilator top_verilator dccm_to_xbar a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4425,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4426,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4427,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4428,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4429,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4430,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4431,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4432,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4433,"Azadi_top_verilator top_verilator xbarm_to_xbarp d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8189,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8190,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8191,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8192,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8196,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8197,"Azadi_top_verilator top_verilator xbarp_to_xbarm a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8577,"Azadi_top_verilator top_verilator xbarp_to_gpio a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8578,"Azadi_top_verilator top_verilator xbarp_to_gpio a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8579,"Azadi_top_verilator top_verilator xbarp_to_gpio a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator xbarp_to_gpio a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator xbarp_to_gpio a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator xbarp_to_gpio a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator xbarp_to_gpio a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator xbarp_to_gpio a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8585,"Azadi_top_verilator top_verilator xbarp_to_gpio d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+397,"Azadi_top_verilator top_verilator gpio_to_xbarp d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+398,"Azadi_top_verilator top_verilator gpio_to_xbarp d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+399,"Azadi_top_verilator top_verilator gpio_to_xbarp d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+400,"Azadi_top_verilator top_verilator gpio_to_xbarp d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+401,"Azadi_top_verilator top_verilator gpio_to_xbarp d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+402,"Azadi_top_verilator top_verilator gpio_to_xbarp d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+403,"Azadi_top_verilator top_verilator gpio_to_xbarp d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+404,"Azadi_top_verilator top_verilator gpio_to_xbarp d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+405,"Azadi_top_verilator top_verilator gpio_to_xbarp a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1746,"Azadi_top_verilator top_verilator dm_to_xbar a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1747,"Azadi_top_verilator top_verilator dm_to_xbar a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1748,"Azadi_top_verilator top_verilator dm_to_xbar a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1749,"Azadi_top_verilator top_verilator dm_to_xbar a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1750,"Azadi_top_verilator top_verilator dm_to_xbar a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1751,"Azadi_top_verilator top_verilator dm_to_xbar a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1752,"Azadi_top_verilator top_verilator dm_to_xbar a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1753,"Azadi_top_verilator top_verilator dm_to_xbar a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1754,"Azadi_top_verilator top_verilator dm_to_xbar d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9278,"Azadi_top_verilator top_verilator xbar_to_dm d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9279,"Azadi_top_verilator top_verilator xbar_to_dm d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9280,"Azadi_top_verilator top_verilator xbar_to_dm d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9281,"Azadi_top_verilator top_verilator xbar_to_dm d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9282,"Azadi_top_verilator top_verilator xbar_to_dm d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9283,"Azadi_top_verilator top_verilator xbar_to_dm d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9284,"Azadi_top_verilator top_verilator xbar_to_dm d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9285,"Azadi_top_verilator top_verilator xbar_to_dm d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9286,"Azadi_top_verilator top_verilator xbar_to_dm a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7123,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7124,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7125,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7126,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7127,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7128,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7129,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7130,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7131,"Azadi_top_verilator top_verilator dbgrom_to_xbar d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5417,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5418,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5419,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5420,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5421,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5422,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5423,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5424,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5425,"Azadi_top_verilator top_verilator xbar_to_dbgrom a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4122,"Azadi_top_verilator top_verilator plic_req a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4123,"Azadi_top_verilator top_verilator plic_req a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4124,"Azadi_top_verilator top_verilator plic_req a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4125,"Azadi_top_verilator top_verilator plic_req a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4126,"Azadi_top_verilator top_verilator plic_req a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4127,"Azadi_top_verilator top_verilator plic_req a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4128,"Azadi_top_verilator top_verilator plic_req a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4129,"Azadi_top_verilator top_verilator plic_req a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4130,"Azadi_top_verilator top_verilator plic_req d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1392,"Azadi_top_verilator top_verilator plic_resp d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1393,"Azadi_top_verilator top_verilator plic_resp d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1394,"Azadi_top_verilator top_verilator plic_resp d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1395,"Azadi_top_verilator top_verilator plic_resp d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1396,"Azadi_top_verilator top_verilator plic_resp d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1397,"Azadi_top_verilator top_verilator plic_resp d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1398,"Azadi_top_verilator top_verilator plic_resp d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1399,"Azadi_top_verilator top_verilator plic_resp d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1400,"Azadi_top_verilator top_verilator plic_resp a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5275,"Azadi_top_verilator top_verilator intr_gpio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5275,"Azadi_top_verilator top_verilator intr_vector",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+263,"Azadi_top_verilator top_verilator intr_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10498,"Azadi_top_verilator top_verilator gpio_intr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+408,"Azadi_top_verilator top_verilator rx_dv_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+409,"Azadi_top_verilator top_verilator rx_byte_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+1627,"Azadi_top_verilator top_verilator instr_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6979,"Azadi_top_verilator top_verilator tlul_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBit(c+6980,"Azadi_top_verilator top_verilator req_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1628,"Azadi_top_verilator top_verilator tlul_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+386,"Azadi_top_verilator top_verilator iccm_cntrl_reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+387,"Azadi_top_verilator top_verilator iccm_cntrl_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+410,"Azadi_top_verilator top_verilator iccm_cntrl_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+388,"Azadi_top_verilator top_verilator iccm_cntrl_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1897,"Azadi_top_verilator top_verilator jtag_req tck",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1898,"Azadi_top_verilator top_verilator jtag_req tms",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1899,"Azadi_top_verilator top_verilator jtag_req trst_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1900,"Azadi_top_verilator top_verilator jtag_req tdi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2067,"Azadi_top_verilator top_verilator jtag_rsp tdo",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2068,"Azadi_top_verilator top_verilator jtag_rsp tdo_oe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2069,"Azadi_top_verilator top_verilator unused_jtag_tdo_oe_o",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+247,"Azadi_top_verilator top_verilator dbg_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9985,"Azadi_top_verilator top_verilator dbg_rst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top PMPEnable",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator u_top PMPGranularity",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator u_top PMPNumRegions",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator u_top MHPMCounterNum",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10501,"Azadi_top_verilator top_verilator u_top MHPMCounterWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top RV32E",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        {
            const char* __VenumItemNames[]
            = {"RV32MNone", "RV32MSlow", "RV32MFast", 
                                                "RV32MSingleCycle"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(3, "brq_pkg::rv32m_e", 4, 32, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+10502,"Azadi_top_verilator top_verilator u_top RV32M",3, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        {
            const char* __VenumItemNames[]
            = {"RV32BNone", "RV32BBalanced", "RV32BFull"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(4, "brq_pkg::rv32b_e", 3, 32, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+10503,"Azadi_top_verilator top_verilator u_top RV32B",4, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        {
            const char* __VenumItemNames[]
            = {"RegFileFF", "RegFileFPGA", "RegFileLatch"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(5, "brq_pkg::regfile_e", 3, 32, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+10504,"Azadi_top_verilator top_verilator u_top RegFile",5, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top BranchTargetALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top WritebackStage",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top ICache",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top ICacheECC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top BranchPredictor",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator u_top DbgTriggerEn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator u_top DbgHwBreakNum",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top Securebrq",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10507,"Azadi_top_verilator top_verilator u_top DmHaltAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10508,"Azadi_top_verilator top_verilator u_top DmExceptionAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator u_top clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7721,"Azadi_top_verilator top_verilator u_top tl_i_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7722,"Azadi_top_verilator top_verilator u_top tl_i_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7723,"Azadi_top_verilator top_verilator u_top tl_i_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7724,"Azadi_top_verilator top_verilator u_top tl_i_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7725,"Azadi_top_verilator top_verilator u_top tl_i_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7726,"Azadi_top_verilator top_verilator u_top tl_i_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7727,"Azadi_top_verilator top_verilator u_top tl_i_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7728,"Azadi_top_verilator top_verilator u_top tl_i_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7729,"Azadi_top_verilator top_verilator u_top tl_i_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5639,"Azadi_top_verilator top_verilator u_top tl_i_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5640,"Azadi_top_verilator top_verilator u_top tl_i_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5641,"Azadi_top_verilator top_verilator u_top tl_i_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5642,"Azadi_top_verilator top_verilator u_top tl_i_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5643,"Azadi_top_verilator top_verilator u_top tl_i_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5644,"Azadi_top_verilator top_verilator u_top tl_i_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5645,"Azadi_top_verilator top_verilator u_top tl_i_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5646,"Azadi_top_verilator top_verilator u_top tl_i_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5647,"Azadi_top_verilator top_verilator u_top tl_i_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator u_top tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9745,"Azadi_top_verilator top_verilator u_top tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9746,"Azadi_top_verilator top_verilator u_top tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9747,"Azadi_top_verilator top_verilator u_top tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9748,"Azadi_top_verilator top_verilator u_top tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9749,"Azadi_top_verilator top_verilator u_top tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9750,"Azadi_top_verilator top_verilator u_top tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9751,"Azadi_top_verilator top_verilator u_top tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9752,"Azadi_top_verilator top_verilator u_top tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2167,"Azadi_top_verilator top_verilator u_top tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2168,"Azadi_top_verilator top_verilator u_top tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2169,"Azadi_top_verilator top_verilator u_top tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2170,"Azadi_top_verilator top_verilator u_top tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2171,"Azadi_top_verilator top_verilator u_top tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2172,"Azadi_top_verilator top_verilator u_top tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2173,"Azadi_top_verilator top_verilator u_top tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2174,"Azadi_top_verilator top_verilator u_top tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2175,"Azadi_top_verilator top_verilator u_top tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top test_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top hart_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10511,"Azadi_top_verilator top_verilator u_top boot_addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top irq_software_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top irq_timer_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+263,"Azadi_top_verilator top_verilator u_top irq_external_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10512,"Azadi_top_verilator top_verilator u_top irq_fast_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 14,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top irq_nm_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+247,"Azadi_top_verilator top_verilator u_top debug_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator u_top fetch_enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top alert_minor_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top alert_major_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10219,"Azadi_top_verilator top_verilator u_top core_sleep_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top rst_ni",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5604,"Azadi_top_verilator top_verilator u_top instr_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7730,"Azadi_top_verilator top_verilator u_top instr_gnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7731,"Azadi_top_verilator top_verilator u_top instr_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5648,"Azadi_top_verilator top_verilator u_top instr_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7732,"Azadi_top_verilator top_verilator u_top instr_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7733,"Azadi_top_verilator top_verilator u_top instr_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10220,"Azadi_top_verilator top_verilator u_top data_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9753,"Azadi_top_verilator top_verilator u_top data_gnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9754,"Azadi_top_verilator top_verilator u_top data_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1771,"Azadi_top_verilator top_verilator u_top data_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2176,"Azadi_top_verilator top_verilator u_top data_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2177,"Azadi_top_verilator top_verilator u_top data_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10221,"Azadi_top_verilator top_verilator u_top data_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9755,"Azadi_top_verilator top_verilator u_top data_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9756,"Azadi_top_verilator top_verilator u_top data_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core PMPEnable",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator u_top u_core PMPGranularity",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator u_top u_core PMPNumRegions",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator u_top u_core MHPMCounterNum",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10501,"Azadi_top_verilator top_verilator u_top u_core MHPMCounterWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core RV32E",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10513,"Azadi_top_verilator top_verilator u_top u_core RV32M",3, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10514,"Azadi_top_verilator top_verilator u_top u_core RV32B",4, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10515,"Azadi_top_verilator top_verilator u_top u_core RegFile",5, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core BranchTargetALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core WritebackStage",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core ICache",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core ICacheECC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core BranchPredictor",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator u_top u_core DbgTriggerEn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator u_top u_core DbgHwBreakNum",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core Securebrq",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10507,"Azadi_top_verilator top_verilator u_top u_core DmHaltAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10508,"Azadi_top_verilator top_verilator u_top u_core DmExceptionAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator u_top u_core clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core test_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core hart_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10511,"Azadi_top_verilator top_verilator u_top u_core boot_addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5604,"Azadi_top_verilator top_verilator u_top u_core instr_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7730,"Azadi_top_verilator top_verilator u_top u_core instr_gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7731,"Azadi_top_verilator top_verilator u_top u_core instr_rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5648,"Azadi_top_verilator top_verilator u_top u_core instr_addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7732,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7733,"Azadi_top_verilator top_verilator u_top u_core instr_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10220,"Azadi_top_verilator top_verilator u_top u_core data_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9753,"Azadi_top_verilator top_verilator u_top u_core data_gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9754,"Azadi_top_verilator top_verilator u_top u_core data_rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1771,"Azadi_top_verilator top_verilator u_top u_core data_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2176,"Azadi_top_verilator top_verilator u_top u_core data_be_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2177,"Azadi_top_verilator top_verilator u_top u_core data_addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10221,"Azadi_top_verilator top_verilator u_top u_core data_wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9755,"Azadi_top_verilator top_verilator u_top u_core data_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9756,"Azadi_top_verilator top_verilator u_top u_core data_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core irq_software_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core irq_timer_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+263,"Azadi_top_verilator top_verilator u_top u_core irq_external_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10512,"Azadi_top_verilator top_verilator u_top u_core irq_fast_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 14,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core irq_nm_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+247,"Azadi_top_verilator top_verilator u_top u_core debug_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator u_top u_core fetch_enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core alert_minor_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core alert_major_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10219,"Azadi_top_verilator top_verilator u_top u_core core_sleep_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator u_top u_core PMP_NUM_CHAN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core DataIndTiming",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core DummyInstructions",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core PCIncrCheck",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core ShadowCSR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core SpecBranch",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core RegFileECC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core RegFileDataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10222,"Azadi_top_verilator top_verilator u_top u_core instr_valid_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7423,"Azadi_top_verilator top_verilator u_top u_core instr_new_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+271,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+271,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_alu_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7419,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_c_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+315,"Azadi_top_verilator top_verilator u_top u_core instr_is_compressed_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10223,"Azadi_top_verilator top_verilator u_top u_core instr_perf_count_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core instr_bp_taken_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+316,"Azadi_top_verilator top_verilator u_top u_core instr_fetch_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5541,"Azadi_top_verilator top_verilator u_top u_core instr_fetch_err_plus2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+272,"Azadi_top_verilator top_verilator u_top u_core illegal_c_insn_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10224,"Azadi_top_verilator top_verilator u_top u_core pc_if",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+317,"Azadi_top_verilator top_verilator u_top u_core pc_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core pc_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+10006+i*2,"Azadi_top_verilator top_verilator u_top u_core imd_val_d_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+1772+i*2,"Azadi_top_verilator top_verilator u_top u_core imd_val_q_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 33,0);}}
        tracep->declBus(c+7569,"Azadi_top_verilator top_verilator u_top u_core imd_val_we_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7424,"Azadi_top_verilator top_verilator u_top u_core data_ind_timing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7425,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7426,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_seed_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_seed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7427,"Azadi_top_verilator top_verilator u_top u_core icache_enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1776,"Azadi_top_verilator top_verilator u_top u_core icache_inval",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core pc_mismatch_alert",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core csr_shadow_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10225,"Azadi_top_verilator top_verilator u_top u_core instr_first_cycle_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10226,"Azadi_top_verilator top_verilator u_top u_core instr_valid_clear",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5605,"Azadi_top_verilator top_verilator u_top u_core pc_set",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5606,"Azadi_top_verilator top_verilator u_top u_core pc_set_spec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core nt_branch_mispredict",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"PC_BOOT", "PC_JUMP", "PC_EXC", "PC_ERET", 
                                                "PC_DRET", 
                                                "PC_BP"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101"};
            tracep->declDTypeEnum(6, "brq_pkg::pc_sel_e", 6, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5614,"Azadi_top_verilator top_verilator u_top u_core pc_mux_id",6, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        {
            const char* __VenumItemNames[]
            = {"EXC_PC_EXC", "EXC_PC_IRQ", "EXC_PC_DBD", 
                                                "EXC_PC_DBG_EXC"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(7, "brq_pkg::exc_pc_sel_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5615,"Azadi_top_verilator top_verilator u_top u_core exc_pc_mux_id",7, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {
            const char* __VenumItemNames[]
            = {"EXC_CAUSE_IRQ_SOFTWARE_M", "EXC_CAUSE_IRQ_TIMER_M", 
                                                "EXC_CAUSE_IRQ_EXTERNAL_M", 
                                                "EXC_CAUSE_IRQ_NM", 
                                                "EXC_CAUSE_INSN_ADDR_MISA", 
                                                "EXC_CAUSE_INSTR_ACCESS_FAULT", 
                                                "EXC_CAUSE_ILLEGAL_INSN", 
                                                "EXC_CAUSE_BREAKPOINT", 
                                                "EXC_CAUSE_LOAD_ACCESS_FAULT", 
                                                "EXC_CAUSE_STORE_ACCESS_FAULT", 
                                                "EXC_CAUSE_ECALL_UMODE", 
                                                "EXC_CAUSE_ECALL_MMODE"};
            const char* __VenumItemValues[]
            = {"100011", "100111", "101011", "111111", 
                                                "0", 
                                                "1", 
                                                "10", 
                                                "11", 
                                                "101", 
                                                "111", 
                                                "1000", 
                                                "1011"};
            tracep->declDTypeEnum(8, "brq_pkg::exc_cause_e", 12, 6, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5607,"Azadi_top_verilator top_verilator u_top u_core exc_cause",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+9757,"Azadi_top_verilator top_verilator u_top u_core lsu_load_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9758,"Azadi_top_verilator top_verilator u_top u_core lsu_store_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+321,"Azadi_top_verilator top_verilator u_top u_core lsu_addr_incr_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1777,"Azadi_top_verilator top_verilator u_top u_core lsu_addr_last",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2178,"Azadi_top_verilator top_verilator u_top u_core branch_target_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7572,"Azadi_top_verilator top_verilator u_top u_core branch_decision",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7534,"Azadi_top_verilator top_verilator u_top u_core ctrl_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10227,"Azadi_top_verilator top_verilator u_top u_core if_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+318,"Azadi_top_verilator top_verilator u_top u_core lsu_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10228,"Azadi_top_verilator top_verilator u_top u_core core_busy_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+264,"Azadi_top_verilator top_verilator u_top u_core core_busy_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+273,"Azadi_top_verilator top_verilator u_top u_core rf_raddr_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10229,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+274,"Azadi_top_verilator top_verilator u_top u_core rf_raddr_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1778,"Azadi_top_verilator top_verilator u_top u_core rf_ren_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1779,"Azadi_top_verilator top_verilator u_top u_core rf_ren_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+275,"Azadi_top_verilator top_verilator u_top u_core rf_waddr_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10185,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_fwd_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10186,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_lsu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9759,"Azadi_top_verilator top_verilator u_top u_core rf_we_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10231,"Azadi_top_verilator top_verilator u_top u_core rf_we_lsu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+275,"Azadi_top_verilator top_verilator u_top u_core rf_waddr_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10232,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10233,"Azadi_top_verilator top_verilator u_top u_core rf_we_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core rf_rd_a_wb_match",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core rf_rd_b_wb_match",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"ALU_ADD", "ALU_SUB", "ALU_XOR", "ALU_OR", 
                                                "ALU_AND", 
                                                "ALU_XNOR", 
                                                "ALU_ORN", 
                                                "ALU_ANDN", 
                                                "ALU_SRA", 
                                                "ALU_SRL", 
                                                "ALU_SLL", 
                                                "ALU_SRO", 
                                                "ALU_SLO", 
                                                "ALU_ROR", 
                                                "ALU_ROL", 
                                                "ALU_GREV", 
                                                "ALU_GORC", 
                                                "ALU_SHFL", 
                                                "ALU_UNSHFL", 
                                                "ALU_LT", 
                                                "ALU_LTU", 
                                                "ALU_GE", 
                                                "ALU_GEU", 
                                                "ALU_EQ", 
                                                "ALU_NE", 
                                                "ALU_MIN", 
                                                "ALU_MINU", 
                                                "ALU_MAX", 
                                                "ALU_MAXU", 
                                                "ALU_PACK", 
                                                "ALU_PACKU", 
                                                "ALU_PACKH", 
                                                "ALU_SEXTB", 
                                                "ALU_SEXTH", 
                                                "ALU_CLZ", 
                                                "ALU_CTZ", 
                                                "ALU_PCNT", 
                                                "ALU_SLT", 
                                                "ALU_SLTU", 
                                                "ALU_CMOV", 
                                                "ALU_CMIX", 
                                                "ALU_FSL", 
                                                "ALU_FSR", 
                                                "ALU_SBSET", 
                                                "ALU_SBCLR", 
                                                "ALU_SBINV", 
                                                "ALU_SBEXT", 
                                                "ALU_BEXT", 
                                                "ALU_BDEP", 
                                                "ALU_BFP", 
                                                "ALU_CLMUL", 
                                                "ALU_CLMULR", 
                                                "ALU_CLMULH", 
                                                "ALU_CRC32_B", 
                                                "ALU_CRC32C_B", 
                                                "ALU_CRC32_H", 
                                                "ALU_CRC32C_H", 
                                                "ALU_CRC32_W", 
                                                "ALU_CRC32C_W"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101", 
                                                "110", 
                                                "111", 
                                                "1000", 
                                                "1001", 
                                                "1010", 
                                                "1011", 
                                                "1100", 
                                                "1101", 
                                                "1110", 
                                                "1111", 
                                                "10000", 
                                                "10001", 
                                                "10010", 
                                                "10011", 
                                                "10100", 
                                                "10101", 
                                                "10110", 
                                                "10111", 
                                                "11000", 
                                                "11001", 
                                                "11010", 
                                                "11011", 
                                                "11100", 
                                                "11101", 
                                                "11110", 
                                                "11111", 
                                                "100000", 
                                                "100001", 
                                                "100010", 
                                                "100011", 
                                                "100100", 
                                                "100101", 
                                                "100110", 
                                                "100111", 
                                                "101000", 
                                                "101001", 
                                                "101010", 
                                                "101011", 
                                                "101100", 
                                                "101101", 
                                                "101110", 
                                                "101111", 
                                                "110000", 
                                                "110001", 
                                                "110010", 
                                                "110011", 
                                                "110100", 
                                                "110101", 
                                                "110110", 
                                                "110111", 
                                                "111000", 
                                                "111001", 
                                                "111010"};
            tracep->declDTypeEnum(9, "brq_pkg::alu_op_e", 59, 6, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+322,"Azadi_top_verilator top_verilator u_top u_core alu_operator_ex",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10234,"Azadi_top_verilator top_verilator u_top u_core alu_operand_a_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2160,"Azadi_top_verilator top_verilator u_top u_core alu_operand_b_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core bt_a_operand",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core bt_b_operand",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2178,"Azadi_top_verilator top_verilator u_top u_core alu_adder_result_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10000,"Azadi_top_verilator top_verilator u_top u_core result_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10235,"Azadi_top_verilator top_verilator u_top u_core mult_en_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10236,"Azadi_top_verilator top_verilator u_top u_core div_en_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+323,"Azadi_top_verilator top_verilator u_top u_core mult_sel_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+324,"Azadi_top_verilator top_verilator u_top u_core div_sel_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"MD_OP_MULL", "MD_OP_MULH", "MD_OP_DIV", 
                                                "MD_OP_REM"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(10, "brq_pkg::md_op_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+1780,"Azadi_top_verilator top_verilator u_top u_core multdiv_operator_ex",10, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1781,"Azadi_top_verilator top_verilator u_top u_core multdiv_signed_mode_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10229,"Azadi_top_verilator top_verilator u_top u_core multdiv_operand_a_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator u_top u_core multdiv_operand_b_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator u_top u_core multdiv_ready_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1782,"Azadi_top_verilator top_verilator u_top u_core csr_access",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"CSR_OP_READ", "CSR_OP_WRITE", "CSR_OP_SET", 
                                                "CSR_OP_CLEAR"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(11, "brq_pkg::csr_op_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+7542,"Azadi_top_verilator top_verilator u_top u_core csr_op",11, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+9760,"Azadi_top_verilator top_verilator u_top u_core csr_op_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"CSR_MHARTID", "CSR_MSTATUS", "CSR_MISA", 
                                                "CSR_MIE", 
                                                "CSR_MTVEC", 
                                                "CSR_MSCRATCH", 
                                                "CSR_MEPC", 
                                                "CSR_MCAUSE", 
                                                "CSR_MTVAL", 
                                                "CSR_MIP", 
                                                "CSR_PMPCFG0", 
                                                "CSR_PMPCFG1", 
                                                "CSR_PMPCFG2", 
                                                "CSR_PMPCFG3", 
                                                "CSR_PMPADDR0", 
                                                "CSR_PMPADDR1", 
                                                "CSR_PMPADDR2", 
                                                "CSR_PMPADDR3", 
                                                "CSR_PMPADDR4", 
                                                "CSR_PMPADDR5", 
                                                "CSR_PMPADDR6", 
                                                "CSR_PMPADDR7", 
                                                "CSR_PMPADDR8", 
                                                "CSR_PMPADDR9", 
                                                "CSR_PMPADDR10", 
                                                "CSR_PMPADDR11", 
                                                "CSR_PMPADDR12", 
                                                "CSR_PMPADDR13", 
                                                "CSR_PMPADDR14", 
                                                "CSR_PMPADDR15", 
                                                "CSR_TSELECT", 
                                                "CSR_TDATA1", 
                                                "CSR_TDATA2", 
                                                "CSR_TDATA3", 
                                                "CSR_MCONTEXT", 
                                                "CSR_SCONTEXT", 
                                                "CSR_DCSR", 
                                                "CSR_DPC", 
                                                "CSR_DSCRATCH0", 
                                                "CSR_DSCRATCH1", 
                                                "CSR_MCOUNTINHIBIT", 
                                                "CSR_MHPMEVENT3", 
                                                "CSR_MHPMEVENT4", 
                                                "CSR_MHPMEVENT5", 
                                                "CSR_MHPMEVENT6", 
                                                "CSR_MHPMEVENT7", 
                                                "CSR_MHPMEVENT8", 
                                                "CSR_MHPMEVENT9", 
                                                "CSR_MHPMEVENT10", 
                                                "CSR_MHPMEVENT11", 
                                                "CSR_MHPMEVENT12", 
                                                "CSR_MHPMEVENT13", 
                                                "CSR_MHPMEVENT14", 
                                                "CSR_MHPMEVENT15", 
                                                "CSR_MHPMEVENT16", 
                                                "CSR_MHPMEVENT17", 
                                                "CSR_MHPMEVENT18", 
                                                "CSR_MHPMEVENT19", 
                                                "CSR_MHPMEVENT20", 
                                                "CSR_MHPMEVENT21", 
                                                "CSR_MHPMEVENT22", 
                                                "CSR_MHPMEVENT23", 
                                                "CSR_MHPMEVENT24", 
                                                "CSR_MHPMEVENT25", 
                                                "CSR_MHPMEVENT26", 
                                                "CSR_MHPMEVENT27", 
                                                "CSR_MHPMEVENT28", 
                                                "CSR_MHPMEVENT29", 
                                                "CSR_MHPMEVENT30", 
                                                "CSR_MHPMEVENT31", 
                                                "CSR_MCYCLE", 
                                                "CSR_MINSTRET", 
                                                "CSR_MHPMCOUNTER3", 
                                                "CSR_MHPMCOUNTER4", 
                                                "CSR_MHPMCOUNTER5", 
                                                "CSR_MHPMCOUNTER6", 
                                                "CSR_MHPMCOUNTER7", 
                                                "CSR_MHPMCOUNTER8", 
                                                "CSR_MHPMCOUNTER9", 
                                                "CSR_MHPMCOUNTER10", 
                                                "CSR_MHPMCOUNTER11", 
                                                "CSR_MHPMCOUNTER12", 
                                                "CSR_MHPMCOUNTER13", 
                                                "CSR_MHPMCOUNTER14", 
                                                "CSR_MHPMCOUNTER15", 
                                                "CSR_MHPMCOUNTER16", 
                                                "CSR_MHPMCOUNTER17", 
                                                "CSR_MHPMCOUNTER18", 
                                                "CSR_MHPMCOUNTER19", 
                                                "CSR_MHPMCOUNTER20", 
                                                "CSR_MHPMCOUNTER21", 
                                                "CSR_MHPMCOUNTER22", 
                                                "CSR_MHPMCOUNTER23", 
                                                "CSR_MHPMCOUNTER24", 
                                                "CSR_MHPMCOUNTER25", 
                                                "CSR_MHPMCOUNTER26", 
                                                "CSR_MHPMCOUNTER27", 
                                                "CSR_MHPMCOUNTER28", 
                                                "CSR_MHPMCOUNTER29", 
                                                "CSR_MHPMCOUNTER30", 
                                                "CSR_MHPMCOUNTER31", 
                                                "CSR_MCYCLEH", 
                                                "CSR_MINSTRETH", 
                                                "CSR_MHPMCOUNTER3H", 
                                                "CSR_MHPMCOUNTER4H", 
                                                "CSR_MHPMCOUNTER5H", 
                                                "CSR_MHPMCOUNTER6H", 
                                                "CSR_MHPMCOUNTER7H", 
                                                "CSR_MHPMCOUNTER8H", 
                                                "CSR_MHPMCOUNTER9H", 
                                                "CSR_MHPMCOUNTER10H", 
                                                "CSR_MHPMCOUNTER11H", 
                                                "CSR_MHPMCOUNTER12H", 
                                                "CSR_MHPMCOUNTER13H", 
                                                "CSR_MHPMCOUNTER14H", 
                                                "CSR_MHPMCOUNTER15H", 
                                                "CSR_MHPMCOUNTER16H", 
                                                "CSR_MHPMCOUNTER17H", 
                                                "CSR_MHPMCOUNTER18H", 
                                                "CSR_MHPMCOUNTER19H", 
                                                "CSR_MHPMCOUNTER20H", 
                                                "CSR_MHPMCOUNTER21H", 
                                                "CSR_MHPMCOUNTER22H", 
                                                "CSR_MHPMCOUNTER23H", 
                                                "CSR_MHPMCOUNTER24H", 
                                                "CSR_MHPMCOUNTER25H", 
                                                "CSR_MHPMCOUNTER26H", 
                                                "CSR_MHPMCOUNTER27H", 
                                                "CSR_MHPMCOUNTER28H", 
                                                "CSR_MHPMCOUNTER29H", 
                                                "CSR_MHPMCOUNTER30H", 
                                                "CSR_MHPMCOUNTER31H", 
                                                "CSR_CPUCTRL", 
                                                "CSR_SECURESEED"};
            const char* __VenumItemValues[]
            = {"111100010100", "1100000000", "1100000001", 
                                                "1100000100", 
                                                "1100000101", 
                                                "1101000000", 
                                                "1101000001", 
                                                "1101000010", 
                                                "1101000011", 
                                                "1101000100", 
                                                "1110100000", 
                                                "1110100001", 
                                                "1110100010", 
                                                "1110100011", 
                                                "1110110000", 
                                                "1110110001", 
                                                "1110110010", 
                                                "1110110011", 
                                                "1110110100", 
                                                "1110110101", 
                                                "1110110110", 
                                                "1110110111", 
                                                "1110111000", 
                                                "1110111001", 
                                                "1110111010", 
                                                "1110111011", 
                                                "1110111100", 
                                                "1110111101", 
                                                "1110111110", 
                                                "1110111111", 
                                                "11110100000", 
                                                "11110100001", 
                                                "11110100010", 
                                                "11110100011", 
                                                "11110101000", 
                                                "11110101010", 
                                                "11110110000", 
                                                "11110110001", 
                                                "11110110010", 
                                                "11110110011", 
                                                "1100100000", 
                                                "1100100011", 
                                                "1100100100", 
                                                "1100100101", 
                                                "1100100110", 
                                                "1100100111", 
                                                "1100101000", 
                                                "1100101001", 
                                                "1100101010", 
                                                "1100101011", 
                                                "1100101100", 
                                                "1100101101", 
                                                "1100101110", 
                                                "1100101111", 
                                                "1100110000", 
                                                "1100110001", 
                                                "1100110010", 
                                                "1100110011", 
                                                "1100110100", 
                                                "1100110101", 
                                                "1100110110", 
                                                "1100110111", 
                                                "1100111000", 
                                                "1100111001", 
                                                "1100111010", 
                                                "1100111011", 
                                                "1100111100", 
                                                "1100111101", 
                                                "1100111110", 
                                                "1100111111", 
                                                "101100000000", 
                                                "101100000010", 
                                                "101100000011", 
                                                "101100000100", 
                                                "101100000101", 
                                                "101100000110", 
                                                "101100000111", 
                                                "101100001000", 
                                                "101100001001", 
                                                "101100001010", 
                                                "101100001011", 
                                                "101100001100", 
                                                "101100001101", 
                                                "101100001110", 
                                                "101100001111", 
                                                "101100010000", 
                                                "101100010001", 
                                                "101100010010", 
                                                "101100010011", 
                                                "101100010100", 
                                                "101100010101", 
                                                "101100010110", 
                                                "101100010111", 
                                                "101100011000", 
                                                "101100011001", 
                                                "101100011010", 
                                                "101100011011", 
                                                "101100011100", 
                                                "101100011101", 
                                                "101100011110", 
                                                "101100011111", 
                                                "101110000000", 
                                                "101110000010", 
                                                "101110000011", 
                                                "101110000100", 
                                                "101110000101", 
                                                "101110000110", 
                                                "101110000111", 
                                                "101110001000", 
                                                "101110001001", 
                                                "101110001010", 
                                                "101110001011", 
                                                "101110001100", 
                                                "101110001101", 
                                                "101110001110", 
                                                "101110001111", 
                                                "101110010000", 
                                                "101110010001", 
                                                "101110010010", 
                                                "101110010011", 
                                                "101110010100", 
                                                "101110010101", 
                                                "101110010110", 
                                                "101110010111", 
                                                "101110011000", 
                                                "101110011001", 
                                                "101110011010", 
                                                "101110011011", 
                                                "101110011100", 
                                                "101110011101", 
                                                "101110011110", 
                                                "101110011111", 
                                                "11111000000", 
                                                "11111000001"};
            tracep->declDTypeEnum(12, "brq_pkg::csr_num_e", 134, 12, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+7565,"Azadi_top_verilator top_verilator u_top u_core csr_addr",12, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+7584,"Azadi_top_verilator top_verilator u_top u_core csr_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10234,"Azadi_top_verilator top_verilator u_top u_core csr_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9761,"Azadi_top_verilator top_verilator u_top u_core illegal_csr_insn_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1771,"Azadi_top_verilator top_verilator u_top u_core lsu_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1783,"Azadi_top_verilator top_verilator u_top u_core lsu_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+1784,"Azadi_top_verilator top_verilator u_top u_core lsu_sign_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2155,"Azadi_top_verilator top_verilator u_top u_core lsu_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator u_top u_core lsu_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10237,"Azadi_top_verilator top_verilator u_top u_core lsu_req_done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9942,"Azadi_top_verilator top_verilator u_top u_core id_in_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7549,"Azadi_top_verilator top_verilator u_top u_core ex_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9762,"Azadi_top_verilator top_verilator u_top u_core lsu_resp_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9763,"Azadi_top_verilator top_verilator u_top u_core lsu_resp_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5600,"Azadi_top_verilator top_verilator u_top u_core instr_req_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9764,"Azadi_top_verilator top_verilator u_top u_core en_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"WB_INSTR_LOAD", "WB_INSTR_STORE", "WB_INSTR_OTHER"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(13, "brq_pkg::wb_instr_type_e", 3, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+10517,"Azadi_top_verilator top_verilator u_top u_core instr_type_wb",13, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator u_top u_core ready_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core rf_write_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core outstanding_load_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core outstanding_store_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+248,"Azadi_top_verilator top_verilator u_top u_core irq_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5544,"Azadi_top_verilator top_verilator u_top u_core nmi_mode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+249,"Azadi_top_verilator top_verilator u_top u_core irqs irq_software",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+250,"Azadi_top_verilator top_verilator u_top u_core irqs irq_timer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+251,"Azadi_top_verilator top_verilator u_top u_core irqs irq_external",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+252,"Azadi_top_verilator top_verilator u_top u_core irqs irq_fast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        tracep->declBit(c+5545,"Azadi_top_verilator top_verilator u_top u_core csr_mstatus_mie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5593,"Azadi_top_verilator top_verilator u_top u_core csr_mepc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5546,"Azadi_top_verilator top_verilator u_top u_core csr_depc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+1+i*2,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+-1), 33,0);}}
        tracep->declBit(c+5,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) lock",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"PMP_MODE_OFF", "PMP_MODE_TOR", "PMP_MODE_NA4", 
                                                "PMP_MODE_NAPOT"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(14, "brq_pkg::pmp_cfg_mode_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+6,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) mode",14, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) exec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) write",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) read",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) lock",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) mode",14, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+12,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) exec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) write",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) read",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+15+i*1,"Azadi_top_verilator top_verilator u_top u_core pmp_req_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
        tracep->declBit(c+5608,"Azadi_top_verilator top_verilator u_top u_core instr_req_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10238,"Azadi_top_verilator top_verilator u_top u_core data_req_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7535,"Azadi_top_verilator top_verilator u_top u_core csr_save_if",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7560,"Azadi_top_verilator top_verilator u_top u_core csr_save_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core csr_save_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7550,"Azadi_top_verilator top_verilator u_top u_core csr_restore_mret_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7551,"Azadi_top_verilator top_verilator u_top u_core csr_restore_dret_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7536,"Azadi_top_verilator top_verilator u_top u_core csr_save_cause",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7537,"Azadi_top_verilator top_verilator u_top u_core csr_mtvec_init",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5547,"Azadi_top_verilator top_verilator u_top u_core csr_mtvec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7561,"Azadi_top_verilator top_verilator u_top u_core csr_mtval",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5548,"Azadi_top_verilator top_verilator u_top u_core csr_mstatus_tw",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"PRIV_LVL_M", "PRIV_LVL_H", "PRIV_LVL_S", 
                                                "PRIV_LVL_U"};
            const char* __VenumItemValues[]
            = {"11", "10", "1", "0"};
            tracep->declDTypeEnum(15, "brq_pkg::priv_lvl_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5549,"Azadi_top_verilator top_verilator u_top u_core priv_mode_id",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7585,"Azadi_top_verilator top_verilator u_top u_core priv_mode_if",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5550,"Azadi_top_verilator top_verilator u_top u_core priv_mode_lsu",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5594,"Azadi_top_verilator top_verilator u_top u_core debug_mode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"DBG_CAUSE_NONE", "DBG_CAUSE_EBREAK", 
                                                "DBG_CAUSE_TRIGGER", 
                                                "DBG_CAUSE_HALTREQ", 
                                                "DBG_CAUSE_STEP"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100"};
            tracep->declDTypeEnum(16, "brq_pkg::dbg_cause_e", 5, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+7538,"Azadi_top_verilator top_verilator u_top u_core debug_cause",16, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7539,"Azadi_top_verilator top_verilator u_top u_core debug_csr_save",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5551,"Azadi_top_verilator top_verilator u_top u_core debug_single_step",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5552,"Azadi_top_verilator top_verilator u_top u_core debug_ebreakm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5553,"Azadi_top_verilator top_verilator u_top u_core debug_ebreaku",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5601,"Azadi_top_verilator top_verilator u_top u_core trigger_match",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9764,"Azadi_top_verilator top_verilator u_top u_core instr_id_done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core instr_done_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9943,"Azadi_top_verilator top_verilator u_top u_core perf_instr_ret_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10239,"Azadi_top_verilator top_verilator u_top u_core perf_instr_ret_compressed_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10240,"Azadi_top_verilator top_verilator u_top u_core perf_iside_wait",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10241,"Azadi_top_verilator top_verilator u_top u_core perf_dside_wait",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10242,"Azadi_top_verilator top_verilator u_top u_core perf_mul_wait",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10243,"Azadi_top_verilator top_verilator u_top u_core perf_div_wait",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7570,"Azadi_top_verilator top_verilator u_top u_core perf_jump",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7562,"Azadi_top_verilator top_verilator u_top u_core perf_branch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7571,"Azadi_top_verilator top_verilator u_top u_core perf_tbranch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7552,"Azadi_top_verilator top_verilator u_top u_core perf_load",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7553,"Azadi_top_verilator top_verilator u_top u_core perf_store",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10244,"Azadi_top_verilator top_verilator u_top u_core illegal_insn_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10244,"Azadi_top_verilator top_verilator u_top u_core unused_illegal_insn_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core clk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10245,"Azadi_top_verilator top_verilator u_top u_core clock_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+265,"Azadi_top_verilator top_verilator u_top u_core fetch_enable_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10185,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_wb_ecc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10229,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_a_ecc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_b_ecc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core rf_ecc_err_comb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7423,"Azadi_top_verilator top_verilator u_top u_core unused_instr_new_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core unused_instr_done_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1778,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_ren_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1779,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_ren_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_rd_a_wb_match",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_rd_b_wb_match",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7585,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_priv_lvl_if",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5550,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_priv_lvl_ls",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+17+i*2,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+-1), 33,0);}}
        tracep->declBit(c+21,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) lock",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+22,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) mode",14, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+23,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) exec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+24,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) write",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+25,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) read",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+26,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) lock",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+27,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) mode",14, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+28,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) exec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+29,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) write",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+30,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) read",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10245,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i test_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i clk_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        {
            const char* __VenumItemNames[]
            = {"ImplGeneric", "ImplXilinx"};
            const char* __VenumItemValues[]
            = {"0", "1"};
            tracep->declDTypeEnum(17, "prim_pkg::impl_e", 2, 32, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+10518,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i Impl",17, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic NoFpgaGate",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10245,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic test_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic clk_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+254,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic en_latch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10507,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DmHaltAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10508,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DmExceptionAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DummyInstructions",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ICache",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ICacheECC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core if_stage_i PCIncrCheck",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core if_stage_i BranchPredictor",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core if_stage_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core if_stage_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10511,"Azadi_top_verilator top_verilator u_top u_core if_stage_i boot_addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5600,"Azadi_top_verilator top_verilator u_top u_core if_stage_i req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5608,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5648,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7730,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7731,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7732,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7733,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+31,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_pmp_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10222,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7423,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+271,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+271,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_alu_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7419,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_c_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+315,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_bp_taken_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+316,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_fetch_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5541,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_fetch_err_plus2_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+272,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_insn_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10224,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_if_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+317,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10226,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_clear_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5605,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_set_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5606,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_set_spec_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5614,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mux_i",6,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core if_stage_i nt_branch_mispredict_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5615,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_pc_mux_i",7,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5607,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_cause",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+7425,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7426,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_mask_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_seed_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_seed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7427,"Azadi_top_verilator top_verilator u_top u_core if_stage_i icache_enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1776,"Azadi_top_verilator top_verilator u_top u_core if_stage_i icache_inval_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2178,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_target_ex_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5593,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mepc_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5546,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_depc_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5547,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mtvec_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7537,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mtvec_init_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9942,"Azadi_top_verilator top_verilator u_top u_core if_stage_i id_in_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mismatch_alert_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10227,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10246,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10222,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9952,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7423,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10227,"Azadi_top_verilator top_verilator u_top u_core if_stage_i prefetch_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5605,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5606,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_spec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predicted_branch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5649,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_addr_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5650,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_fetch_addr_n0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7734,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9942,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7735,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10224,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9919,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10247,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_err_plus2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7734,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7735,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10224,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9919,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10248,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5607,"Azadi_top_verilator top_verilator u_top u_core if_stage_i irq_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+5609,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_irq_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9952,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_id_pipe_reg_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core if_stage_i stall_dummy_instr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7736,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7737,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7738,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_instr_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9919,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_err_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predict_branch_taken",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predict_branch_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5614,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mux_internal",6, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10519,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_boot_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5554,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_csr_mtvec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7736,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_decompressed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7738,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7737,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7427,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer unused_icen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1776,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer unused_icinv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7425,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7426,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_seed_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_seed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10249,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7735,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i instr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7736,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i instr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7737,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i is_compressed_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7738,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i illegal_instr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10249,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i unused_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i BranchPredictor",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5600,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5605,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5606,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_spec_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i predicted_branch_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_mispredict_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5651,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9942,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7734,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7735,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10224,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9919,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10247,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i err_plus2_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5608,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7730,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5648,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7732,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7733,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+31,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_pmp_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7731,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10227,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i NUM_REQS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5610,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_suppress",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5611,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_new_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5608,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10250,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5590,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7586,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i discard_req_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7428,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i discard_req_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9920,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i gnt_or_pmp_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7739,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rvalid_or_pmp_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9921,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10251,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_s",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5555,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9922,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10252,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_s",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7429,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7587,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10253,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_s",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7430,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5595,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_rev",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5652,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5542,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10254,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10255,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5543,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10256,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_mispredict_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5652,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5648,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr_w_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7740,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_or_pmp_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7741,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10257,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10258,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5605,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_clear",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5591,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7734,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_raw",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10259,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5605,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_or_mispredict",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i g_no_branch_predictor unused_predicted_branch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10259,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i g_no_branch_predictor unused_addr_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i NUM_REQS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5605,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i clear_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5591,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+7741,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10257,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7732,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7740,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7734,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9942,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10224,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10259,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_addr_next_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7735,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9919,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10247,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_err_plus2_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+9923,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_d(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9924,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_d(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9925,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_d(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7420,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7421,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_q(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7422,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_q(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9926,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10260,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9953,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5592,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10261,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i lowest_free_entry",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7742,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_pushed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9954,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_popped",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10262,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i entry_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+9955,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i pop_fifo",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7743,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10263,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_unaligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7744,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10264,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_unaligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10265,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_plus2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7745,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10266,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_unaligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7746,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i aligned_is_compressed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7747,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i unaligned_is_compressed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7748,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i addr_incr_two",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10267,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,1);
        tracep->declBus(c+10268,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,1);
        tracep->declBus(c+10269,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,1);
        tracep->declBit(c+10270,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10271,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i unused_addr_in",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32E",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10521,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32M",3, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10522,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32B",4, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core id_stage_i DataIndTiming",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core id_stage_i BranchTargetALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core id_stage_i SpecBranch",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core id_stage_i WritebackStage",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core id_stage_i BranchPredictor",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core id_stage_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7534,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ctrl_busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10244,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10222,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+271,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+271,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_alu_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7419,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_c_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+315,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_is_compressed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_bp_taken_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5600,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10225,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_first_cycle_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10226,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_valid_clear_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9942,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1776,"Azadi_top_verilator top_verilator u_top u_core id_stage_i icache_inval_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7572,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_decision_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5605,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_set_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5606,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_set_spec_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5614,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_mux_o",6,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i nt_branch_mispredict_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5615,"Azadi_top_verilator top_verilator u_top u_core id_stage_i exc_pc_mux_o",7,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5607,"Azadi_top_verilator top_verilator u_top u_core id_stage_i exc_cause_o",8,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+272,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_c_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+316,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_fetch_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5541,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_fetch_err_plus2_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+317,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7549,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ex_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9762,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_resp_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+322,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operator_ex_o",9,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10234,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_a_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2160,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_b_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7569,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_we_ex_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+10010+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_d_ex_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+1785+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_q_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 33,0);}}
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_a_operand_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_b_operand_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10235,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10236,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+323,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_sel_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+324,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_sel_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1780,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operator_ex_o",10,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1781,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_signed_mode_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10229,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operand_a_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operand_b_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_ready_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1782,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_access_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7542,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_op_o",11,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+9760,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_op_en_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7535,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_if_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7560,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7550,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_restore_mret_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7551,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_restore_dret_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7536,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_cause_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7561,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mtval_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5549,"Azadi_top_verilator top_verilator u_top u_core id_stage_i priv_mode_i",15,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+5548,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mstatus_tw_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9761,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_csr_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7424,"Azadi_top_verilator top_verilator u_top u_core id_stage_i data_ind_timing_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2155,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1771,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1783,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+1784,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_sign_ext_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10237,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_done_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+321,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_addr_incr_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1777,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_addr_last_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5545,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mstatus_mie_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+248,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irq_pending_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+249,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_software",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+250,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_timer",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+251,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_external",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+252,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_fast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 14,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irq_nm_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5544,"Azadi_top_verilator top_verilator u_top u_core id_stage_i nmi_mode_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9757,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_load_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9758,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_store_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5594,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_mode_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7538,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_cause_o",16,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7539,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_csr_save_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+247,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5551,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_single_step_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5552,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_ebreakm_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5553,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_ebreaku_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5601,"Azadi_top_verilator top_verilator u_top u_core id_stage_i trigger_match_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10000,"Azadi_top_verilator top_verilator u_top u_core id_stage_i result_ex_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7584,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+273,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_raddr_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10229,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+274,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_raddr_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1778,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1779,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+275,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_waddr_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10232,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10233,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rd_a_wb_match_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rd_b_wb_match_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+275,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_waddr_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_fwd_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_write_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9764,"Azadi_top_verilator top_verilator u_top u_core id_stage_i en_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10517,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_type_wb_o",13,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+10223,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_perf_count_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ready_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i outstanding_load_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i outstanding_store_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7570,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_jump_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7562,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_branch_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7571,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_tbranch_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10241,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_dside_wait_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10242,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_mul_wait_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10243,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_div_wait_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9764,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_id_done_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1789,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_insn_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1790,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ebrk_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1791,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mret_insn_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1792,"Azadi_top_verilator top_verilator u_top u_core id_stage_i dret_insn_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1793,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ecall_insn_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1794,"Azadi_top_verilator top_verilator u_top u_core id_stage_i wfi_insn_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i wb_exception",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1795,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_in_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7617,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_spec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5556,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set_spec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5556,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7618,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_not_set",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_taken",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1796,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_in_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1797,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_set_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10272,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_set",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10225,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_first_cycle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+325,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_executing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9764,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+326,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_run",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_ld_hz",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10273,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_mem",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9765,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_multdiv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9766,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_branch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9767,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_jump",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9768,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5612,"Azadi_top_verilator top_verilator u_top u_core id_stage_i flush_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9769,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multicycle_done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+276,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_i_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+277,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_s_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+278,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+279,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_u_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+280,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_j_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+281,"Azadi_top_verilator top_verilator u_top u_core id_stage_i zimm_rs1_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10274,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10275,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {
            const char* __VenumItemNames[]
            = {"RF_WD_EX", "RF_WD_CSR"};
            const char* __VenumItemValues[]
            = {"0", "1"};
            tracep->declDTypeEnum(18, "brq_pkg::rf_wd_sel_e", 2, 1, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBit(c+1798,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_sel",18, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1799,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7563,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_raw",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1778,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1779,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10229,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_a_fwd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_b_fwd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+322,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operator",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        {
            const char* __VenumItemNames[]
            = {"OP_A_REG_A", "OP_A_FWD", "OP_A_CURRPC", 
                                                "OP_A_IMM"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(19, "brq_pkg::op_a_sel_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+2156,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_a_mux_sel",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+327,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_a_mux_sel_dec",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {
            const char* __VenumItemNames[]
            = {"OP_B_REG_B", "OP_B_IMM"};
            const char* __VenumItemValues[]
            = {"0", "1"};
            tracep->declDTypeEnum(20, "brq_pkg::op_b_sel_e", 2, 1, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBit(c+328,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_b_mux_sel",20, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+329,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_b_mux_sel_dec",20, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_multicycle_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+32,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_alu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+1800+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 33,0);}}
        tracep->declBus(c+10523,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_a_mux_sel",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {
            const char* __VenumItemNames[]
            = {"IMM_B_I", "IMM_B_S", "IMM_B_B", "IMM_B_U", 
                                                "IMM_B_J", 
                                                "IMM_B_INCR_PC", 
                                                "IMM_B_INCR_ADDR"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101", 
                                                "110"};
            tracep->declDTypeEnum(21, "brq_pkg::imm_b_sel_e", 7, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+10524,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_b_mux_sel",21, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        {
            const char* __VenumItemNames[]
            = {"IMM_A_Z", "IMM_A_ZERO"};
            const char* __VenumItemValues[]
            = {"0", "1"};
            tracep->declDTypeEnum(22, "brq_pkg::imm_a_sel_e", 2, 1, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBit(c+330,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_a_mux_sel",22, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2157,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_mux_sel",21, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+331,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_mux_sel_dec",21, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+10235,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5616,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10236,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5617,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5618,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_en_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1780,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operator",10, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1781,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_signed_mode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+1771,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1783,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+1784,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_sign_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2155,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1804,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10225,"Azadi_top_verilator top_verilator u_top u_core id_stage_i data_req_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9770,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_pipe_flush",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10234,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2160,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {
            const char* __VenumItemNames[]
            = {"FIRST_CYCLE", "MULTI_CYCLE"};
            const char* __VenumItemValues[]
            = {"0", "1"};
            tracep->declDTypeEnum(23, "brq_idu.id_fsm_e", 2, 1, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBit(c+284,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_fsm_q",23, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9927,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_fsm_d",23, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10523,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_nobtalu unused_a_mux_sel",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10524,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_nobtalu unused_b_mux_sel",21, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5556,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_branch_set_flop branch_set_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10237,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_no_stall_mem unused_data_req_done_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+275,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_no_stall_mem unused_rf_waddr_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_no_stall_mem unused_rf_write_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_no_stall_mem unused_outstanding_load_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_no_stall_mem unused_outstanding_store_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_no_stall_mem unused_wb_exception",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_no_stall_mem unused_rf_wdata_fwd_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32E",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10525,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32M",3, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10526,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32B",4, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i BranchTargetALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1789,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1790,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i ebrk_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1791,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mret_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1792,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i dret_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1793,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i ecall_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1794,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i wfi_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1797,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i jump_set_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i branch_taken_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1776,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i icache_inval_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10225,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_first_cycle_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+271,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+271,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rdata_alu_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+272,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_c_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+330,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_a_mux_sel_o",22,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+331,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_b_mux_sel_o",21,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10523,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i bt_a_mux_sel_o",19,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10524,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i bt_b_mux_sel_o",21,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+276,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_i_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+277,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_s_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+278,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_b_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+279,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_u_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+280,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_j_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+281,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i zimm_rs1_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1798,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_wdata_sel_o",18,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1799,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+273,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_raddr_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+274,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_raddr_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+275,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_waddr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+1778,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_ren_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1779,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_ren_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+322,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_operator_o",9,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+327,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_op_a_mux_sel_o",19,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+329,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_op_b_mux_sel_o",20,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_multicycle_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5616,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mult_en_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5617,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i div_en_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+323,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mult_sel_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+324,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i div_sel_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1780,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i multdiv_operator_o",10,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1781,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i multdiv_signed_mode_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+1782,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_access_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7542,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_op_o",11,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+1804,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1771,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1783,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+1784,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_sign_extension_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1796,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i jump_in_dec_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1795,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i branch_in_dec_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1789,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_reg_rv32e",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1805,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_illegal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1799,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+271,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+271,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_alu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+282,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i unused_instr_alu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+273,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+274,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+283,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+275,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_rs3_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_rs3_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1806,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_op",11, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {
            const char* __VenumItemNames[]
            = {"OPCODE_LOAD", "OPCODE_MISC_MEM", "OPCODE_OP_IMM", 
                                                "OPCODE_AUIPC", 
                                                "OPCODE_STORE", 
                                                "OPCODE_OP", 
                                                "OPCODE_LUI", 
                                                "OPCODE_BRANCH", 
                                                "OPCODE_JALR", 
                                                "OPCODE_JAL", 
                                                "OPCODE_SYSTEM"};
            const char* __VenumItemValues[]
            = {"11", "1111", "10011", "10111", "100011", 
                                                "110011", 
                                                "110111", 
                                                "1100011", 
                                                "1100111", 
                                                "1101111", 
                                                "1110011"};
            tracep->declDTypeEnum(24, "brq_pkg::opcode_e", 11, 7, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+1807,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i opcode",24, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+332,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i opcode_alu",24, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i WritebackStage",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i BranchPredictor",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7534,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10244,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1793,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1791,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mret_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1792,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i dret_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1794,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wfi_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1790,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9770,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_pipe_flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10222,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+271,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7419,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_compressed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+315,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_is_compressed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_bp_taken_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+316,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5541,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_plus2_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+317,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10226,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_valid_clear_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9942,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i id_in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+326,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i controller_run_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5600,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5605,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_set_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5606,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_set_spec_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5614,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_mux_o",6,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nt_branch_mispredict_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5615,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_pc_mux_o",7,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5607,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_cause_o",8,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+1777,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i lsu_addr_last_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9757,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9758,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wb_exception_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_set_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_set_spec_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_not_set_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10272,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i jump_set_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5545,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mstatus_mie_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+248,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irq_pending_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+249,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_software",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+250,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_timer",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+251,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_external",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+252,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_fast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 14,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irq_nm_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5544,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+247,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7538,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_cause_o",16,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7539,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_csr_save_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5594,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5551,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_single_step_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5552,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_ebreakm_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5553,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_ebreaku_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5601,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i trigger_match_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7535,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_if_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7560,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7550,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_restore_mret_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7551,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_restore_dret_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7536,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_cause_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7561,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mtval_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5549,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i priv_mode_i",15,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+5548,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mstatus_tw_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9768,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5612,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i flush_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ready_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7570,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i perf_jump_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7571,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i perf_tbranch_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        {
            const char* __VenumItemNames[]
            = {"RESET", "BOOT_SET", "WAIT_SLEEP", "SLEEP", 
                                                "FIRST_FETCH", 
                                                "DECODE", 
                                                "FLUSH", 
                                                "IRQ_TAKEN", 
                                                "DBG_TAKEN_IF", 
                                                "DBG_TAKEN_ID"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101", 
                                                "110", 
                                                "111", 
                                                "1000", 
                                                "1001"};
            tracep->declDTypeEnum(25, "brq_idu_controller.ctrl_fsm_e", 10, 4, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+333,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_fsm_cs",25, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9956,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_fsm_ns",25, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5544,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7554,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5594,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7540,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5557,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9757,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5558,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9758,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5559,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9944,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5560,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9945,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5619,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_prio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5620,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_prio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5621,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn_prio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5622,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn_prio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5623,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_prio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5624,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_prio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9768,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9946,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i halt_if",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9947,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i retain_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5612,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i flush_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10276,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_dret",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10277,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_umode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9771,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_lsu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9948,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i special_req_all",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5625,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i special_req_branch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7541,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i enter_debug_mode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5596,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebreak_into_debug",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5613,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i handle_irq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+255,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mfip_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+256,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i unused_irq_timer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5626,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5627,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mret_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5628,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i dret_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7543,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wfi_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5629,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9772,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_pipe_flush",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5602,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10527,"Azadi_top_verilator top_verilator u_top u_core ex_block_i RV32M",3, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10528,"Azadi_top_verilator top_verilator u_top u_core ex_block_i RV32B",4, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core ex_block_i BranchTargetALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core ex_block_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core ex_block_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+322,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operator_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10234,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operand_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2160,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operand_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10225,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_instr_first_cycle_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i bt_a_operand_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i bt_b_operand_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1780,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operator_i",10,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+10235,"Azadi_top_verilator top_verilator u_top u_core ex_block_i mult_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10236,"Azadi_top_verilator top_verilator u_top u_core ex_block_i div_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+323,"Azadi_top_verilator top_verilator u_top u_core ex_block_i mult_sel_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+324,"Azadi_top_verilator top_verilator u_top u_core ex_block_i div_sel_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1781,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_signed_mode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10229,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operand_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operand_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_ready_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7424,"Azadi_top_verilator top_verilator u_top u_core ex_block_i data_ind_timing_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7569,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+10014+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+1808+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 33,0);}}
        tracep->declBus(c+2178,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_adder_result_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10000,"Azadi_top_verilator top_verilator u_top u_core ex_block_i result_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2178,"Azadi_top_verilator top_verilator u_top u_core ex_block_i branch_target_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7572,"Azadi_top_verilator top_verilator u_top u_core ex_block_i branch_decision_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7549,"Azadi_top_verilator top_verilator u_top u_core ex_block_i ex_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10001,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10278,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declQuad(c+10279,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_alu_operand_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+1812,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_alu_operand_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+2179,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_adder_result_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 33,0);
        tracep->declBit(c+7572,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_cmp_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2181,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_is_equal_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10281,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2158,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+1814+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+33+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBus(c+10529,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+10018+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_imd_val_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 33,0);}}
        tracep->declBus(c+7564,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_imd_val_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i g_no_branch_target_alu unused_bt_a_operand",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i g_no_branch_target_alu unused_bt_b_operand",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10530,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i RV32B",4, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+322,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operator_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10234,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2160,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10225,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i instr_first_cycle_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1812,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_operand_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declQuad(c+10279,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_operand_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBit(c+2158,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_sel_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+1816+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 31,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+35+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 31,0);}}
        tracep->declBus(c+10529,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2178,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+2179,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result_ext_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 33,0);
        tracep->declBus(c+10001,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7572,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i comparison_result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2181,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_equal_result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7575,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_a_rev",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declQuad(c+2161,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_b_neg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBit(c+2159,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_op_b_negate",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+10282,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_in_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+10284,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_in_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBus(c+2178,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2181,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_equal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10286,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_greater_equal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7544,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i cmp_signed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7572,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i cmp_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7545,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_left",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_ones",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+334,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_arith",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_funnel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_sbmode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7566,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_amt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+2163,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_amt_compl",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+7606,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_operand",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declQuad(c+7607,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBit(c+7609,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unused_shift_result_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7610,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7611,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result_rev",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2164,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_len",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2165,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_off",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+37,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_mask_rev",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+335,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_or",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+336,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_and",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2160,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_operand_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10287,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_or_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10288,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_and_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10289,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_xor_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10002,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_op_b_negate",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10531,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bitcnt_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i minmax_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i pack_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i sext_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i singlebit_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i rev_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shuffle_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i butterfly_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i invbutterfly_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i clmul_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multicycle_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2166,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unused_shift_amt_compl",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+1818+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_imd_val_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_butterfly_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_invbutterfly_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10532,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i RV32M",3, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10235,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10236,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+323,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_sel_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+324,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sel_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1780,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i operator_i",10,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1781,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i signed_mode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10229,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+2179,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_ext_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 33,0);
        tracep->declBus(c+2178,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2181,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i equal_to_zero_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7424,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i data_ind_timing_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1812,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declQuad(c+10279,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+1820+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+10290+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 33,0);}}
        tracep->declBus(c+7564,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_ready_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10278,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10281,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+10294,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_signed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 34,0);
        tracep->declQuad(c+10294,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 34,0);
        tracep->declQuad(c+7555,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i accum",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 33,0);
        tracep->declBit(c+7576,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i sign_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7577,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i sign_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7546,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1824,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i signed_mult",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+7578,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 33,0);
        tracep->declQuad(c+10003,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_remainder_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 33,0);
        tracep->declQuad(c+10296,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 33,0);
        tracep->declBit(c+7580,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sign_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7581,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sign_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7612,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i is_greater_equal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10298,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_change_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7580,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i rem_change_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7431,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i one_shift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1825,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7432,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7433,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7613,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7614,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10299,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7619,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i next_remainder",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declQuad(c+7620,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i next_quotient",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBus(c+2178,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i res_adder_h",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7464,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7434,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_counter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10005,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_counter_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+7557,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7547,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_hold",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7465,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_hold",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7615,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7435,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7558,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_en_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7559,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_en_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"MD_IDLE", "MD_ABS_A", "MD_ABS_B", "MD_COMP", 
                                                "MD_LAST", 
                                                "MD_CHANGE_SIGN", 
                                                "MD_FINISH"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101", 
                                                "110"};
            tracep->declDTypeEnum(26, "brq_exu_multdiv_fast.md_fsm_e", 7, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+1826,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i md_state_q",26, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7616,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i md_state_d",26, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+323,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_mult_sel_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1827,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_imd_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+10300,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_mac_res_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2182,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_alu_adder_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7582,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+7583,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        {
            const char* __VenumItemNames[]
            = {"ALBL", "ALBH", "AHBL", "AHBH"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(27, "brq_exu_multdiv_fast.mult_fsm_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+7436,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_q",27, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7548,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_d",27, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10238,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9753,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9754,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9756,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+38,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_pmp_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2177,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1771,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2176,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_be_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10221,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9755,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1771,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1783,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_type_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1784,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_sign_ext_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10186,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10231,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_rdata_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2155,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2178,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i adder_result_ex_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+321,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_incr_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1777,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_last_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10237,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_req_done_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9762,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_resp_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9757,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i load_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9758,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i store_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+318,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7552,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i perf_load_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7553,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i perf_store_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2178,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2177,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr_w_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1777,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_last_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10187,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_update",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10188,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ctrl_update",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10189,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_update",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7437,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,8);
        tracep->declBus(c+1828,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_offset_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+285,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_type_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+286,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_sign_ext_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+287,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_we_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2183,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2176,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10221,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10186,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rdata_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10301,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_w_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10302,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_h_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10303,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_b_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7573,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i split_misaligned_access",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+319,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i handle_misaligned_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10190,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i handle_misaligned_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7438,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i pmp_err_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10191,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i pmp_err_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7439,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_err_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10192,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_err_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9773,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_or_pmp_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"IDLE", "WAIT_GNT_MIS", "WAIT_RVALID_MIS", 
                                                "WAIT_GNT", 
                                                "WAIT_RVALID_MIS_GNTS_DONE"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100"};
            tracep->declDTypeEnum(28, "brq_lsu.ls_fsm_e", 5, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+320,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ls_fsm_cs",28, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10193,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ls_fsm_ns",28, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i WritebackStage",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9764,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i en_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10517,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_type_wb_i",13,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+317,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i pc_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+315,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_is_compressed_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10223,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_perf_count_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i ready_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_write_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i outstanding_load_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i outstanding_store_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i pc_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9943,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i perf_instr_ret_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10239,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i perf_instr_ret_compressed_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+275,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_waddr_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10232,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10233,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10186,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_lsu_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10231,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_lsu_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_fwd_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+275,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_waddr_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10185,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9759,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9762,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i lsu_resp_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9763,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i lsu_resp_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_done_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10304+i*1,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_mux",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBus(c+9774,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_mux_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_bypass_wb unused_clk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_bypass_wb unused_rst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10517,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_bypass_wb unused_instr_type_wb",13, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+317,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_bypass_wb unused_pc_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DbgTriggerEn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DbgHwBreakNum",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DataIndTiming",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DummyInstructions",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i ShadowCSR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i ICache",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MHPMCounterNum",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10501,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MHPMCounterWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPEnable",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPGranularity",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPNumRegions",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32E",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10533,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32M",3, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i hart_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5549,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_id_o",15,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7585,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_if_o",15,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5550,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_lsu_o",15,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+5548,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mstatus_tw_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5547,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtvec_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7537,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtvec_init_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10511,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i boot_addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1782,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_access_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7565,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_addr_i",12,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+10234,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7542,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_op_i",11,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+9760,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_op_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7584,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_software_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_timer_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+263,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_external_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10512,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_fast_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 14,0);
        tracep->declBit(c+5544,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i nmi_mode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+248,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_pending_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+249,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_software",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+250,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_timer",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+251,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_external",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+252,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_fast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 14,0);
        tracep->declBit(c+5545,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mstatus_mie_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5593,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mepc_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10534,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) lock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10535,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) mode",14,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+10536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) exec",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10537,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) write",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10538,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) read",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10539,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) lock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10540,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) mode",14,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+10541,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) exec",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10542,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) write",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10543,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) read",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+10544+i*2,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+-1), 33,0);}}
        tracep->declBit(c+5594,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_mode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7538,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_cause_i",16,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7539,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_csr_save_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5546,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_depc_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5551,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_single_step_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5552,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_ebreakm_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5553,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_ebreaku_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5601,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i trigger_match_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10224,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_if_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+317,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7424,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i data_ind_timing_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7425,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_en_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7426,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_mask_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_seed_en_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_seed_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7427,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i icache_enable_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_shadow_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7535,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_if_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7560,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7550,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_restore_mret_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7551,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_restore_dret_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_cause_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5607,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mcause_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+7561,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtval_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9761,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9943,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i instr_ret_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10239,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i instr_ret_compressed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10240,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i iside_wait_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7570,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i jump_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7562,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i branch_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7571,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i branch_taken_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7552,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mem_load_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7553,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mem_store_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10241,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dside_wait_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10242,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mul_wait_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10243,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i div_wait_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32MEnabled",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPAddrWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10549,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MISA_VALUE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+7588,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i exception_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5549,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_lvl_q",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7585,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_lvl_d",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5561,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5562,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mpie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5563,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mpp",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5564,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mprv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5565,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q tw",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9928,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9929,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mpie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9930,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mpp",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+9931,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mprv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9932,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d tw",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9911,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7440,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_software",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7441,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_timer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7442,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_external",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_fast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        tracep->declBit(c+7589,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_software",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7590,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_timer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7591,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_external",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7592,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_fast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        tracep->declBit(c+9912,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7444,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mscratch_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9913,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mscratch_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5593,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7593,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9914,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7466,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+7594,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+9915,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7595,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9916,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5547,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10306,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9917,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+267,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_software",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+268,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_timer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+269,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_external",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+270,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_fast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        {
            const char* __VenumItemNames[]
            = {"XDEBUGVER_NO", "XDEBUGVER_STD", "XDEBUGVER_NONSTD"};
            const char* __VenumItemValues[]
            = {"0", "100", "1111"};
            tracep->declDTypeEnum(29, "brq_pkg::x_debug_ver_e", 3, 4, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5566,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q xdebugver",29, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q zero2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBit(c+5568,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q ebreakm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5569,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5570,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q ebreaks",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5571,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q ebreaku",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5572,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q stepie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5573,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q stopcount",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5574,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q stoptime",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5575,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q cause",16, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5576,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5577,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q mprven",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5578,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q nmip",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5579,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q step",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5580,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q prv",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10194,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d xdebugver",29, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10195,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d zero2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBit(c+10196,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d ebreakm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10197,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10198,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d ebreaks",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10199,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d ebreaku",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10200,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d stepie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10201,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d stopcount",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10202,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d stoptime",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10203,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d cause",16, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+10204,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10205,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d mprven",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10206,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d nmip",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d step",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10208,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d prv",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+9899,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5546,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7596,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9918,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7446,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch0_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7447,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch1_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10209,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch0_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9933,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch1_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7448,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_q mpie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7449,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_q mpp",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7467,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_d mpie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7468,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_d mpp",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7597,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5581,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_epc_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5593,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_epc_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7450,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_cause_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+7466,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_cause_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+39+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_addr_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+55+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_cfg_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 7,0);}}
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_csr_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7451,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10307,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7452,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+9900,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+7469+i*2,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);}}
        tracep->declBus(c+9901,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9902,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounterh_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9949,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_incr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+71+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmevent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBus(c+7567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+9903,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounter_we_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9904,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounterh_we_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9950,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounter_incr_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5582,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tselect_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10308,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tmatch_control_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10309,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tmatch_value_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7453,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q dummy_instr_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7454,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q dummy_instr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7455,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q data_ind_timing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7456,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q icache_enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+103,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d dummy_instr_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+104,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d dummy_instr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+105,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d data_ind_timing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+106,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d icache_enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7598,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata dummy_instr_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7599,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata dummy_instr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7600,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata data_ind_timing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7601,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata icache_enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10210,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7602,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7584,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9775,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_we_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9776,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7574,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10310,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_priv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10311,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_write",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10519,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_boot_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7568,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_csr_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7565,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBit(c+10550,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mie",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10551,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mpie",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10552,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mpp",15, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBit(c+10553,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mprv",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10554,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL tw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10555,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL xdebugver",29, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10556,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL zero2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBit(c+10557,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL ebreakm",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10558,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL zero1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10559,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL ebreaks",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10560,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL ebreaku",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10561,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL stepie",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10562,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL stopcount",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10563,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL stoptime",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10564,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL cause",16, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10565,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL zero0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10566,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL mprven",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10567,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL nmip",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10568,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL step",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10569,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL prv",15, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBit(c+10570,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTACK_RESET_VAL mpie",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10552,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTACK_RESET_VAL mpp",15, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmcounter_incr unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10571,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmevent unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmevent unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+9905,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,0);
        tracep->declBus(c+9906,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounterh_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,0);
        tracep->declBus(c+9951,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_incr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs DbgHwNumLen",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+7603,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5583,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+7604,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5597,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7602,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+5598+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBit(c+10312,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9934,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9935,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5603,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs trigger_match",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10572,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs TSelectRdataPadlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+7600,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dit unused_dit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7599,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dummy unused_dummy_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7598,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dummy unused_dummy_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7601,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_icache unused_icen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10573,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10574,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9936,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+9911,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5584,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5584,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10575,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7593,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9914,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5593,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5593,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10576,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10577,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 17,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7605,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
        tracep->declBit(c+9912,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7457,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7457,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10575,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7602,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9913,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7444,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7444,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10573,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10578,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7594,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+9915,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7466,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7466,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10575,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7595,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9916,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10579,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10306,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9917,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5547,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5547,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10580,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10211,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9899,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5585,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5585,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10575,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7596,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9918,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5546,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5546,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10575,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7602,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10209,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7446,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7446,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10575,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7602,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9933,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7447,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7447,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10581,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7533,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7597,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7458,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7458,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10575,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5593,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7597,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5581,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5581,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10573,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10578,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7466,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+7597,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7450,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7450,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10582,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i CounterWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10313,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_inc_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9907,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counterh_we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9908,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7602,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_val_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+7459,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_val_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7459,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+9957,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_upd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+9959,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_load",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBit(c+9961,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+9962,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+7459,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+10582,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i CounterWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10314,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_inc_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9909,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counterh_we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9910,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7602,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_val_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+7461,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_val_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7461,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+9964,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_upd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+9966,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_load",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBit(c+9968,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+9969,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+7461,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+10573,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10578,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+107,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+10210,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7463,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7463,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10583,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7603,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10312,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5583,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5583,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10583,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7604,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+9937,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5586,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5586,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10575,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7602,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9938,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5587,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5587,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10583,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7604,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+9939,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5588,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5588,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10575,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7602,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9940,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5589,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5589,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i RV32E",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i DummyInstructions",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i test_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i dummy_instr_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+273,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i raddr_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10229,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rdata_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+274,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i raddr_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rdata_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+275,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i waddr_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10185,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i wdata_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9759,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10584,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i NUM_WORDS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1829,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1830,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1831,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1832,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1833,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1834,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1835,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1836,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1837,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1838,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1839,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1840,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1841,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1842,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1843,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1844,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1845,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1846,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1847,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1848,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1849,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1850,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1851,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1852,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1853,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1854,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1855,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1856,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1857,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1858,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1859,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1860,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1861,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1862,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1863,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1864,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1865,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1866,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1867,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1868,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1869,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1870,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1871,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1872,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1873,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1874,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1875,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1876,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1877,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1878,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1879,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1880,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1881,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1882,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1883,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1884,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1885,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1886,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1887,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1888,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1889,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1890,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1891,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10022,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i unused_test_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_decoder unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i g_normal_r0 unused_dummy_instr_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator u_top intr_interface MAX_REQS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator u_top intr_interface clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top intr_interface reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5604,"Azadi_top_verilator top_verilator u_top intr_interface req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7730,"Azadi_top_verilator top_verilator u_top intr_interface gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5648,"Azadi_top_verilator top_verilator u_top intr_interface addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator u_top intr_interface we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator u_top intr_interface wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator u_top intr_interface be_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+7731,"Azadi_top_verilator top_verilator u_top intr_interface valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7732,"Azadi_top_verilator top_verilator u_top intr_interface rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7733,"Azadi_top_verilator top_verilator u_top intr_interface err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5639,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5640,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5641,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5642,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5643,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5644,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5645,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5646,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5647,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7721,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7722,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7723,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7724,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7725,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7726,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7727,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7728,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7729,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator u_top intr_interface WordSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1629,"Azadi_top_verilator top_verilator u_top intr_interface tl_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator u_top intr_interface tl_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7732,"Azadi_top_verilator top_verilator u_top intr_interface rddata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator u_top intr_interface genblk2 ReqNumW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+9941,"Azadi_top_verilator top_verilator u_top intr_interface genblk2 source_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1630,"Azadi_top_verilator top_verilator u_top intr_interface genblk2 source_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator u_top data_interface MAX_REQS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator u_top data_interface clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator u_top data_interface reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10220,"Azadi_top_verilator top_verilator u_top data_interface req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9753,"Azadi_top_verilator top_verilator u_top data_interface gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2177,"Azadi_top_verilator top_verilator u_top data_interface addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1771,"Azadi_top_verilator top_verilator u_top data_interface we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10221,"Azadi_top_verilator top_verilator u_top data_interface wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2176,"Azadi_top_verilator top_verilator u_top data_interface be_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+9754,"Azadi_top_verilator top_verilator u_top data_interface valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9755,"Azadi_top_verilator top_verilator u_top data_interface rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9756,"Azadi_top_verilator top_verilator u_top data_interface err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2167,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2168,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2169,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2170,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2171,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2172,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2173,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2174,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2175,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9745,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9746,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9747,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9748,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9749,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9750,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9751,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9752,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator u_top data_interface WordSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10315,"Azadi_top_verilator top_verilator u_top data_interface tl_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10316,"Azadi_top_verilator top_verilator u_top data_interface tl_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9755,"Azadi_top_verilator top_verilator u_top data_interface rddata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator u_top data_interface genblk2 ReqNumW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10212,"Azadi_top_verilator top_verilator u_top data_interface genblk2 source_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10317,"Azadi_top_verilator top_verilator u_top data_interface genblk2 source_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator debug_module NrHarts",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10494,"Azadi_top_verilator top_verilator debug_module IdcodeValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator debug_module DirectDmiTap",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10588,"Azadi_top_verilator top_verilator debug_module testmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9985,"Azadi_top_verilator top_verilator debug_module ndmreset_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9986,"Azadi_top_verilator top_verilator debug_module dmactive_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+247,"Azadi_top_verilator top_verilator debug_module debug_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator debug_module unavailable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7123,"Azadi_top_verilator top_verilator debug_module tl_d_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7124,"Azadi_top_verilator top_verilator debug_module tl_d_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7125,"Azadi_top_verilator top_verilator debug_module tl_d_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7126,"Azadi_top_verilator top_verilator debug_module tl_d_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7127,"Azadi_top_verilator top_verilator debug_module tl_d_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7128,"Azadi_top_verilator top_verilator debug_module tl_d_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7129,"Azadi_top_verilator top_verilator debug_module tl_d_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7130,"Azadi_top_verilator top_verilator debug_module tl_d_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7131,"Azadi_top_verilator top_verilator debug_module tl_d_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5417,"Azadi_top_verilator top_verilator debug_module tl_d_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5418,"Azadi_top_verilator top_verilator debug_module tl_d_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5419,"Azadi_top_verilator top_verilator debug_module tl_d_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5420,"Azadi_top_verilator top_verilator debug_module tl_d_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5421,"Azadi_top_verilator top_verilator debug_module tl_d_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5422,"Azadi_top_verilator top_verilator debug_module tl_d_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5423,"Azadi_top_verilator top_verilator debug_module tl_d_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5424,"Azadi_top_verilator top_verilator debug_module tl_d_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5425,"Azadi_top_verilator top_verilator debug_module tl_d_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1746,"Azadi_top_verilator top_verilator debug_module tl_h_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1747,"Azadi_top_verilator top_verilator debug_module tl_h_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1748,"Azadi_top_verilator top_verilator debug_module tl_h_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1749,"Azadi_top_verilator top_verilator debug_module tl_h_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1750,"Azadi_top_verilator top_verilator debug_module tl_h_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1751,"Azadi_top_verilator top_verilator debug_module tl_h_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1752,"Azadi_top_verilator top_verilator debug_module tl_h_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+1753,"Azadi_top_verilator top_verilator debug_module tl_h_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1754,"Azadi_top_verilator top_verilator debug_module tl_h_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9278,"Azadi_top_verilator top_verilator debug_module tl_h_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9279,"Azadi_top_verilator top_verilator debug_module tl_h_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9280,"Azadi_top_verilator top_verilator debug_module tl_h_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9281,"Azadi_top_verilator top_verilator debug_module tl_h_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9282,"Azadi_top_verilator top_verilator debug_module tl_h_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9283,"Azadi_top_verilator top_verilator debug_module tl_h_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9284,"Azadi_top_verilator top_verilator debug_module tl_h_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9285,"Azadi_top_verilator top_verilator debug_module tl_h_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9286,"Azadi_top_verilator top_verilator debug_module tl_h_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1897,"Azadi_top_verilator top_verilator debug_module jtag_req_i tck",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1898,"Azadi_top_verilator top_verilator debug_module jtag_req_i tms",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1899,"Azadi_top_verilator top_verilator debug_module jtag_req_i trst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1900,"Azadi_top_verilator top_verilator debug_module jtag_req_i tdi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2067,"Azadi_top_verilator top_verilator debug_module jtag_rsp_o tdo",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2068,"Azadi_top_verilator top_verilator debug_module jtag_rsp_o tdo_oe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator debug_module BusWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10590,"Azadi_top_verilator top_verilator debug_module SelectableHarts",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBus(c+10591,"Azadi_top_verilator top_verilator debug_module hartinfo(0) zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,24);
        tracep->declBus(c+10592,"Azadi_top_verilator top_verilator debug_module hartinfo(0) nscratch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,20);
        tracep->declBus(c+10593,"Azadi_top_verilator top_verilator debug_module hartinfo(0) zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,17);
        tracep->declBit(c+10594,"Azadi_top_verilator top_verilator debug_module hartinfo(0) dataaccess",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10595,"Azadi_top_verilator top_verilator debug_module hartinfo(0) datasize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,12);
        tracep->declBus(c+10596,"Azadi_top_verilator top_verilator debug_module hartinfo(0) dataaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+1901,"Azadi_top_verilator top_verilator debug_module halted",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1902,"Azadi_top_verilator top_verilator debug_module resumeack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+247,"Azadi_top_verilator top_verilator debug_module haltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+257,"Azadi_top_verilator top_verilator debug_module resumereq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+7132,"Azadi_top_verilator top_verilator debug_module clear_resumeack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1688,"Azadi_top_verilator top_verilator debug_module cmd_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"AccessRegister", "QuickAccess", "AccessMemory"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(30, "dm::cmd_e", 3, 8, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+1689,"Azadi_top_verilator top_verilator debug_module cmd cmdtype",30, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1690,"Azadi_top_verilator top_verilator debug_module cmd control",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBit(c+7133,"Azadi_top_verilator top_verilator debug_module cmderror_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"CmdErrNone", "CmdErrBusy", "CmdErrNotSupported", 
                                                "CmdErrorException", 
                                                "CmdErrorHaltResume", 
                                                "CmdErrorBus", 
                                                "CmdErrorOther"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101", 
                                                "111"};
            tracep->declDTypeEnum(31, "dm::cmderr_e", 7, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+7134,"Azadi_top_verilator top_verilator debug_module cmderror",31, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+1988,"Azadi_top_verilator top_verilator debug_module cmdbusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1691,"Azadi_top_verilator top_verilator debug_module progbuf(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1692,"Azadi_top_verilator top_verilator debug_module progbuf(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1693,"Azadi_top_verilator top_verilator debug_module progbuf(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1694,"Azadi_top_verilator top_verilator debug_module progbuf(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1695,"Azadi_top_verilator top_verilator debug_module progbuf(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1696,"Azadi_top_verilator top_verilator debug_module progbuf(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1697,"Azadi_top_verilator top_verilator debug_module progbuf(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1698,"Azadi_top_verilator top_verilator debug_module progbuf(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1699,"Azadi_top_verilator top_verilator debug_module data_csrs_mem(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1700,"Azadi_top_verilator top_verilator debug_module data_csrs_mem(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7135,"Azadi_top_verilator top_verilator debug_module data_mem_csrs(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7136,"Azadi_top_verilator top_verilator debug_module data_mem_csrs(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7137,"Azadi_top_verilator top_verilator debug_module data_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+258,"Azadi_top_verilator top_verilator debug_module hartsel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
        tracep->declBus(c+1701,"Azadi_top_verilator top_verilator debug_module sbaddress_csrs_sba",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10023,"Azadi_top_verilator top_verilator debug_module sbaddress_sba_csrs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2112,"Azadi_top_verilator top_verilator debug_module sbaddress_write_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1702,"Azadi_top_verilator top_verilator debug_module sbreadonaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1703,"Azadi_top_verilator top_verilator debug_module sbautoincrement",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1704,"Azadi_top_verilator top_verilator debug_module sbaccess",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+1705,"Azadi_top_verilator top_verilator debug_module sbreadondata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1706,"Azadi_top_verilator top_verilator debug_module sbdata_write",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2113,"Azadi_top_verilator top_verilator debug_module sbdata_read_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2114,"Azadi_top_verilator top_verilator debug_module sbdata_write_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9287,"Azadi_top_verilator top_verilator debug_module sbdata_read",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9288,"Azadi_top_verilator top_verilator debug_module sbdata_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1707,"Azadi_top_verilator top_verilator debug_module sbbusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1989,"Azadi_top_verilator top_verilator debug_module sberror_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1990,"Azadi_top_verilator top_verilator debug_module sberror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2107,"Azadi_top_verilator top_verilator debug_module dmi_req addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        {
            const char* __VenumItemNames[]
            = {"DTM_NOP", "DTM_READ", "DTM_WRITE"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(32, "dm::dtm_op_e", 3, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+2108,"Azadi_top_verilator top_verilator debug_module dmi_req op",32, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2109,"Azadi_top_verilator top_verilator debug_module dmi_req data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2010,"Azadi_top_verilator top_verilator debug_module dmi_rsp data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2011,"Azadi_top_verilator top_verilator debug_module dmi_rsp resp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+10318,"Azadi_top_verilator top_verilator debug_module dmi_req_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1991,"Azadi_top_verilator top_verilator debug_module dmi_req_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1992,"Azadi_top_verilator top_verilator debug_module dmi_rsp_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2100,"Azadi_top_verilator top_verilator debug_module dmi_rsp_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module dmi_rst_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10591,"Azadi_top_verilator top_verilator debug_module DebugHartInfo zero1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,24);
        tracep->declBus(c+10592,"Azadi_top_verilator top_verilator debug_module DebugHartInfo nscratch",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,20);
        tracep->declBus(c+10593,"Azadi_top_verilator top_verilator debug_module DebugHartInfo zero0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 19,17);
        tracep->declBit(c+10594,"Azadi_top_verilator top_verilator debug_module DebugHartInfo dataaccess",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10595,"Azadi_top_verilator top_verilator debug_module DebugHartInfo datasize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,12);
        tracep->declBus(c+10596,"Azadi_top_verilator top_verilator debug_module DebugHartInfo dataaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBit(c+1755,"Azadi_top_verilator top_verilator debug_module host_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1701,"Azadi_top_verilator top_verilator debug_module host_add",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1756,"Azadi_top_verilator top_verilator debug_module host_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1706,"Azadi_top_verilator top_verilator debug_module host_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1757,"Azadi_top_verilator top_verilator debug_module host_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+9289,"Azadi_top_verilator top_verilator debug_module host_gnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9288,"Azadi_top_verilator top_verilator debug_module host_r_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9287,"Azadi_top_verilator top_verilator debug_module host_r_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9290,"Azadi_top_verilator top_verilator debug_module host_r_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10597,"Azadi_top_verilator top_verilator debug_module AddressWidthWords",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+7138,"Azadi_top_verilator top_verilator debug_module req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7139,"Azadi_top_verilator top_verilator debug_module we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator debug_module be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7140,"Azadi_top_verilator top_verilator debug_module wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10319,"Azadi_top_verilator top_verilator debug_module rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5255,"Azadi_top_verilator top_verilator debug_module rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7141,"Azadi_top_verilator top_verilator debug_module addr_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7142,"Azadi_top_verilator top_verilator debug_module addr_w",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 29,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module i_dm_csrs NrHarts",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator debug_module i_dm_csrs BusWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10590,"Azadi_top_verilator top_verilator debug_module i_dm_csrs SelectableHarts",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module i_dm_csrs clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module i_dm_csrs rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10588,"Azadi_top_verilator top_verilator debug_module i_dm_csrs testmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10318,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1991,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2107,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_i addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+2108,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_i op",32,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2109,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_i data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1992,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2100,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2010,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_o data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2011,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_o resp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+9985,"Azadi_top_verilator top_verilator debug_module i_dm_csrs ndmreset_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9986,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmactive_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10591,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) zero1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,24);
        tracep->declBus(c+10592,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) nscratch",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,20);
        tracep->declBus(c+10593,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) zero0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,17);
        tracep->declBit(c+10594,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) dataaccess",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10595,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) datasize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,12);
        tracep->declBus(c+10596,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) dataaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+1901,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unavailable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1902,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumeack_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+258,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+247,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltreq_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+257,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumereq_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7132,"Azadi_top_verilator top_verilator debug_module i_dm_csrs clear_resumeack_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1688,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1689,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_o cmdtype",30,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1690,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_o control",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBit(c+7133,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderror_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7134,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderror_i",31,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+1988,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmdbusy_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1691,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(0)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1692,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(1)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1693,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(2)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1694,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(3)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1695,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(4)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1696,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(5)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1697,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(6)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1698,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(7)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1699,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_o(0)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1700,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_o(1)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7135,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7136,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7137,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1701,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10023,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2112,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_write_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1702,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbreadonaddr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1703,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbautoincrement_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1704,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaccess_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+1705,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbreadondata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1706,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2113,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_read_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2114,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_write_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9287,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9288,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1707,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbbusy_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1989,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sberror_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1990,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sberror_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module i_dm_csrs HartSelLen",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator debug_module i_dm_csrs NrHartsAligned",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+2108,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dtm_op",32, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1928,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resp_queue_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {
            const char* __VenumItemNames[]
            = {"Data0", "Data1", "Data2", "Data3", 
                                                "Data4", 
                                                "Data5", 
                                                "Data6", 
                                                "Data7", 
                                                "Data8", 
                                                "Data9", 
                                                "Data10", 
                                                "Data11", 
                                                "DMControl", 
                                                "DMStatus", 
                                                "Hartinfo", 
                                                "HaltSum1", 
                                                "HAWindowSel", 
                                                "HAWindow", 
                                                "AbstractCS", 
                                                "Command", 
                                                "AbstractAuto", 
                                                "DevTreeAddr0", 
                                                "DevTreeAddr1", 
                                                "DevTreeAddr2", 
                                                "DevTreeAddr3", 
                                                "NextDM", 
                                                "ProgBuf0", 
                                                "ProgBuf15", 
                                                "AuthData", 
                                                "HaltSum2", 
                                                "HaltSum3", 
                                                "SBAddress3", 
                                                "SBCS", 
                                                "SBAddress0", 
                                                "SBAddress1", 
                                                "SBAddress2", 
                                                "SBData0", 
                                                "SBData1", 
                                                "SBData2", 
                                                "SBData3", 
                                                "HaltSum0"};
            const char* __VenumItemValues[]
            = {"100", "101", "110", "111", "1000", 
                                                "1001", 
                                                "1010", 
                                                "1011", 
                                                "1100", 
                                                "1101", 
                                                "1110", 
                                                "1111", 
                                                "10000", 
                                                "10001", 
                                                "10010", 
                                                "10011", 
                                                "10100", 
                                                "10101", 
                                                "10110", 
                                                "10111", 
                                                "11000", 
                                                "11001", 
                                                "11010", 
                                                "11011", 
                                                "11100", 
                                                "11101", 
                                                "100000", 
                                                "101111", 
                                                "110000", 
                                                "110100", 
                                                "110101", 
                                                "110111", 
                                                "111000", 
                                                "111001", 
                                                "111010", 
                                                "111011", 
                                                "111100", 
                                                "111101", 
                                                "111110", 
                                                "111111", 
                                                "1000000"};
            tracep->declDTypeEnum(33, "dm::dm_csr_e", 41, 8, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+10598,"Azadi_top_verilator top_verilator debug_module i_dm_csrs DataEnd",33, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+10599,"Azadi_top_verilator top_verilator debug_module i_dm_csrs ProgBufEnd",33, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+1929,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1930,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1931,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1932,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1933,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1934,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped0(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1935,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped1(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1936,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped2(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1937,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1938,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1939,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1940,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        tracep->declBus(c+1941,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+1942,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+1943,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,23);
        tracep->declBit(c+1944,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus impebreak",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1945,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 21,20);
        tracep->declBit(c+1946,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allhavereset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1947,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyhavereset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1948,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allresumeack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1949,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyresumeack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1950,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allnonexistent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1951,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anynonexistent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1952,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allunavail",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1953,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyunavail",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1954,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allrunning",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1955,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyrunning",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1956,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allhalted",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1957,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyhalted",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1958,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus authenticated",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1959,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus authbusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1960,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus hasresethaltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1961,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus devtreevalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1962,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus version",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7143,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d haltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7144,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d resumereq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7145,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hartreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7146,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d ackhavereset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7147,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7148,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hasel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7149,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hartsello",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 25,16);
        tracep->declBus(c+7150,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hartselhi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,6);
        tracep->declBus(c+7151,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,4);
        tracep->declBit(c+7152,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d setresethaltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7153,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d clrresethaltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7154,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d ndmreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7155,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d dmactive",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9987,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q haltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9988,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q resumereq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9989,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hartreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9990,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q ackhavereset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9991,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9992,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hasel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9993,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hartsello",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 25,16);
        tracep->declBus(c+9994,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hartselhi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,6);
        tracep->declBus(c+9995,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,4);
        tracep->declBit(c+9996,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q setresethaltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9997,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q clrresethaltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9998,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q ndmreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9999,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q dmactive",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1963,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,29);
        tracep->declBus(c+1964,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs progbufsize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,24);
        tracep->declBus(c+1965,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,13);
        tracep->declBit(c+1966,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1967,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1968,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs cmderr",31, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1969,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,4);
        tracep->declBus(c+1970,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs datacount",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7156,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderr_d",31, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1708,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderr_q",31, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2115,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_d cmdtype",30, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2116,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_d control",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBus(c+1689,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_q cmdtype",30, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1690,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_q control",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBit(c+1971,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1688,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7120,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_d autoexecprogbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,16);
        tracep->declBus(c+7121,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_d zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,12);
        tracep->declBus(c+7122,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_d autoexecdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+1709,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_q autoexecprogbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,16);
        tracep->declBus(c+1710,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_q zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,12);
        tracep->declBus(c+1711,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_q autoexecdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+2117,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbversion",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,29);
        tracep->declBus(c+2118,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,23);
        tracep->declBit(c+2119,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbbusyerror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2120,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbbusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2121,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbreadonaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2122,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,17);
        tracep->declBit(c+2123,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbautoincrement",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2124,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbreadondata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2125,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sberror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,12);
        tracep->declBus(c+2126,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbasize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,5);
        tracep->declBit(c+2127,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess128",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2128,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess64",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2129,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess32",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2130,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2131,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1712,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbversion",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,29);
        tracep->declBus(c+1713,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,23);
        tracep->declBit(c+1714,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbbusyerror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1715,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbbusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1716,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbreadonaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1704,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,17);
        tracep->declBit(c+1717,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbautoincrement",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1718,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbreadondata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1719,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sberror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,12);
        tracep->declBus(c+1720,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbasize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,5);
        tracep->declBit(c+1721,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess128",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1722,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess64",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1723,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess32",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1724,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1725,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+10024,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+1726,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+9291,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+1728,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+1972,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1903,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+2132,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2133,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2134,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2135,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2136,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2137,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2138,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2139,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1691,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1692,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1693,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1694,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1695,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1696,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1697,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1698,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7157,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_d(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7158,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_d(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1699,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1700,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_q(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+259,"Azadi_top_verilator top_verilator debug_module i_dm_csrs selected_hart",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1973,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_d_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1904,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_q_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1905,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumeack_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10529,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unavailable_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1906,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+108,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,24);
        tracep->declBus(c+109,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) nscratch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,20);
        tracep->declBus(c+110,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,17);
        tracep->declBit(c+111,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) dataaccess",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+112,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) datasize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,12);
        tracep->declBus(c+113,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) dataaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+114,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,24);
        tracep->declBus(c+115,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) nscratch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,20);
        tracep->declBus(c+116,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,17);
        tracep->declBit(c+117,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) dataaccess",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+118,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) datasize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,12);
        tracep->declBus(c+119,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) dataaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+2140,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbversion",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,29);
        tracep->declBus(c+2141,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,23);
        tracep->declBit(c+2142,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbbusyerror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2143,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbbusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2144,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbreadonaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2145,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,17);
        tracep->declBit(c+2146,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbautoincrement",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2147,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbreadondata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2148,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sberror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,12);
        tracep->declBus(c+2149,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbasize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,5);
        tracep->declBit(c+2150,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess128",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2151,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess64",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2152,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess32",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2153,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2154,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1974,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol haltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1975,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol resumereq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1976,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hartreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1977,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol ackhavereset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1978,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1979,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hasel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1980,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hartsello",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 25,16);
        tracep->declBus(c+1981,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hartselhi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,6);
        tracep->declBus(c+1982,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,4);
        tracep->declBit(c+1983,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol setresethaltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1984,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol clrresethaltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1985,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol ndmreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1986,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol dmactive",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7159,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,29);
        tracep->declBus(c+7160,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs progbufsize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,24);
        tracep->declBus(c+7161,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,13);
        tracep->declBit(c+7162,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7163,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7164,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs cmderr",31, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7165,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,4);
        tracep->declBus(c+7166,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs datacount",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1987,"Azadi_top_verilator top_verilator debug_module i_dm_csrs autoexecdata_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+10588,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unused_testmode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction1 unnamedblk1 k",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction2 unnamedblk2 k",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction3 unnamedblk3 k",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10318,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1991,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1928,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1992,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2100,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10320,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10321,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1907,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1908,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+10322,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10323,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1993,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1994,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1993,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1909,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1910,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1911,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1912,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10324,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10325,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10326,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10326,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator debug_module i_dm_sba BusWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module i_dm_sba clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module i_dm_sba rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9986,"Azadi_top_verilator top_verilator debug_module i_dm_sba dmactive_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1755,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1701,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_add_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1756,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1706,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1757,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_be_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+9289,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9288,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_r_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9287,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_r_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1701,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2112,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_write_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1702,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbreadonaddr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10023,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1703,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbautoincrement_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1704,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaccess_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+1705,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbreadondata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1706,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2113,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_read_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2114,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_write_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9287,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9288,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1707,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbbusy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1989,"Azadi_top_verilator top_verilator debug_module i_dm_sba sberror_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1990,"Azadi_top_verilator top_verilator debug_module i_dm_sba sberror_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        {
            const char* __VenumItemNames[]
            = {"Idle", "Read", "Write", "WaitRead", 
                                                "WaitWrite"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100"};
            tracep->declDTypeEnum(34, "dm_sba.state_e", 5, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+9293,"Azadi_top_verilator top_verilator debug_module i_dm_sba state_d",34, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1730,"Azadi_top_verilator top_verilator debug_module i_dm_sba state_q",34, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1701,"Azadi_top_verilator top_verilator debug_module i_dm_sba address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1755,"Azadi_top_verilator top_verilator debug_module i_dm_sba req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9289,"Azadi_top_verilator top_verilator debug_module i_dm_sba gnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1756,"Azadi_top_verilator top_verilator debug_module i_dm_sba we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1757,"Azadi_top_verilator top_verilator debug_module i_dm_sba be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1758,"Azadi_top_verilator top_verilator debug_module i_dm_sba be_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba MAX_REQS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1755,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9289,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1701,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1756,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1706,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1757,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba be_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+9288,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9287,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9290,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1746,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1747,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1748,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1749,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1750,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1751,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1752,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+1753,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1754,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9278,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9279,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9280,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9281,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9282,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9283,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9284,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9285,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9286,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba WordSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10519,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1759,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9287,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba rddata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module i_dm_mem NrHarts",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator debug_module i_dm_mem BusWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10590,"Azadi_top_verilator top_verilator debug_module i_dm_mem SelectableHarts",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module i_dm_mem DmBaseAddress",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module i_dm_mem clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module i_dm_mem rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+247,"Azadi_top_verilator top_verilator debug_module i_dm_mem debug_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+258,"Azadi_top_verilator top_verilator debug_module i_dm_mem hartsel_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+247,"Azadi_top_verilator top_verilator debug_module i_dm_mem haltreq_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+257,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7132,"Azadi_top_verilator top_verilator debug_module i_dm_mem clear_resumeack_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1901,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1902,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1691,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1692,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1693,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1694,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(3)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1695,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(4)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1696,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(5)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1697,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(6)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1698,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(7)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1699,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1700,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7135,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_o(0)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7136,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_o(1)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7137,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1688,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1689,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_i cmdtype",30,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1690,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_i control",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBit(c+7133,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmderror_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7134,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmderror_o",31,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+1988,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmdbusy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7138,"Azadi_top_verilator top_verilator debug_module i_dm_mem req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7139,"Azadi_top_verilator top_verilator debug_module i_dm_mem we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7141,"Azadi_top_verilator top_verilator debug_module i_dm_mem addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7140,"Azadi_top_verilator top_verilator debug_module i_dm_mem wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator debug_module i_dm_mem be_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10319,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10600,"Azadi_top_verilator top_verilator debug_module i_dm_mem DbgAddressBits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module i_dm_mem HartSelLen",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator debug_module i_dm_mem NrHartsAligned",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator debug_module i_dm_mem MaxAar",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator debug_module i_dm_mem HasSndScratch",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10601,"Azadi_top_verilator top_verilator debug_module i_dm_mem LoadBaseAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+10602,"Azadi_top_verilator top_verilator debug_module i_dm_mem DataBaseAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10603,"Azadi_top_verilator top_verilator debug_module i_dm_mem DataEndAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10604,"Azadi_top_verilator top_verilator debug_module i_dm_mem ProgBufBaseAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10605,"Azadi_top_verilator top_verilator debug_module i_dm_mem ProgBufEndAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10606,"Azadi_top_verilator top_verilator debug_module i_dm_mem AbstractCmdBaseAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10607,"Azadi_top_verilator top_verilator debug_module i_dm_mem AbstractCmdEndAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10608,"Azadi_top_verilator top_verilator debug_module i_dm_mem WhereToAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10609,"Azadi_top_verilator top_verilator debug_module i_dm_mem FlagsBaseAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10610,"Azadi_top_verilator top_verilator debug_module i_dm_mem FlagsEndAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10611,"Azadi_top_verilator top_verilator debug_module i_dm_mem HaltedAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10612,"Azadi_top_verilator top_verilator debug_module i_dm_mem GoingAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10613,"Azadi_top_verilator top_verilator debug_module i_dm_mem ResumingAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10614,"Azadi_top_verilator top_verilator debug_module i_dm_mem ExceptionAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declQuad(c+1731,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+1733,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+1735,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+1737,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+7101,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+7103,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+7105,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+7107,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+7109,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+7111,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+7113,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+7115,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1901,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7168,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1902,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+7117,"Azadi_top_verilator top_verilator debug_module i_dm_mem resume",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7118,"Azadi_top_verilator top_verilator debug_module i_dm_mem go",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7169,"Azadi_top_verilator top_verilator debug_module i_dm_mem going",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7170,"Azadi_top_verilator top_verilator debug_module i_dm_mem exception",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7119,"Azadi_top_verilator top_verilator debug_module i_dm_mem unsupported_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+10327,"Azadi_top_verilator top_verilator debug_module i_dm_mem rom_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+7171,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+5256,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBit(c+5258,"Azadi_top_verilator top_verilator debug_module i_dm_mem word_enable32_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+260,"Azadi_top_verilator top_verilator debug_module i_dm_mem hartsel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7173,"Azadi_top_verilator top_verilator debug_module i_dm_mem wdata_hartsel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+261,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+262,"Azadi_top_verilator top_verilator debug_module i_dm_mem haltreq_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7174,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_d_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1906,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_q_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7175,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+261,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_wdata_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7176,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_d_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1905,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_q_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7177,"Azadi_top_verilator top_verilator debug_module i_dm_mem fwd_rom_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5259,"Azadi_top_verilator top_verilator debug_module i_dm_mem fwd_rom_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1739,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1740,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar aarsize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,20);
        tracep->declBit(c+1741,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar aarpostincrement",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1742,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar postexec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1743,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar transfer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1744,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar write",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1745,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar regno",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        {
            const char* __VenumItemNames[]
            = {"Idle", "Go", "Resume", "CmdExecuting"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(35, "dm_mem.state_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+7178,"Azadi_top_verilator top_verilator debug_module i_dm_mem state_d",35, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1913,"Azadi_top_verilator top_verilator debug_module i_dm_mem state_q",35, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declQuad(c+5296,"Azadi_top_verilator top_verilator debug_module i_dm_mem word_mux",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+7179,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_bits",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+7181,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7183,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7184,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7185,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7186,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7187,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7188,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declQuad(c+7189,"Azadi_top_verilator top_verilator debug_module i_dm_mem rom_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+7191,"Azadi_top_verilator top_verilator debug_module i_dm_mem p_rw_logic unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7138,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+7189,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+10327,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+10615,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom RomSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+10616,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10618,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10620,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10622,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10624,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10626,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10628,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10630,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10632,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10634,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10636,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10638,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10640,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10642,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10644,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10646,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10648,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10650,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+10652,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+1631,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom addr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10494,"Azadi_top_verilator top_verilator debug_module dap IdcodeValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module dap clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module dap rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10588,"Azadi_top_verilator top_verilator debug_module dap testmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module dap dmi_rst_no",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2107,"Azadi_top_verilator top_verilator debug_module dap dmi_req_o addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+2108,"Azadi_top_verilator top_verilator debug_module dap dmi_req_o op",32,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2109,"Azadi_top_verilator top_verilator debug_module dap dmi_req_o data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10318,"Azadi_top_verilator top_verilator debug_module dap dmi_req_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1991,"Azadi_top_verilator top_verilator debug_module dap dmi_req_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2010,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_i data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2011,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_i resp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+2100,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1992,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10329,"Azadi_top_verilator top_verilator debug_module dap tck_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1914,"Azadi_top_verilator top_verilator debug_module dap tms_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2075,"Azadi_top_verilator top_verilator debug_module dap trst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1915,"Azadi_top_verilator top_verilator debug_module dap td_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10330,"Azadi_top_verilator top_verilator debug_module dap td_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10331,"Azadi_top_verilator top_verilator debug_module dap tdo_oe_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2022,"Azadi_top_verilator top_verilator debug_module dap test_logic_reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2023,"Azadi_top_verilator top_verilator debug_module dap shift_dr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2024,"Azadi_top_verilator top_verilator debug_module dap update_dr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2025,"Azadi_top_verilator top_verilator debug_module dap capture_dr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2079,"Azadi_top_verilator top_verilator debug_module dap dmi_access",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2080,"Azadi_top_verilator top_verilator debug_module dap dtmcs_select",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2044,"Azadi_top_verilator top_verilator debug_module dap dmi_reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1915,"Azadi_top_verilator top_verilator debug_module dap dmi_tdi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2045,"Azadi_top_verilator top_verilator debug_module dap dmi_tdo",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2030,"Azadi_top_verilator top_verilator debug_module dap dmi_req addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+2031,"Azadi_top_verilator top_verilator debug_module dap dmi_req op",32, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2032,"Azadi_top_verilator top_verilator debug_module dap dmi_req data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2046,"Azadi_top_verilator top_verilator debug_module dap dmi_req_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2033,"Azadi_top_verilator top_verilator debug_module dap dmi_req_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10332,"Azadi_top_verilator top_verilator debug_module dap dmi_resp data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10333,"Azadi_top_verilator top_verilator debug_module dap dmi_resp resp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+2081,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"Idle", "Read", "WaitReadValid", "Write", 
                                                "WaitWriteValid"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100"};
            tracep->declDTypeEnum(36, "dmi_jtag.state_e", 5, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+2085,"Azadi_top_verilator top_verilator debug_module dap state_d",36, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2001,"Azadi_top_verilator top_verilator debug_module dap state_q",36, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declQuad(c+10334,"Azadi_top_verilator top_verilator debug_module dap dr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
        tracep->declQuad(c+2047,"Azadi_top_verilator top_verilator debug_module dap dr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
        tracep->declBus(c+2086,"Azadi_top_verilator top_verilator debug_module dap address_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+2002,"Azadi_top_verilator top_verilator debug_module dap address_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+2087,"Azadi_top_verilator top_verilator debug_module dap data_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2003,"Azadi_top_verilator top_verilator debug_module dap data_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2049,"Azadi_top_verilator top_verilator debug_module dap dmi address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+2050,"Azadi_top_verilator top_verilator debug_module dap dmi data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2051,"Azadi_top_verilator top_verilator debug_module dap dmi op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+2088,"Azadi_top_verilator top_verilator debug_module dap error_dmi_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"DMINoError", "DMIReservedError", "DMIOPFailed", 
                                                "DMIBusy"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(37, "dmi_jtag.dmi_error_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+2089,"Azadi_top_verilator top_verilator debug_module dap error_d",37, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2004,"Azadi_top_verilator top_verilator debug_module dap error_q",37, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10584,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap IrLength",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10494,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap IdcodeValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10329,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tck_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1914,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tms_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2075,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap trst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1915,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap td_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10330,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap td_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10331,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tdo_oe_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10588,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap testmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2022,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap test_logic_reset_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2023,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap shift_dr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2024,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap update_dr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2025,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap capture_dr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2079,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_access_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2080,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_select_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2044,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_reset_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2004,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_error_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+1915,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_tdi_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2045,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_tdo_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        {
            const char* __VenumItemNames[]
            = {"TestLogicReset", "RunTestIdle", "SelectDrScan", 
                                                "CaptureDr", 
                                                "ShiftDr", 
                                                "Exit1Dr", 
                                                "PauseDr", 
                                                "Exit2Dr", 
                                                "UpdateDr", 
                                                "SelectIrScan", 
                                                "CaptureIr", 
                                                "ShiftIr", 
                                                "Exit1Ir", 
                                                "PauseIr", 
                                                "Exit2Ir", 
                                                "UpdateIr"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101", 
                                                "110", 
                                                "111", 
                                                "1000", 
                                                "1001", 
                                                "1010", 
                                                "1011", 
                                                "1100", 
                                                "1101", 
                                                "1110", 
                                                "1111"};
            tracep->declDTypeEnum(38, "dmi_jtag_tap.tap_state_e", 16, 4, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+2005,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tap_state_q",38, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2026,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tap_state_d",38, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10336,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_shift_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2052,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_shift_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        {
            const char* __VenumItemNames[]
            = {"BYPASS0", "IDCODE", "DTMCSR", "DMIACCESS", 
                                                "BYPASS1"};
            const char* __VenumItemValues[]
            = {"0", "1", "10000", "10001", "11111"};
            tracep->declDTypeEnum(39, "dmi_jtag_tap.ir_reg_e", 5, 5, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+10337,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_d",39, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2053,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_q",39, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+2027,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap capture_ir",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2028,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap shift_ir",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2029,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap update_ir",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2090,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2054,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2082,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_select",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2083,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_select",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2091,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,18);
        tracep->declBit(c+2092,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d dmihardreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2093,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d dmireset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2094,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2095,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,12);
        tracep->declBus(c+2096,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d dmistat",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,10);
        tracep->declBus(c+2097,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d abits",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,4);
        tracep->declBus(c+2098,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d version",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2055,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,18);
        tracep->declBit(c+2056,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q dmihardreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2057,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q dmireset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2058,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,12);
        tracep->declBus(c+2060,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q dmistat",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,10);
        tracep->declBus(c+2061,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q abits",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,4);
        tracep->declBus(c+2062,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q version",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+2099,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2063,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10338,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tdo_mux",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1995,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tck_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv HasScanMode",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10329,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10588,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv scanmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1995,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv clk_no",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux NoFpgaBufG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10339,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk0_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10329,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk1_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10588,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux sel_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1995,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10329,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc tck_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2075,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc trst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2030,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_req_i addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+2031,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_req_i op",32,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2032,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_req_i data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2046,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2033,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10332,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_resp_o data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10333,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_resp_o resp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+2081,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2107,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_req_o addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+2108,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_req_o op",32,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2109,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_req_o data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10318,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1991,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2010,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_resp_i data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2011,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_resp_i resp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+2100,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1992,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10654,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10329,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req clk_wr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2075,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rst_wr_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2033,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2046,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2034,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
        tracep->declBus(c+10340,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wdepth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req clk_rd_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rst_rd_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10318,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1991,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2110,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
        tracep->declBus(c+10341,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rdepth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10656,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req DepthMinus1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+2036,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2103,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1996,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_sync_combi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2006,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_sync",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_gray_sync",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2037,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_gray_sync",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10342,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_gray",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2101,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_gray",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+2070,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10322,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10343,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2064,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req full_wclk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10344,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req full_rclk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2038,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2007,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_sync_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2039,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2008,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_sync_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+2104,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1997,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_sync_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2105,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1998,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_sync_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+2014+i*2,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req storage",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 40,0);}}
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10342,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1999,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr intq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10342,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1999,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1999,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10329,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2075,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2101,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2037,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2071,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr intq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10329,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2075,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2101,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2071,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10329,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2075,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2071,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2037,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10659,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp clk_wr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rst_wr_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1992,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2100,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2012,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 33,0);
        tracep->declBus(c+10345,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wdepth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10329,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp clk_rd_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2075,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rst_rd_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2081,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+10346,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 33,0);
        tracep->declBus(c+10348,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rdepth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10656,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp DepthMinus1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+2076,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2072,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2040,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_sync_combi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1917,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_sync",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2009,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_gray_sync",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2000,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_gray_sync",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10349,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_gray",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2065,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_gray",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+2106,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2081,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2084,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2102,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp full_wclk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10350,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp full_rclk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2077,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1918,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_sync_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2078,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1919,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_sync_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+2073,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2041,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_sync_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2074,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2042,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_sync_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+1920+i*2,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp storage",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 33,0);}}
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10329,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2075,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10349,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2009,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2043,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr intq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10329,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2075,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10349,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2043,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10329,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2075,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2043,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2009,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2065,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2000,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10351,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr intq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2065,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10351,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10351,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2000,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10660,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramDw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem Outstanding",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ByteAccess",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ErrOnWrite",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ErrOnRead",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7123,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7124,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7125,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7126,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7127,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7128,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7129,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7130,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7131,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5417,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5418,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5419,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5420,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5421,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5422,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5423,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5424,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5425,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7138,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7139,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7142,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 29,0);
        tracep->declBus(c+7140,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7192,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wmask_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10319,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5255,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10529,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rerror_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramByte",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem DataBitWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem WidthMult",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem WoffsetWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10662,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramReqFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10663,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ReqFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10664,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem RspFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10352,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5298,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5299,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7193,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"OpWrite", "OpRead", "OpUnknown"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(40, "tlul_sram_adapter.req_op_e", 3, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+7194,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata op",40, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7195,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7196,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7197,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5324,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata op",40, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5325,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5326,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5327,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+7198,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5300,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5328,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7199,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wdata mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wdata woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5329,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rdata mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5330,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rdata woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+5328,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5301,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5340,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10353,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5381,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wdata data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5389,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rdata data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5390,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7195,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem error_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7200,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wr_attr_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wr_vld_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rd_vld_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7201,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tlul_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10352,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem a_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7193,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7138,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sram_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5382,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10354,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7202,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wmask_int(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7203,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wdata_int(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10355,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5341,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rmask(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5381,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata_tlword",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unused_rerror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7204,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10665,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7123,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7124,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7125,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7126,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7127,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7128,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7129,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7130,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7131,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7201,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10666,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err MW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err SubAW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+7205,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err opcode_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7206,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err a_config_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7207,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7208,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_partial",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7209,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_get",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7210,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err addr_sz_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7211,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err mask_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7212,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err fulldata_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10667,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10352,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5298,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7214,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declBit(c+5299,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7193,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5331,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declBus(c+10356,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1643,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1644,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7215,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10357,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5302,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5303,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5302,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1645,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1646,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1647,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1648,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1632,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+1632,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+1632,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+10584,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7198,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5300,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7216,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+5304,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5328,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5332,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10358,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1649,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1650,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7217,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10359,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5305,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5306,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5305,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1651,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1652,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1653,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1654,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1633,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+1633,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+1633,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10668,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5328,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5301,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+5383,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBit(c+5340,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10353,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+5391,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBus(c+10360,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1655,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1656,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5342,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10361,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5307,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5308,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5343,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1657,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1658,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1659,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1660,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declQuad(c+10362,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+10362,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+10364,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith clk_main_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith rst_main_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5639,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5640,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5641,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5642,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5643,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5644,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5645,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5646,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5647,"Azadi_top_verilator top_verilator main_swith tl_brqif_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7721,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7722,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7723,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7724,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7725,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7726,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7727,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7728,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7729,"Azadi_top_verilator top_verilator main_swith tl_brqif_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2167,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2168,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2169,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2170,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2171,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2172,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2173,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2174,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2175,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9745,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9746,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9747,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9748,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9749,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9750,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9751,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9752,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1746,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1747,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1748,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1749,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1750,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1751,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1752,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+1753,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1754,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9278,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9279,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9280,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9281,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9282,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9283,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9284,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9285,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9286,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6961,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6962,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6963,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6964,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6965,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6966,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6967,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6968,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6969,"Azadi_top_verilator top_verilator main_swith tl_iccm_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5344,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5345,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5346,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5347,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5348,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5349,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5350,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5351,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5352,"Azadi_top_verilator top_verilator main_swith tl_iccm_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7123,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7124,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7125,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7126,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7127,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7128,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7129,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7130,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7131,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5417,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5418,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5419,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5420,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5421,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5422,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5423,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5424,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5425,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6970,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6971,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6972,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6973,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6974,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6975,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6976,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6977,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6978,"Azadi_top_verilator top_verilator main_swith tl_dccm_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5393,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5394,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5395,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5396,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5397,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5398,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5399,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5400,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5401,"Azadi_top_verilator top_verilator main_swith tl_dccm_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5875,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5876,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5877,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5878,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5879,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5880,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5881,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5882,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5883,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10669,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10670,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10671,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10672,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10673,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10674,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10675,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10676,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10677,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3106,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3107,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3108,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3109,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3110,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3111,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3112,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3113,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3114,"Azadi_top_verilator top_verilator main_swith tl_timer0_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10678,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10679,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10680,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10681,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10682,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10683,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10684,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10685,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10686,"Azadi_top_verilator top_verilator main_swith tl_timer0_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3614,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3615,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3616,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3617,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3618,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3619,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3620,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3621,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator main_swith tl_timer1_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10687,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10688,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10689,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10690,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10691,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10692,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10693,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10694,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10695,"Azadi_top_verilator top_verilator main_swith tl_timer1_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3623,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3624,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3625,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3626,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3627,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3628,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3629,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3630,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3631,"Azadi_top_verilator top_verilator main_swith tl_timer2_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10696,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10697,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10698,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10699,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10701,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10702,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10703,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10704,"Azadi_top_verilator top_verilator main_swith tl_timer2_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10026,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10027,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10028,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10029,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10030,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10031,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10032,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10033,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10034,"Azadi_top_verilator top_verilator main_swith tl_timer3_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10705,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10706,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10707,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10708,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10709,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10710,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10711,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10712,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10713,"Azadi_top_verilator top_verilator main_swith tl_timer3_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3115,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3116,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3117,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3118,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3119,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3120,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3121,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3122,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3123,"Azadi_top_verilator top_verilator main_swith tl_timer4_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10714,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10715,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10716,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10717,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10718,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10719,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10720,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10721,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10722,"Azadi_top_verilator top_verilator main_swith tl_timer4_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4122,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4123,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4124,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4125,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4126,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4127,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4128,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4129,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4130,"Azadi_top_verilator top_verilator main_swith tl_plic_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1392,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1393,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1394,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1395,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1396,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1397,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1398,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1399,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1400,"Azadi_top_verilator top_verilator main_swith tl_plic_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4425,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4426,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4427,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4428,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4429,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4430,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4431,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4432,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4433,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8189,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8190,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8191,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8192,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8196,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8197,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10723,"Azadi_top_verilator top_verilator main_swith scanmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10723,"Azadi_top_verilator top_verilator main_swith unused_scanmode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5639,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5640,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5641,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5642,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5643,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5644,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5645,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5646,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5647,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7721,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7722,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7723,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7724,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7725,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7726,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7727,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7728,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7729,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5653,"Azadi_top_verilator top_verilator main_swith device_sel_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+2167,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2168,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2169,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2170,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2171,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2172,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2173,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2174,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2175,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9745,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9746,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9747,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9748,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9749,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9750,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9751,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9752,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2631,"Azadi_top_verilator top_verilator main_swith device_sel_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+1746,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1747,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1748,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1749,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1750,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1751,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1752,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1753,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1754,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9278,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9279,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9280,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9281,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9282,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9283,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9284,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9285,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9286,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10366,"Azadi_top_verilator top_verilator main_swith device_sel_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5654,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5655,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5656,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5657,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5658,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5659,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5660,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5661,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5662,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5663,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5664,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5665,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5666,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5667,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5668,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5669,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5670,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5671,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5672,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5673,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5674,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5675,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5676,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5677,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5678,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5679,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5680,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7749,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7750,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7751,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7752,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7753,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7754,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7755,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7756,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7757,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7758,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7759,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7760,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7761,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7762,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7763,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7764,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7765,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7766,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7767,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7768,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7769,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7770,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7771,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7772,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7773,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7774,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7775,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1293,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1294,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1295,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1296,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1297,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1298,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1299,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1300,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1301,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1302,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1303,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1304,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1305,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1306,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1307,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1308,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1309,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1310,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1311,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1312,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1313,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1314,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1315,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1316,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1317,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1318,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1319,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1320,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1321,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1322,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1323,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1324,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1325,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1326,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1327,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1328,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1329,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1330,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1331,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1332,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1333,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1334,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1335,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1336,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1337,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1338,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1339,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1340,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1341,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1342,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1343,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1344,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1345,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1346,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1347,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1348,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1349,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1350,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1351,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1352,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1353,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1354,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1355,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1356,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1357,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1358,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1359,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1360,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1361,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1362,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1364,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1365,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1366,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1367,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1368,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1369,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1370,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1371,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1372,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1373,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1374,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1375,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1376,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1377,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1378,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1379,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1380,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1381,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1382,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1383,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1384,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1385,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1386,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1387,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1388,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1389,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1390,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1391,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8000,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8001,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8002,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8003,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8004,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8005,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8006,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8007,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8008,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8009,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8010,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8011,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8012,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8013,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8014,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8015,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8016,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8017,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8018,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8019,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8020,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8021,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8022,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8023,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8024,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8025,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8026,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8027,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8028,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8029,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8030,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8031,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8032,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8033,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8034,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8035,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8036,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8037,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8038,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8039,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8040,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8041,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8042,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8043,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8044,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8045,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8046,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8047,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8048,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8049,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8050,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8051,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8052,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8053,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8054,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8055,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8056,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8057,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8058,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8059,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8060,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8061,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8062,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8063,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8064,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8065,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8066,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8067,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8068,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8069,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8070,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8071,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8072,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8073,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8074,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8075,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8076,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8077,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8078,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8079,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8080,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8081,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8082,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8083,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8084,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8085,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8086,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8087,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8088,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8089,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8090,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8091,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8092,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8093,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8094,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8095,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8096,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8097,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8098,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1203,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1204,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1205,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1206,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1207,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1208,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1209,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1210,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1211,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1212,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1213,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1214,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1215,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1216,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1217,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1218,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1219,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1220,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1221,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1222,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1223,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1224,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1225,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1226,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1227,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1228,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1229,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1230,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1231,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1232,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1233,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1234,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1235,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1236,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1237,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1238,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1239,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1240,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1241,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1242,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1243,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1244,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1245,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1246,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1247,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1248,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1249,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1250,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1251,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1252,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1253,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1254,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1255,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1256,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1257,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1258,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1259,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1260,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1261,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1262,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1263,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1264,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1265,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1266,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1267,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1268,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1269,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1270,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1271,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1272,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1273,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1274,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1275,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1276,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1277,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1278,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1279,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1280,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1281,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1282,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1283,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1284,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1285,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1286,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1287,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1288,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1289,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1290,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1291,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1292,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8099,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8100,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8101,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8102,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8103,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8104,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8105,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8106,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8107,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8108,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8109,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8110,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8111,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8112,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8113,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8114,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8115,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8116,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8117,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8118,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8119,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8120,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8121,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8122,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8123,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8124,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8125,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8126,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8127,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8128,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8129,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8130,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8131,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8132,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8133,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8134,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8135,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8136,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8137,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8138,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8139,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8140,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8141,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8142,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8143,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8144,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8145,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8146,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8147,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8148,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8149,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8150,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8151,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8152,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8153,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8154,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8155,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8156,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8157,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8158,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8159,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8160,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8161,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8162,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8163,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8164,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8165,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8166,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8167,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8168,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8169,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8170,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8171,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8172,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8173,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8174,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8175,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8176,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8177,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8178,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8179,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8180,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8181,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8182,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8183,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8184,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8185,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8186,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8187,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8188,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6151,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6152,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6153,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6154,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6155,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6156,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6157,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6158,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6159,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6160,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6161,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6162,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6163,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6164,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6165,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6166,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6167,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6168,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6169,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6170,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6171,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6172,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6173,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6174,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6175,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6176,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6177,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7776,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7777,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7778,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7779,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7780,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7781,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7782,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7783,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7784,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7785,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7786,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7787,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7788,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7789,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7790,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7791,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7792,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7793,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7794,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7795,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7796,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7797,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7798,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7799,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7800,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7801,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7802,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6539,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6540,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6541,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6542,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6543,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6544,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6545,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6546,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6547,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6548,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6549,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6550,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6551,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6552,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6553,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6554,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6555,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6556,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6557,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6558,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6559,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6560,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6561,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6562,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6563,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6564,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6565,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6566,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6567,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6568,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6569,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6570,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6571,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6572,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6573,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6574,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5884,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5885,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5886,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5887,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5888,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5889,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5890,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5891,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5892,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5893,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5894,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5895,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5896,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5897,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5898,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5899,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5900,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5901,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5902,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5903,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5904,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5905,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5906,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5907,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5908,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5909,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5910,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7803,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7804,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7805,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7806,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7807,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7808,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7809,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7810,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7811,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7812,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7813,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7814,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7815,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7816,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7817,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7818,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7819,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7820,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7821,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7822,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7823,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7824,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7825,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7826,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7827,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7828,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7829,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6575,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6576,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6577,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6578,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6579,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6580,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6581,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6582,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6583,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6584,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6585,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6586,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6587,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6588,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6589,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6590,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6591,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6592,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6593,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6594,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6595,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6596,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6597,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6598,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6599,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6600,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6601,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6602,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6603,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6604,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6605,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6606,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6607,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6608,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6609,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6610,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3124,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3125,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3126,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3127,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3128,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3129,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3130,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3131,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3132,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3133,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3134,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3135,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3136,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3137,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3138,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3139,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3140,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3141,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3142,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3143,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3144,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3145,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3146,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3147,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3148,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3149,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3150,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3151,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3152,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3153,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3154,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3155,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3156,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3157,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3158,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3159,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3632,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3633,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3634,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3635,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3636,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3637,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3638,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3639,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3640,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3641,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3642,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3643,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3644,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3645,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3646,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3647,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3648,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3649,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3650,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3651,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3652,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3653,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3654,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3655,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3656,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3657,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3658,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3659,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3660,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3661,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3662,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3663,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3664,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3665,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3666,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3667,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3668,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3669,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3670,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3671,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3672,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3673,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3674,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3675,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3676,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3677,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3678,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3679,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3680,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3681,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3682,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3683,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3684,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3685,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3686,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3687,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3688,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3689,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3690,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3691,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3692,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3693,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3694,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3695,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3696,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3697,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3698,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3699,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3700,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3701,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3702,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3703,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10035,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10036,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10037,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10038,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10039,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10040,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10041,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10042,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10043,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10044,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10045,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10046,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10047,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10048,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10049,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10050,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10051,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10052,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1101,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1102,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1103,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1104,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1105,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1106,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1107,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1108,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1109,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1110,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1111,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1112,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1113,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1114,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1115,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1116,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1117,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1118,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3160,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3161,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3162,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3163,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3164,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3165,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3166,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3167,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3168,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3169,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3170,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3171,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3172,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3173,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3174,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3175,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3176,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3177,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3178,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3179,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3180,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3181,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3182,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3183,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3184,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3185,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3186,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3187,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3188,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3189,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3190,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3191,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3192,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3193,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3194,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3195,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4131,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4132,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4133,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4134,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4135,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4136,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4137,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4138,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4139,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4140,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4141,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4142,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4143,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4144,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4145,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4146,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4147,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4148,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6178,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6179,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6180,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6181,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6182,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6183,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6184,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6185,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6186,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6187,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6188,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6189,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6190,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6191,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6192,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6193,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6194,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6195,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4434,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4435,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4436,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4437,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4438,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4439,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4440,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4441,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4442,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4443,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4444,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4445,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4446,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4447,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4448,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4449,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4450,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4451,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8198,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8199,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8200,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8201,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8202,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8203,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8204,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8205,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8206,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8207,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8208,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8209,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8210,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8211,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8212,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8213,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8214,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8215,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator main_swith host_1 N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10724,"Azadi_top_verilator top_verilator main_swith host_1 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+10724,"Azadi_top_verilator top_verilator main_swith host_1 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith host_1 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith host_1 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10726,"Azadi_top_verilator top_verilator main_swith host_1 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10726,"Azadi_top_verilator top_verilator main_swith host_1 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith host_1 NWD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5639,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5640,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5641,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5642,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5643,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5644,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5645,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5646,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5647,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7721,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7722,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7723,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7724,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7725,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7726,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7727,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7728,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7729,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5681,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5682,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5683,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5684,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5685,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5686,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5687,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5688,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5689,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5690,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5691,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5692,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5693,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5694,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5695,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5696,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5697,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5698,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5699,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5700,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5701,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5702,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5703,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5704,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5705,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5706,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5707,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7830,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7831,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7832,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7833,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7834,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7835,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7836,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7837,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7838,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7839,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7840,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7841,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7842,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7843,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7844,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7845,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7846,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7847,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7848,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7849,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7850,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7851,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7852,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7853,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7854,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7855,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7856,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5708,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5709,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_t",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5710,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5711,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5712,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5713,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5714,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5715,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5716,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5717,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5718,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7857,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7858,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7859,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7860,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7861,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7862,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7863,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7864,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7865,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10727,"Azadi_top_verilator top_verilator main_swith host_1 MaxOutstanding",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10728,"Azadi_top_verilator top_verilator main_swith host_1 OutstandingW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10367,"Azadi_top_verilator top_verilator main_swith host_1 num_req_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
        tracep->declBus(c+1595,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5719,"Azadi_top_verilator top_verilator main_swith host_1 hold_all_requests",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9971,"Azadi_top_verilator top_verilator main_swith host_1 accept_t_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9972,"Azadi_top_verilator top_verilator main_swith host_1 accept_t_rsp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5720,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5721,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5722,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5723,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5724,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5725,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5726,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5727,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5728,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5729,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5730,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5731,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5732,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5733,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5734,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5735,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5736,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5737,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5738,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5739,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5740,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5741,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5742,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5743,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5744,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5745,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5746,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5747,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5748,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5749,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5750,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5751,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5752,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5753,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5754,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5755,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5839,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5840,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5841,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5842,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5843,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5844,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5845,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5846,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5847,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5848,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5849,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5850,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5851,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5852,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5853,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5854,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5855,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5856,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5857,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5858,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5859,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5860,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5861,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5862,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5863,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5864,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5865,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5866,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5867,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5868,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5869,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5870,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5871,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5872,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5873,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5874,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7866,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7867,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7868,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7869,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7870,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7871,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7872,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7873,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7874,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7875,"Azadi_top_verilator top_verilator main_swith host_1 hfifo_reqready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10729,"Azadi_top_verilator top_verilator main_swith host_1 unnamedblk1 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10729,"Azadi_top_verilator top_verilator main_swith host_1 unnamedblk2 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5639,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5640,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5641,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5642,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5643,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5644,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5645,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5646,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5647,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7721,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7722,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7723,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7724,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7725,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7726,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7727,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7728,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7729,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5710,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5711,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5712,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5713,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5714,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5715,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5716,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5717,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5718,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7857,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7858,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7859,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7860,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7861,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7862,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7863,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7864,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7865,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5708,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5709,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5756,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7876,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5757,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+5756,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7876,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5757,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7877,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5760,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+7878,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+7877,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5760,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+7878,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_1 err_resp clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_1 err_resp rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5761,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5762,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5763,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5764,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5765,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5766,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5767,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5768,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5769,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5630,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5631,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5632,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5633,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5634,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5635,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5636,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5637,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5638,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1596,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1597,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1598,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+1661,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_req_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10368,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_rsp_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10732,"Azadi_top_verilator top_verilator main_swith host_2 N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10733,"Azadi_top_verilator top_verilator main_swith host_2 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 10,0);
        tracep->declBus(c+10733,"Azadi_top_verilator top_verilator main_swith host_2 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 10,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith host_2 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith host_2 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declQuad(c+10734,"Azadi_top_verilator top_verilator main_swith host_2 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 43,0);
        tracep->declQuad(c+10734,"Azadi_top_verilator top_verilator main_swith host_2 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 43,0);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator main_swith host_2 NWD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2167,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2168,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2169,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2170,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2171,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2172,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2173,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2174,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2175,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9745,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9746,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9747,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9748,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9749,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9750,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9751,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9752,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2632,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2633,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2634,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2635,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2636,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2637,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2638,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2639,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2640,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2641,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2642,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2643,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2644,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2645,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2646,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2647,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2648,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2649,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2650,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2651,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2652,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2653,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2654,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2655,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2656,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2657,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2658,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2659,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2660,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2661,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2662,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2663,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2664,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2665,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2666,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2667,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2668,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2669,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2670,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2671,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2672,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2673,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2674,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2675,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2676,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2677,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2678,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2679,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2680,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2681,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2682,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2683,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2684,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2685,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2686,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2687,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2688,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2689,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2690,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2691,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2692,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2693,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2694,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2695,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2696,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2697,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2698,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2699,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2700,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2701,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2702,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2703,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2704,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2705,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2706,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2707,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2708,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2709,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2710,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2711,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2712,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2713,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2714,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2715,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2716,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2717,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2718,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2719,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2720,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2721,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2722,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2723,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2724,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2725,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2726,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2727,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2728,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2729,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2730,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8216,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8217,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8218,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8219,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8220,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8221,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8222,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8223,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8224,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8225,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8226,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8227,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8228,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8229,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8230,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8231,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8232,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8233,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8234,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8235,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8236,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8237,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8238,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8239,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8240,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8241,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8242,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8243,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8244,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8245,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8246,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8247,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8248,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8249,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8250,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8251,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8252,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8253,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8254,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8255,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8256,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8257,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8258,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8259,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8260,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8261,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8262,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8263,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8264,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8265,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8266,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8267,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8268,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8269,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8270,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8271,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8272,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8273,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8274,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8275,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8276,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8277,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8278,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8279,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8280,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8281,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8282,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8283,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8284,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8285,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8286,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8287,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8288,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8289,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8290,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8291,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8292,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8293,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8294,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8295,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8296,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8297,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8298,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8299,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8300,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8301,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8302,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8303,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8304,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8305,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8306,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8307,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8308,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8309,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8310,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8311,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8312,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8313,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8314,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2631,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2731,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_t",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+2186,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2187,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2188,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2189,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2190,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2191,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2192,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2193,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2194,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9777,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9778,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9779,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9780,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9781,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9782,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9783,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9784,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9785,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10727,"Azadi_top_verilator top_verilator main_swith host_2 MaxOutstanding",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10728,"Azadi_top_verilator top_verilator main_swith host_2 OutstandingW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+288,"Azadi_top_verilator top_verilator main_swith host_2 num_req_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
        tracep->declBus(c+1673,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+2732,"Azadi_top_verilator top_verilator main_swith host_2 hold_all_requests",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10053,"Azadi_top_verilator top_verilator main_swith host_2 accept_t_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10054,"Azadi_top_verilator top_verilator main_swith host_2 accept_t_rsp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2733,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2734,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2735,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2736,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    }
}

void VAzadi_top_verilator::traceInitSub1(void* userp, VerilatedFst* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+2737,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2738,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2739,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2740,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2741,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2742,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2743,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2744,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2745,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2746,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2747,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2748,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2749,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2750,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2751,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2752,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2753,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2754,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2755,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2756,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2757,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2758,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2759,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2760,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2761,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2762,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2763,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2764,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2765,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2766,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2767,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2768,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2769,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2770,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2771,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2772,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2773,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2774,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2775,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2776,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2777,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2778,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2779,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2780,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2781,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2782,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2783,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2784,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2785,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2786,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2787,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2788,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2789,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2790,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2791,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2792,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2793,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2794,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2795,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2796,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2797,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2798,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2799,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2800,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2801,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2802,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2803,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2804,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2805,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2806,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2807,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2808,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2809,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2810,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2811,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2812,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2813,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2814,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2815,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2816,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2817,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2818,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2819,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2820,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2821,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2822,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2823,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2824,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2825,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2826,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2827,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2828,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2829,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2830,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2831,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2832,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2833,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2834,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2835,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2836,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2837,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2838,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2839,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2840,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9636,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9637,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9638,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9639,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9640,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9641,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9642,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9643,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9644,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9645,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9646,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9647,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9648,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9649,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9650,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9651,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9652,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9653,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9654,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9655,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9656,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9657,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9658,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9659,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9660,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9661,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9662,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9663,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9664,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9665,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9666,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9667,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9668,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9669,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9670,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9671,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9672,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9673,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9674,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9675,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9676,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9677,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9678,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9679,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9680,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9681,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9682,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9683,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9684,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9685,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9686,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9688,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9689,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9690,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9691,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9692,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9693,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9694,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9695,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9696,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9697,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9698,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9699,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9700,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9701,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9702,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9703,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9704,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9705,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9706,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9707,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9708,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9709,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9710,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9711,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9712,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9713,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9714,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9715,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9716,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9717,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9718,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9719,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9720,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9721,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9722,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9723,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9724,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9725,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9726,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9727,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9728,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9729,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9730,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9731,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9732,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9733,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9734,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9735,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9736,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9737,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9738,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9739,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9740,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9741,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9742,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9743,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9786,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9787,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9788,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9789,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9790,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9791,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9792,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9793,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9794,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9795,"Azadi_top_verilator top_verilator main_swith host_2 hfifo_reqready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10736,"Azadi_top_verilator top_verilator main_swith host_2 unnamedblk1 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10736,"Azadi_top_verilator top_verilator main_swith host_2 unnamedblk2 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2167,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2168,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2169,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2170,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2171,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2172,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2173,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2174,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2175,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9745,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9746,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9747,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9748,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9749,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9750,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9751,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9752,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2186,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2187,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2188,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2189,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2190,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2191,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2192,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2193,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2194,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9777,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9778,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9779,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9780,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9781,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9782,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9783,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9784,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9785,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2631,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2731,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10737,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10737,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2184,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9796,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2841,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 87,0);
        tracep->declBit(c+2184,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9796,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2841,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 87,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9797,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2185,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9798,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9797,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2185,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9798,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 err_resp clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 err_resp rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2844,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2845,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2846,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2847,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2848,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2849,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2850,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2851,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2852,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9627,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9628,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9629,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9630,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9631,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9632,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9633,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9634,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9635,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+289,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+290,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+291,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+292,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_req_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10369,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_rsp_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10738,"Azadi_top_verilator top_verilator main_swith host_3 N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10739,"Azadi_top_verilator top_verilator main_swith host_3 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 9,0);
        tracep->declBus(c+10739,"Azadi_top_verilator top_verilator main_swith host_3 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 9,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith host_3 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith host_3 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declQuad(c+10740,"Azadi_top_verilator top_verilator main_swith host_3 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 39,0);
        tracep->declQuad(c+10740,"Azadi_top_verilator top_verilator main_swith host_3 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 39,0);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator main_swith host_3 NWD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1746,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1747,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1748,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1749,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1750,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1751,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1752,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+1753,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1754,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9278,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9279,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9280,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9281,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9282,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9283,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9284,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9285,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9286,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2198,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2199,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2200,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2201,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2202,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2203,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2204,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2205,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2206,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2207,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2208,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2209,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2210,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2211,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2212,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2213,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2214,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2215,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2216,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2217,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2218,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2219,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2220,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2221,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2222,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2223,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2224,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2225,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2226,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2227,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2228,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2229,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2230,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2231,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2232,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2233,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2234,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2235,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2236,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2237,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2238,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2239,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2240,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2241,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2242,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2243,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2244,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2245,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2246,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2247,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2248,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2249,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2250,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2251,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2252,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2253,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2254,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2255,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2256,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2257,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2258,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2259,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2260,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2261,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2262,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2263,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2264,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2265,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2266,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2267,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2268,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2269,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2270,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2271,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2272,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2273,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2274,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2275,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2276,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2277,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2278,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2279,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2280,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2281,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2282,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2283,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2284,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2285,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2286,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2287,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9294,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9295,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9296,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9297,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9298,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9299,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9300,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9301,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9302,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9303,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9304,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9305,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9306,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9307,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9308,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9309,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9310,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9311,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9312,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9313,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9314,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9315,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9316,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9317,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9318,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9319,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9320,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9321,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9322,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9323,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9324,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9325,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9326,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9327,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9328,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9329,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9330,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9331,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9332,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9333,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9334,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9335,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9336,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9337,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9338,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9339,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9340,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9341,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9342,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9343,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9344,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9345,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9346,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9347,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9348,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9349,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9350,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9351,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9352,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9353,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9354,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9355,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9356,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9357,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9358,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9359,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9360,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9361,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9362,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9363,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9364,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9365,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9366,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9367,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9368,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9369,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9370,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9371,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9372,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9373,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9374,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9375,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9376,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9377,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9378,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9379,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9380,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9381,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9382,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9383,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10366,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2288,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_t",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+1762,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1763,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1764,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1765,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1766,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1767,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1768,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1769,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1770,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9384,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9385,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9386,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9387,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9388,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9389,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9390,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9391,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9392,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10727,"Azadi_top_verilator top_verilator main_swith host_3 MaxOutstanding",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10728,"Azadi_top_verilator top_verilator main_swith host_3 OutstandingW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+293,"Azadi_top_verilator top_verilator main_swith host_3 num_req_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
        tracep->declBus(c+294,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+2289,"Azadi_top_verilator top_verilator main_swith host_3 hold_all_requests",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10055,"Azadi_top_verilator top_verilator main_swith host_3 accept_t_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10056,"Azadi_top_verilator top_verilator main_swith host_3 accept_t_rsp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2290,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2291,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2292,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2293,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2294,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2295,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2296,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2297,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2298,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2299,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2300,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2301,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2302,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2304,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2305,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2306,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2307,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2308,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2309,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2310,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2311,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2312,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2313,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2314,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2315,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2316,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2317,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2318,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2319,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2320,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2321,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2322,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2323,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2324,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2325,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2326,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2327,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2328,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2329,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2330,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2331,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2332,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2334,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2335,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2336,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2337,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2338,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2339,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2340,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2341,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2342,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2343,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2344,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2345,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2346,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2347,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2348,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2349,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2350,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2351,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2352,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2353,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2354,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2355,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2356,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2357,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2358,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2359,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2360,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2361,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2362,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2363,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2364,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2365,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2366,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2367,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2368,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2369,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2370,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2371,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2372,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2373,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2374,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2375,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2376,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2378,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2379,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2380,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2381,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2382,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2383,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2384,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2385,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2386,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2387,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2388,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9179,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9180,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9181,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9182,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9183,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9184,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9185,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9186,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9187,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9188,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9189,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9190,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9191,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9192,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9193,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9194,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9195,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9196,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9197,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9198,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9199,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9200,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9201,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9202,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9203,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9204,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9205,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9206,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9207,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9208,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9209,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9210,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9211,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9212,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9213,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9214,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9215,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9216,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9217,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9218,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9219,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9220,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9221,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9222,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9223,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9224,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9225,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9226,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9227,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9228,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9229,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9230,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9231,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9232,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9233,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9234,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9235,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9236,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9237,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9238,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9239,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9240,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9241,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9242,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9243,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9244,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9245,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9246,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9247,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9248,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9249,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9250,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9251,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9252,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9253,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9254,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9255,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9256,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9257,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9258,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9259,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9260,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9261,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9262,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9263,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9264,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9265,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9266,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9267,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9268,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9269,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9270,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9271,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9272,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9273,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9274,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9275,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9276,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9277,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9393,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9394,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9395,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9396,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9397,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9398,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9399,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9400,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9401,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9402,"Azadi_top_verilator top_verilator main_swith host_3 hfifo_reqready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10742,"Azadi_top_verilator top_verilator main_swith host_3 unnamedblk1 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10742,"Azadi_top_verilator top_verilator main_swith host_3 unnamedblk2 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1746,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1747,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1748,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1749,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1750,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1751,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1752,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+1753,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1754,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9278,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9279,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9280,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9281,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9282,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9283,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9284,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9285,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9286,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1762,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1763,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1764,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1765,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1766,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1767,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1768,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+1769,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1770,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9384,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9385,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9386,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9387,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9388,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9389,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9390,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9391,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9392,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10366,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2288,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10737,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10737,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1760,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9403,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2389,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 87,0);
        tracep->declBit(c+1760,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9403,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2389,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 87,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9404,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1761,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9405,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9404,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1761,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9405,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 err_resp clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 err_resp rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2392,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2393,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2394,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2395,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2396,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2397,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2398,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2399,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2400,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9170,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9171,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9172,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9173,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9174,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9175,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9176,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9177,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9178,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1674,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1675,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1676,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+10370,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_req_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10371,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_rsp_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator main_swith ICCM M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10724,"Azadi_top_verilator top_verilator main_swith ICCM HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+10724,"Azadi_top_verilator top_verilator main_swith ICCM HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+10726,"Azadi_top_verilator top_verilator main_swith ICCM HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10726,"Azadi_top_verilator top_verilator main_swith ICCM HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith ICCM DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith ICCM DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith ICCM clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith ICCM rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6196,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6197,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6198,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6199,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6200,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6201,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6202,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6203,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6204,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6205,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6206,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6207,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6208,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6209,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6210,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6211,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6212,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6213,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6214,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6215,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6216,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6217,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6218,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6219,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6220,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6221,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6222,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7880,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7881,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7882,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7883,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7884,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7885,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7886,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7887,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7888,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7889,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7890,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7891,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7892,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7893,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7894,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7895,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7896,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7897,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7898,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7899,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7900,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7901,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7902,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7903,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7904,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7905,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7906,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6961,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6962,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6963,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6964,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6965,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6966,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6967,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6968,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6969,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5344,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5345,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5346,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5347,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5348,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5349,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5350,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5351,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5352,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator main_swith ICCM IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith ICCM STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+6223,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6224,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6225,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6226,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6227,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6228,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6229,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6230,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6231,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6232,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6233,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6234,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6235,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6236,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6237,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6238,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6239,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6240,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6241,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6242,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6243,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6244,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6245,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6246,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6247,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6248,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6249,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6250,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6251,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6252,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6253,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6254,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6255,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6256,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6257,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6258,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6259,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6260,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6261,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6262,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6263,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6264,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6265,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6266,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6267,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6268,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6269,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6270,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6271,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6272,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6273,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6274,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6275,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6276,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6277,"Azadi_top_verilator top_verilator main_swith ICCM hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6278,"Azadi_top_verilator top_verilator main_swith ICCM hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+6981,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6982,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6983,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6984,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6985,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6986,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6987,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6988,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6989,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5353,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5354,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5355,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5356,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5357,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5358,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5359,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5360,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5361,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6279,"Azadi_top_verilator top_verilator main_swith ICCM arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5362,"Azadi_top_verilator top_verilator main_swith ICCM arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6990,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6991,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6992,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6993,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6994,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6995,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6996,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6997,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6998,"Azadi_top_verilator top_verilator main_swith ICCM arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5363,"Azadi_top_verilator top_verilator main_swith ICCM hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6999,"Azadi_top_verilator top_verilator main_swith ICCM dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5364,"Azadi_top_verilator top_verilator main_swith ICCM hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+7000,"Azadi_top_verilator top_verilator main_swith ICCM dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6280,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6281,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6282,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6283,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6284,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6285,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6286,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6287,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6288,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10529,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6289,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6290,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,6);
        tracep->declBit(c+6291,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6292,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6293,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6294,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6295,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6296,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6297,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6298,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6299,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10744,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6300,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6301,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,6);
        tracep->declBit(c+6302,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6303,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6304,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6305,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6306,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6307,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6308,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6309,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6310,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10745,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6311,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6312,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,6);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6981,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6982,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6983,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6984,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6985,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6986,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6987,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6988,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6989,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5353,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5354,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5355,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5356,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5357,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5358,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5359,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5360,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5361,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6961,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6962,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6963,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6964,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6965,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6966,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6967,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6968,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6969,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5344,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5345,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5346,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5347,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5348,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5349,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5350,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5351,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5352,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7001,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5365,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7002,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+7001,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5365,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7002,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5366,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7005,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+5367,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+5366,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7005,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+5367,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6277,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        {int i; for (i=0; i<3; i++) {
                tracep->declArray(c+7006+i*3,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+6278,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6313,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+6279,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7015,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+5362,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6314,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6315,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6316,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5242,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6317,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6318,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10729,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10729,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+6319,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10724,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+10724,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+10726,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10726,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5911,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5912,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5913,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5914,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5915,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5916,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5917,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5918,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5919,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5920,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5921,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5922,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5923,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5924,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5925,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5926,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5927,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5928,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5929,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5930,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5931,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5932,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5933,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5934,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5935,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5936,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5937,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7907,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7908,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7909,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7910,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7911,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7912,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7913,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7914,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7915,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7916,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7917,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7918,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7919,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7920,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7921,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7922,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7923,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7924,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7925,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7926,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7927,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7928,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7929,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7930,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7931,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7932,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7933,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5875,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5876,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5878,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5879,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5880,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5881,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5882,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5883,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10669,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10670,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10671,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10672,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10673,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10674,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10675,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10676,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10677,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5938,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5939,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5940,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5941,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5942,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5943,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5944,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5945,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5946,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5947,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5948,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5949,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5950,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5951,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5952,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5953,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5954,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5955,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5956,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5957,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5958,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5959,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5960,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5961,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5962,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5963,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5964,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5965,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5966,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5967,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5968,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5969,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5970,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5971,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5972,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5973,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5974,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5975,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5976,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5977,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5978,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5979,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5980,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5981,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5982,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5983,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5984,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5985,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5986,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5987,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5988,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5989,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5990,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5991,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5992,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5993,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5994,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5995,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5996,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5997,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5998,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5999,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6000,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6001,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6002,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+120,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+121,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+122,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+123,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+124,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+125,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+126,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+127,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+128,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6003,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+129,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6004,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6005,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6006,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6007,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6008,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6009,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6010,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6011,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6012,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+130,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6013,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+131,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+6014,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6015,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6016,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6017,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6018,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6019,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6020,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6021,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6022,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6023,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10529,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6024,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6025,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,6);
        tracep->declBit(c+6026,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6027,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6028,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6029,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6030,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6031,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6032,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6033,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6034,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10744,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6035,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6036,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,6);
        tracep->declBit(c+6037,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6038,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6039,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6040,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6041,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6042,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6043,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6044,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6045,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10745,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6046,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6047,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,6);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5994,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5995,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5996,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5997,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5998,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5999,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6000,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6001,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6002,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+120,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+121,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+122,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+123,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+124,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+125,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+126,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+127,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+128,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5875,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5876,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5878,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5879,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5880,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5881,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5882,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5883,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10669,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10670,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10671,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10672,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10673,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10674,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10675,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10676,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10677,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6048,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10747,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6049,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6048,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10747,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6049,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10748,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6052,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+10749,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+10748,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6052,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+10749,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5992,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        {int i; for (i=0; i<3; i++) {
                tracep->declArray(c+6053+i*3,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+5993,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6320,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+6003,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6062,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+129,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6065,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6066,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6067,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1401,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6068,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6069,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10729,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10729,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+6321,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator dccm clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator dccm reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6970,"Azadi_top_verilator top_verilator dccm tl_d_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6971,"Azadi_top_verilator top_verilator dccm tl_d_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6972,"Azadi_top_verilator top_verilator dccm tl_d_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6973,"Azadi_top_verilator top_verilator dccm tl_d_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6974,"Azadi_top_verilator top_verilator dccm tl_d_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6975,"Azadi_top_verilator top_verilator dccm tl_d_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6976,"Azadi_top_verilator top_verilator dccm tl_d_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6977,"Azadi_top_verilator top_verilator dccm tl_d_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6978,"Azadi_top_verilator top_verilator dccm tl_d_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5393,"Azadi_top_verilator top_verilator dccm tl_d_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5394,"Azadi_top_verilator top_verilator dccm tl_d_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5395,"Azadi_top_verilator top_verilator dccm tl_d_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5396,"Azadi_top_verilator top_verilator dccm tl_d_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5397,"Azadi_top_verilator top_verilator dccm tl_d_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5398,"Azadi_top_verilator top_verilator dccm tl_d_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5399,"Azadi_top_verilator top_verilator dccm tl_d_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5400,"Azadi_top_verilator top_verilator dccm tl_d_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5401,"Azadi_top_verilator top_verilator dccm tl_d_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7018,"Azadi_top_verilator top_verilator dccm req_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7019,"Azadi_top_verilator top_verilator dccm addr_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+9973,"Azadi_top_verilator top_verilator dccm wdata_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7020,"Azadi_top_verilator top_verilator dccm wmask_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7021,"Azadi_top_verilator top_verilator dccm we_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1634,"Azadi_top_verilator top_verilator dccm rvalid_o",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1635,"Azadi_top_verilator top_verilator dccm rdata_o",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7022,"Azadi_top_verilator top_verilator dccm data_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator dccm dccm CLK",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7018,"Azadi_top_verilator top_verilator dccm dccm EN",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7022,"Azadi_top_verilator top_verilator dccm dccm WE",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9973,"Azadi_top_verilator top_verilator dccm dccm Di",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1635,"Azadi_top_verilator top_verilator dccm dccm Do",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7019,"Azadi_top_verilator top_verilator dccm dccm A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+10751,"Azadi_top_verilator top_verilator dccm data_mem SramAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator dccm data_mem SramDw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator dccm data_mem Outstanding",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator dccm data_mem ByteAccess",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator dccm data_mem ErrOnWrite",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator dccm data_mem ErrOnRead",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator dccm data_mem clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator dccm data_mem rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6970,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6971,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6972,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6973,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6974,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6975,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6976,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6977,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6978,"Azadi_top_verilator top_verilator dccm data_mem tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5393,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5394,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5395,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5396,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5397,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5398,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5399,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5400,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5401,"Azadi_top_verilator top_verilator dccm data_mem tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7018,"Azadi_top_verilator top_verilator dccm data_mem req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator dccm data_mem gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7021,"Azadi_top_verilator top_verilator dccm data_mem we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7019,"Azadi_top_verilator top_verilator dccm data_mem addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+9973,"Azadi_top_verilator top_verilator dccm data_mem wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7020,"Azadi_top_verilator top_verilator dccm data_mem wmask_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1635,"Azadi_top_verilator top_verilator dccm data_mem rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1634,"Azadi_top_verilator top_verilator dccm data_mem rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10529,"Azadi_top_verilator top_verilator dccm data_mem rerror_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator dccm data_mem SramByte",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator dccm data_mem DataBitWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator dccm data_mem WidthMult",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator dccm data_mem WoffsetWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10662,"Azadi_top_verilator top_verilator dccm data_mem SramReqFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10663,"Azadi_top_verilator top_verilator dccm data_mem ReqFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10664,"Azadi_top_verilator top_verilator dccm data_mem RspFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10372,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5276,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5277,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9974,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"OpWrite", "OpRead", "OpUnknown"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(41, "tlul_sram_adapter.req_op_e", 3, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+7023,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata op",41, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7024,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7025,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7026,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5309,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata op",41, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5310,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5311,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5312,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+7027,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5278,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5313,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7028,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wdata mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wdata woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+412,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rdata mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+413,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rdata woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+5313,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5279,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5333,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10373,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5376,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wdata data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5385,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rdata data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5386,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7024,"Azadi_top_verilator top_verilator dccm data_mem error_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator dccm data_mem wr_attr_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator dccm data_mem wr_vld_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator dccm data_mem rd_vld_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7024,"Azadi_top_verilator top_verilator dccm data_mem tlul_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10372,"Azadi_top_verilator top_verilator dccm data_mem a_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9974,"Azadi_top_verilator top_verilator dccm data_mem d_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7018,"Azadi_top_verilator top_verilator dccm data_mem sram_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5377,"Azadi_top_verilator top_verilator dccm data_mem d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10374,"Azadi_top_verilator top_verilator dccm data_mem d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator dccm data_mem woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7029,"Azadi_top_verilator top_verilator dccm data_mem wmask_int(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9975,"Azadi_top_verilator top_verilator dccm data_mem wdata_int(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10375,"Azadi_top_verilator top_verilator dccm data_mem rdata(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+535,"Azadi_top_verilator top_verilator dccm data_mem rmask(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5376,"Azadi_top_verilator top_verilator dccm data_mem rdata_tlword",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator dccm data_mem unused_rerror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9976,"Azadi_top_verilator top_verilator dccm data_mem unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10665,"Azadi_top_verilator top_verilator dccm data_mem unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator dccm data_mem u_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator dccm data_mem u_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6970,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6971,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6972,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6973,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6974,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6975,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6976,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6977,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6978,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7024,"Azadi_top_verilator top_verilator dccm data_mem u_err err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10666,"Azadi_top_verilator top_verilator dccm data_mem u_err IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator dccm data_mem u_err SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator dccm data_mem u_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator dccm data_mem u_err MW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator dccm data_mem u_err SubAW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+7030,"Azadi_top_verilator top_verilator dccm data_mem u_err opcode_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7031,"Azadi_top_verilator top_verilator dccm data_mem u_err a_config_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7032,"Azadi_top_verilator top_verilator dccm data_mem u_err op_full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7033,"Azadi_top_verilator top_verilator dccm data_mem u_err op_partial",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7034,"Azadi_top_verilator top_verilator dccm data_mem u_err op_get",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7035,"Azadi_top_verilator top_verilator dccm data_mem u_err addr_sz_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7036,"Azadi_top_verilator top_verilator dccm data_mem u_err mask_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7037,"Azadi_top_verilator top_verilator dccm data_mem u_err fulldata_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7038,"Azadi_top_verilator top_verilator dccm data_mem u_err mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10667,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10372,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5276,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7039,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declBit(c+5277,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9974,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5314,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declBus(c+10376,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5260,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+337,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7040,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10377,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5280,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5281,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5280,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5261,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+338,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5262,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+339,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1636,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+1637,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+1638,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+1639,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+10378,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+10378,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+10584,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7027,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5278,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7041,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+406,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5313,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+414,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10379,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+394,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+340,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7042,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10380,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+407,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5282,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+407,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+395,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+341,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+396,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+342,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+368,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+369,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+370,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+371,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10381,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10381,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10668,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5313,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5279,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+5378,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBit(c+5333,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10373,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+5387,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBus(c+10382,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10520,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5263,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1599,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5334,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10383,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5283,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5284,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5335,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5264,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1600,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5265,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1601,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declQuad(c+372,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+374,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+376,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+378,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+10384,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+10386,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch clk_peri_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch rst_peri_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4425,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4426,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4427,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4428,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4429,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4430,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4431,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4432,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4433,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8189,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8190,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8191,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8192,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8196,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8197,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8586,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8587,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8588,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8589,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8592,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8593,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8594,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10752,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10753,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10754,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10755,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10756,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10757,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10758,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10759,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10760,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8595,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8596,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8597,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8598,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8599,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8600,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8601,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8602,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8603,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10761,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10762,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10763,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10764,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10765,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10766,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10767,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10768,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10769,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8604,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8605,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8606,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8607,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8608,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8611,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8612,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10770,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10771,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10772,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10773,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10774,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10775,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10776,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10777,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10778,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8613,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8614,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8615,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8616,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8617,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8618,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8619,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8620,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8621,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10779,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10780,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10781,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10782,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10783,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10784,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10785,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10786,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10787,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8622,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8623,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8624,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8625,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8626,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8627,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8628,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8629,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8630,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10788,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10789,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10790,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10791,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10792,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10793,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10794,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10795,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10796,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8631,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8632,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8633,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8634,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8635,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8636,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8637,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8638,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8639,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10798,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10799,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10800,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10801,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10802,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10803,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10804,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10805,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8577,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8578,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8579,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8585,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+397,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+398,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+399,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+400,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+401,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+402,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+403,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+404,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+405,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8640,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8641,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8642,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8643,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8644,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8645,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8647,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8648,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10806,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10807,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10808,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10809,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10810,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10811,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10812,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10813,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10814,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8649,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8650,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8651,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8652,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8653,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8654,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8655,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8656,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8657,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10815,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10816,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10817,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10818,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10819,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10820,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10821,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10822,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10823,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8658,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8659,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8660,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8661,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8662,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8663,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8664,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8665,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8666,"Azadi_top_verilator top_verilator periph_switch tl_can0_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10824,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10825,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10826,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10827,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10828,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10829,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10830,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10831,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10832,"Azadi_top_verilator top_verilator periph_switch tl_can0_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8667,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8668,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8669,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8670,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8671,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8672,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8673,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8674,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8675,"Azadi_top_verilator top_verilator periph_switch tl_can1_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10833,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10834,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10835,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10836,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10837,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10838,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10839,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10840,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10841,"Azadi_top_verilator top_verilator periph_switch tl_can1_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8676,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8677,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8678,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8679,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8680,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8681,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8682,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8683,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8684,"Azadi_top_verilator top_verilator periph_switch tl_adc_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10842,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10843,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10844,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10845,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10846,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10847,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10848,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10849,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10850,"Azadi_top_verilator top_verilator periph_switch tl_adc_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8685,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8686,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8687,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8688,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8689,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8690,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8691,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8692,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8693,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10851,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10852,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10853,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10854,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10855,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10856,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10857,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10858,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10859,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10860,"Azadi_top_verilator top_verilator periph_switch scanmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10860,"Azadi_top_verilator top_verilator periph_switch unused_scanmode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4425,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4426,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4427,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4428,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4429,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4430,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4431,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4432,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4433,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8189,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8190,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8191,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8192,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8196,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8197,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8694,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8695,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8696,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8697,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8698,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8699,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8700,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8701,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8702,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8703,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8704,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8705,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8706,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8707,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8708,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8709,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8710,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8711,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8712,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8713,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8714,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8715,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8716,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8717,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8718,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8719,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8720,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8721,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8722,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8723,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8724,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8725,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8726,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8727,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8728,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8729,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8730,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8731,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8732,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8733,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8734,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8735,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8736,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8737,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8738,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8739,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8740,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8741,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8742,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8743,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8744,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8745,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8746,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8747,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8748,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8749,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8750,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8751,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8752,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8753,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8754,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8755,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8756,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8757,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8758,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8759,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8760,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8761,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8762,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8763,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8764,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8765,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8766,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8767,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8768,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8769,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8770,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8771,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8772,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8773,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8774,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8775,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8776,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8777,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8778,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8779,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8780,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8781,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8782,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8785,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8786,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8787,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8788,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8789,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8790,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8791,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8792,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8793,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8794,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8795,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8796,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8797,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8798,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8799,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8800,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8801,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8802,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8803,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8804,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8805,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8806,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8807,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8808,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8809,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8810,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+415,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+416,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+417,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+418,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+419,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+420,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+421,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+422,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+423,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+424,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+425,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+426,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+427,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+428,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+429,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+430,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+431,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+432,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+433,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+434,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+435,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+436,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+437,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+438,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+439,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+440,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+441,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+442,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+443,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+444,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+445,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+446,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+447,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+448,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+449,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+450,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+451,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+452,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+453,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+454,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+455,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+456,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+457,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+458,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+459,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+460,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+461,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+462,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+463,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+464,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+465,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+466,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+467,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+468,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+469,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+470,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+471,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+472,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+473,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+474,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+475,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+476,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+477,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+478,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+479,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+480,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+481,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+482,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+483,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+484,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+485,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+486,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+487,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+488,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+489,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+490,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+491,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+492,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+493,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+494,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+495,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+496,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+497,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+498,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+499,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+500,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+501,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+502,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+503,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+504,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+505,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+506,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+507,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+508,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+509,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+510,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+511,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+512,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+513,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+515,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+516,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+517,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+518,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+519,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+520,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+521,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+522,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+523,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+524,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+525,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+526,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+527,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+528,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+529,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+530,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+531,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4452,"Azadi_top_verilator top_verilator periph_switch dev_sel_s1n_14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10667,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10861,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 12,0);
        tracep->declBus(c+10861,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 12,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declQuad(c+10862,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 51,0);
        tracep->declQuad(c+10862,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 51,0);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 NWD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4425,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4426,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4427,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4428,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4429,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4430,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4431,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4432,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4433,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8189,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8190,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8191,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8192,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8196,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8197,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8811,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8813,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8815,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8816,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8817,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8818,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8820,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8821,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8822,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8823,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8824,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8825,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8826,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8827,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8828,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8829,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8830,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8831,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8832,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8833,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8834,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8835,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8836,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8837,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8838,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8839,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8840,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8841,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8842,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8843,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8844,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8845,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8846,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8847,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8848,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8849,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8851,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8852,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8853,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8854,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8856,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8857,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8858,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8860,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8861,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8862,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8863,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8864,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8865,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8866,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8869,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8870,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8871,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8873,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8874,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8875,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8876,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8879,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8880,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8881,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8882,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8883,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8884,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8885,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8886,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8887,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8889,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8890,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8891,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8892,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8893,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8894,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8895,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8896,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8897,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8898,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8899,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8900,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8901,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8902,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8903,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8904,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8905,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8906,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8907,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8908,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8909,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8910,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8911,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8912,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8913,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8914,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8915,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8916,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8917,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8918,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8919,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8920,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8921,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8922,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8923,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8924,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8925,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8926,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8927,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+537,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+538,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+539,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+540,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+541,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+542,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+543,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+544,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+545,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+546,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+547,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+549,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+550,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+551,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+552,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+553,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+554,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+555,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+556,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+557,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+558,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+559,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+560,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+561,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+562,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+563,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+564,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+565,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+566,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+567,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+568,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+569,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+570,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+571,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+572,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+573,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+574,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+575,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+576,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+577,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+578,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+579,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+580,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+581,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+582,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+584,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+585,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+586,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+588,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+589,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+590,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+591,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+592,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+593,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+594,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+595,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+596,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+597,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+598,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+599,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+600,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+601,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+603,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+604,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+605,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+606,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+607,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+608,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+609,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+610,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+611,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+612,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+613,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+614,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+615,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+616,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+617,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+618,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+619,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+620,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+621,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+622,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+623,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+624,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+625,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+626,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+627,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+628,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+629,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+630,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+631,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+632,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+633,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+634,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+635,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+636,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+637,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+638,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+639,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+640,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+641,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+642,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+645,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+648,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+649,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+650,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+651,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+652,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4452,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4453,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_t",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+4454,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4455,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4456,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4458,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4459,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4460,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4461,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4462,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8315,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8316,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8317,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8318,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8319,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8320,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8321,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8322,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8323,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10727,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 MaxOutstanding",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10728,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 OutstandingW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1402,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 num_req_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
        tracep->declBus(c+1403,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+4463,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 hold_all_requests",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10057,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 accept_t_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10058,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 accept_t_rsp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4464,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4465,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4466,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4467,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4468,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4469,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4470,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4471,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4472,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4473,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4474,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4475,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4476,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4477,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4478,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4479,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4480,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4481,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4482,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4483,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4484,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4485,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4486,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4487,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4488,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4489,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4490,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4491,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4492,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4493,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4494,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4495,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4496,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4498,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4499,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4501,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4502,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4503,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4504,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4506,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4507,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4508,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4510,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4511,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4512,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4513,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4514,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4515,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4516,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4517,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4518,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4519,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4520,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4521,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4522,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4523,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4524,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4525,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4526,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4527,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4528,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4529,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4530,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4531,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4532,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4533,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4534,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4535,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4536,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4537,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4538,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4539,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4540,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4541,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4542,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4543,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4544,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4545,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4546,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4547,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4549,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4550,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4551,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4552,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4553,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4554,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4555,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4556,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4557,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4558,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4559,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4560,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4561,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4562,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4563,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4564,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4565,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4566,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4567,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4568,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4569,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4570,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4571,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4572,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4573,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4574,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4575,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4576,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4577,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4578,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4579,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4580,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4581,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4582,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4584,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4585,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4586,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4588,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4589,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+942,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+943,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+944,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+945,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+946,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+947,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+948,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+949,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+951,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+952,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+953,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+954,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+955,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+957,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+958,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+959,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+960,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+961,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+962,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+963,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+964,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+965,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+966,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+967,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+968,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+969,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+970,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+971,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+972,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+973,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+974,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+975,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+976,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+977,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+978,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+979,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+980,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+981,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+982,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+983,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+984,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+985,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+987,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+988,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+989,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+990,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+991,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+992,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+993,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+994,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+995,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+996,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+998,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+999,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1000,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1001,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1002,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1003,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1004,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1005,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1006,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1008,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1009,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1010,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1011,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1012,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1013,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1014,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1015,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1016,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1017,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1018,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1019,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1020,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1021,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1022,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1023,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1024,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1025,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1026,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1027,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1028,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1029,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1030,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1031,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1032,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1033,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1034,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1035,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1036,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1037,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1038,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1039,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1040,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1041,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1042,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1043,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1044,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1045,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1046,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1047,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1048,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1049,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1050,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1051,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1052,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1053,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1054,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1055,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1056,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1057,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1058,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1059,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1060,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1061,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1062,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1063,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1064,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1065,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1066,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1067,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8324,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8325,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8326,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8327,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8328,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8329,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8330,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8331,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8332,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4590,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 hfifo_reqready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10864,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 unnamedblk1 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10864,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 unnamedblk2 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4425,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4426,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4427,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4428,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4429,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4430,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4431,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4432,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4433,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8189,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8190,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8191,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8192,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8196,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8197,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4454,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4455,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4456,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4458,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4459,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4460,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4461,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4462,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8315,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8316,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8317,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8318,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8319,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8320,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8321,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8322,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8323,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4452,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4453,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10737,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10737,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4591,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8333,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4592,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 87,0);
        tracep->declBit(c+4591,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8333,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4592,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 87,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8334,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4595,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8335,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8334,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4595,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8335,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4596,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4597,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4598,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4599,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4600,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4601,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4602,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4603,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4604,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1664,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1665,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1666,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1667,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1668,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1670,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1671,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1672,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1602,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1603,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1604,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+1662,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_req_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1663,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_rsp_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8577,"Azadi_top_verilator top_verilator GPIO tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8578,"Azadi_top_verilator top_verilator GPIO tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8579,"Azadi_top_verilator top_verilator GPIO tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator GPIO tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator GPIO tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator GPIO tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator GPIO tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator GPIO tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8585,"Azadi_top_verilator top_verilator GPIO tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+397,"Azadi_top_verilator top_verilator GPIO tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+398,"Azadi_top_verilator top_verilator GPIO tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+399,"Azadi_top_verilator top_verilator GPIO tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+400,"Azadi_top_verilator top_verilator GPIO tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+401,"Azadi_top_verilator top_verilator GPIO tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+402,"Azadi_top_verilator top_verilator GPIO tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+403,"Azadi_top_verilator top_verilator GPIO tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+404,"Azadi_top_verilator top_verilator GPIO tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+405,"Azadi_top_verilator top_verilator GPIO tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10388,"Azadi_top_verilator top_verilator GPIO cio_gpio_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7253,"Azadi_top_verilator top_verilator GPIO cio_gpio_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7254,"Azadi_top_verilator top_verilator GPIO cio_gpio_en_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5275,"Azadi_top_verilator top_verilator GPIO intr_gpio_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8928,"Azadi_top_verilator top_verilator GPIO reg2hw intr_state q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8929,"Azadi_top_verilator top_verilator GPIO reg2hw intr_enable q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8930,"Azadi_top_verilator top_verilator GPIO reg2hw intr_test q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8931,"Azadi_top_verilator top_verilator GPIO reg2hw intr_test qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8932,"Azadi_top_verilator top_verilator GPIO reg2hw direct_out q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8933,"Azadi_top_verilator top_verilator GPIO reg2hw direct_out qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8934,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower data q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8935,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower data qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8936,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower mask q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8937,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower mask qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8938,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper data q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8939,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper data qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8940,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper mask q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8941,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper mask qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8942,"Azadi_top_verilator top_verilator GPIO reg2hw direct_oe q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8943,"Azadi_top_verilator top_verilator GPIO reg2hw direct_oe qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8944,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower data q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8945,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower data qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8946,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower mask q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8947,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower mask qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8948,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper data q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8949,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper data qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8950,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper mask q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8951,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper mask qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8952,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_rising q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8953,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_falling q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8954,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_lvlhigh q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8955,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_lvllow q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8956,"Azadi_top_verilator top_verilator GPIO reg2hw ctrl_en_input_filter q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7393,"Azadi_top_verilator top_verilator GPIO hw2reg intr_state d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7394,"Azadi_top_verilator top_verilator GPIO hw2reg intr_state de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7395,"Azadi_top_verilator top_verilator GPIO hw2reg data_in d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7396,"Azadi_top_verilator top_verilator GPIO hw2reg data_in de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7397,"Azadi_top_verilator top_verilator GPIO hw2reg direct_out d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7398,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_lower data d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+7399,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_lower mask d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+7400,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_upper data d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+7401,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_upper mask d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+7402,"Azadi_top_verilator top_verilator GPIO hw2reg direct_oe d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7403,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_lower data d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+7404,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_lower mask d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+7405,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_upper data d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+7406,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_upper mask d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+7253,"Azadi_top_verilator top_verilator GPIO cio_gpio_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7254,"Azadi_top_verilator top_verilator GPIO cio_gpio_en_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8957,"Azadi_top_verilator top_verilator GPIO data_in_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1640,"Azadi_top_verilator top_verilator GPIO data_in_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10389,"Azadi_top_verilator top_verilator GPIO event_intr_rise",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10390,"Azadi_top_verilator top_verilator GPIO event_intr_fall",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8958,"Azadi_top_verilator top_verilator GPIO event_intr_actlow",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8959,"Azadi_top_verilator top_verilator GPIO event_intr_acthigh",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10391,"Azadi_top_verilator top_verilator GPIO event_intr_combined",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator GPIO intr_hw Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator GPIO intr_hw FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO intr_hw clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO intr_hw rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10391,"Azadi_top_verilator top_verilator GPIO intr_hw event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8960,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8930,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8931,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8961,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8962,"Azadi_top_verilator top_verilator GPIO intr_hw hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8963,"Azadi_top_verilator top_verilator GPIO intr_hw hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5275,"Azadi_top_verilator top_verilator GPIO intr_hw intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8964,"Azadi_top_verilator top_verilator GPIO intr_hw new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO u_reg clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO u_reg rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8577,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8578,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8579,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8585,"Azadi_top_verilator top_verilator GPIO u_reg tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+397,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+398,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+399,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+400,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+401,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+402,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+403,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+404,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+405,"Azadi_top_verilator top_verilator GPIO u_reg tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8928,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_state q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8929,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_enable q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8930,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_test q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8931,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_test qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8932,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_out q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8933,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_out qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8934,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8935,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8936,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8937,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8938,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8939,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8940,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8941,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8942,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_oe q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8943,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_oe qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8944,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8945,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8946,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8947,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8948,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8949,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8950,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8951,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8952,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_rising q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8953,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_falling q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8954,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_lvlhigh q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8955,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_lvllow q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8956,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw ctrl_en_input_filter q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7393,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg intr_state d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7394,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg intr_state de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7395,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg data_in d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7396,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg data_in de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7397,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg direct_out d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7398,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_lower data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBus(c+7399,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_lower mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBus(c+7400,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_upper data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7401,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_upper mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7402,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg direct_oe d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7403,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_lower data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7404,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_lower mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7405,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_upper data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7406,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_upper mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator GPIO u_reg devmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10865,"Azadi_top_verilator top_verilator GPIO u_reg AW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator GPIO u_reg DBW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8965,"Azadi_top_verilator top_verilator GPIO u_reg reg_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8966,"Azadi_top_verilator top_verilator GPIO u_reg reg_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8967,"Azadi_top_verilator top_verilator GPIO u_reg reg_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg reg_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8969,"Azadi_top_verilator top_verilator GPIO u_reg reg_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8970,"Azadi_top_verilator top_verilator GPIO u_reg reg_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8971,"Azadi_top_verilator top_verilator GPIO u_reg reg_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8972,"Azadi_top_verilator top_verilator GPIO u_reg addrmiss",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8973,"Azadi_top_verilator top_verilator GPIO u_reg wr_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8970,"Azadi_top_verilator top_verilator GPIO u_reg reg_rdata_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8577,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8578,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8579,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8585,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+397,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+398,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+399,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+400,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+401,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+402,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+403,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+404,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+405,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5243,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8974,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+343,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8975,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg intr_test_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8976,"Azadi_top_verilator top_verilator GPIO u_reg intr_test_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7255,"Azadi_top_verilator top_verilator GPIO u_reg data_in_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7407,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8977,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8978,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7408,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+8979,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBit(c+8980,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8981,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8982,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_mask_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8980,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_mask_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7409,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+8983,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8984,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8985,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8986,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_mask_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8984,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_mask_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7410,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8987,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8988,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7411,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+8983,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8989,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8990,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7412,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+8986,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8989,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8990,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7413,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+8983,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8991,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8992,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7414,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+8986,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+8991,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8992,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+344,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8993,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+345,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8994,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+346,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8995,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+347,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8996,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+348,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8997,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8998,"Azadi_top_verilator top_verilator GPIO u_reg addr_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        tracep->declBus(c+10865,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegDw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegBw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8577,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8578,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8579,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8585,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+397,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+398,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+399,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+400,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+401,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+402,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+403,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+404,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+405,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8966,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if re_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8965,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8967,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8969,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if be_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8970,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8971,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if error_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10666,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+349,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8999,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if a_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10392,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if d_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+350,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+351,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9000,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if err_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9001,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if addr_align_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9002,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+352,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if reqid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+353,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if reqsz",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+354,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rspop",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+9003,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rd_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9004,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if wr_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8577,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8578,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8579,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8585,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9002,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10666,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err MW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err SubAW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+9005,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err opcode_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9006,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err a_config_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9007,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9008,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_partial",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9009,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_get",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9010,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err addr_sz_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9011,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err mask_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9012,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err fulldata_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9013,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10866,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8974,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7394,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7393,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7256,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5243,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5243,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7415,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10393,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10866,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBit(c+8974,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7394,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7393,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5243,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7415,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10393,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8975,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7257,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+343,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+343,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8975,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9014,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+8975,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+343,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8975,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9014,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+343,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8976,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8976,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7396,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7395,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+266,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7255,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7255,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7396,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7395,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7396,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7395,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7255,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7396,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7395,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7255,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8978,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8977,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7407,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8977,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8978,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7407,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8981,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8980,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9015,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7416,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8980,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8981,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9015,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7416,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8980,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8982,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7417,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8980,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8982,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7417,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8985,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8984,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8983,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7409,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8984,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8985,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8983,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7409,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8984,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8986,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7418,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8984,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8986,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7418,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10516,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8988,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8987,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7410,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8987,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8988,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7410,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8990,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8989,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8983,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7411,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8989,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8990,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8983,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7411,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8990,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8989,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8986,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7412,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8989,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8990,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8986,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7412,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8992,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8991,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8983,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7413,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8991,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8992,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8983,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7413,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8992,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8991,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8986,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7414,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+8991,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8992,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8986,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+7414,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8993,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7258,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+344,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+344,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8993,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9016,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+8993,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+344,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8993,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9016,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+344,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8994,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7259,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+345,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+345,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8994,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9017,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+8994,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+345,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8994,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9017,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+345,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8995,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7260,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+346,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+346,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8995,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9018,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+8995,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+346,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8995,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9018,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+346,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8996,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7261,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+347,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+347,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8996,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9019,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+8996,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+347,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8996,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9019,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+347,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8997,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7262,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+348,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+348,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8997,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9020,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+8997,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10510,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+348,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8997,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9020,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+348,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9021,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10394,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10395,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7263,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7361,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7264,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5244,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7362,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9022,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10396,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10397,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7265,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7363,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7266,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5245,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7364,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9023,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10398,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10399,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7267,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7365,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7268,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5246,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7366,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9024,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10400,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10401,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7269,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7367,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7270,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5247,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7368,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9025,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10402,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10403,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7271,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7369,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7272,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5248,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7370,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9026,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10404,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10405,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7273,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7371,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7274,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5249,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7372,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9027,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10406,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10407,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5146,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5210,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5147,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1605,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5211,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9028,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10408,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10409,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5148,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5212,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5149,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1606,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5213,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9029,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10410,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10411,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5150,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5214,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5151,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1607,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5215,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9030,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10412,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10413,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5152,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5216,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5153,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1608,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5217,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9031,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10414,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10415,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5154,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5218,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5155,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1609,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5219,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9032,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10416,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10417,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5156,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5220,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5157,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1610,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5221,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9033,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10418,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10419,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5158,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5222,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5159,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1611,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5223,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9034,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10420,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10421,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5160,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5224,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5161,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1612,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5225,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9035,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10422,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10423,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5162,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5226,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5163,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1613,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5227,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9036,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10424,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10425,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5164,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5228,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5165,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1614,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5229,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9037,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10426,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10427,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5166,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5230,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5167,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1615,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5231,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9038,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10428,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10429,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5168,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5232,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5169,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1616,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5233,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9039,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10430,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10431,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5170,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5234,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5171,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1617,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5235,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9040,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10432,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10433,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5172,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5236,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5173,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1618,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5237,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9041,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10434,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10435,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5174,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5238,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5175,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1619,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5239,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9042,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10436,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10437,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+5176,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5240,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5177,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1620,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5241,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9043,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10438,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10439,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7275,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7373,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7276,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+355,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7374,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9044,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10440,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10441,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7277,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7375,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7278,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+356,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7376,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9045,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10442,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10443,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7279,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7377,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7280,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+357,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7378,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9046,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10444,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10445,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7281,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7379,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7282,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+358,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7380,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9047,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10446,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10447,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7283,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7381,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7284,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+359,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7382,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9048,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10448,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10449,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7285,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7383,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7286,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+360,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7384,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9049,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10450,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10451,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7287,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7385,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7288,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+361,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7386,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9050,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10452,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10453,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7289,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7387,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7290,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+362,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7388,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9051,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10454,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10455,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7291,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7389,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7292,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5250,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7390,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9052,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10456,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10457,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7293,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7391,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7294,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5251,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7392,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator u_dut clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10217,"Azadi_top_verilator top_verilator u_dut rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+408,"Azadi_top_verilator top_verilator u_dut rx_dv_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+409,"Azadi_top_verilator top_verilator u_dut rx_byte_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+388,"Azadi_top_verilator top_verilator u_dut we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+389,"Azadi_top_verilator top_verilator u_dut addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+410,"Azadi_top_verilator top_verilator u_dut wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+386,"Azadi_top_verilator top_verilator u_dut reset_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+411,"Azadi_top_verilator top_verilator u_dut ctrl_fsm_cs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+939,"Azadi_top_verilator top_verilator u_dut ctrl_fsm_ns",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+409,"Azadi_top_verilator top_verilator u_dut rx_byte_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+390,"Azadi_top_verilator top_verilator u_dut rx_byte_q0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+391,"Azadi_top_verilator top_verilator u_dut rx_byte_q1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+392,"Azadi_top_verilator top_verilator u_dut rx_byte_q2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+393,"Azadi_top_verilator top_verilator u_dut rx_byte_q3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+388,"Azadi_top_verilator top_verilator u_dut we_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+940,"Azadi_top_verilator top_verilator u_dut we_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+389,"Azadi_top_verilator top_verilator u_dut addr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 13,0);
        tracep->declBus(c+389,"Azadi_top_verilator top_verilator u_dut addr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 13,0);
        tracep->declBit(c+386,"Azadi_top_verilator top_verilator u_dut reset_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+941,"Azadi_top_verilator top_verilator u_dut reset_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10458,"Azadi_top_verilator top_verilator u_dut byte_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10656,"Azadi_top_verilator top_verilator u_dut DONE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+10744,"Azadi_top_verilator top_verilator u_dut LOAD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+10745,"Azadi_top_verilator top_verilator u_dut PROG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+10529,"Azadi_top_verilator top_verilator u_dut RESET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator programmer i_Clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10217,"Azadi_top_verilator top_verilator programmer rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10495,"Azadi_top_verilator top_verilator programmer i_Rx_Serial",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10870,"Azadi_top_verilator top_verilator programmer CLKS_PER_BIT",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+408,"Azadi_top_verilator top_verilator programmer o_Rx_DV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+409,"Azadi_top_verilator top_verilator programmer o_Rx_Byte",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator programmer s_IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+10871,"Azadi_top_verilator top_verilator programmer s_RX_START_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+10872,"Azadi_top_verilator top_verilator programmer s_RX_DATA_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+10873,"Azadi_top_verilator top_verilator programmer s_RX_STOP_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+10874,"Azadi_top_verilator top_verilator programmer s_CLEANUP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10459,"Azadi_top_verilator top_verilator programmer r_Rx_Data_R",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10460,"Azadi_top_verilator top_verilator programmer r_Rx_Data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+532,"Azadi_top_verilator top_verilator programmer r_Clock_Count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+533,"Azadi_top_verilator top_verilator programmer r_Bit_Index",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+409,"Azadi_top_verilator top_verilator programmer r_Rx_Byte",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+408,"Azadi_top_verilator top_verilator programmer r_Rx_DV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+534,"Azadi_top_verilator top_verilator programmer r_SM_Main",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator iccm clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator iccm reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6980,"Azadi_top_verilator top_verilator iccm req",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6979,"Azadi_top_verilator top_verilator iccm addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+10875,"Azadi_top_verilator top_verilator iccm wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1628,"Azadi_top_verilator top_verilator iccm rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1627,"Azadi_top_verilator top_verilator iccm rvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10876,"Azadi_top_verilator top_verilator iccm we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator iccm iccm CLK",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6980,"Azadi_top_verilator top_verilator iccm iccm EN",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10876,"Azadi_top_verilator top_verilator iccm iccm WE",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10875,"Azadi_top_verilator top_verilator iccm iccm Di",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1628,"Azadi_top_verilator top_verilator iccm iccm Do",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6979,"Azadi_top_verilator top_verilator iccm iccm A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+10751,"Azadi_top_verilator top_verilator inst_mem SramAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator inst_mem SramDw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator inst_mem Outstanding",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator inst_mem ByteAccess",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator inst_mem ErrOnWrite",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator inst_mem ErrOnRead",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator inst_mem clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator inst_mem rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6961,"Azadi_top_verilator top_verilator inst_mem tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6962,"Azadi_top_verilator top_verilator inst_mem tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6963,"Azadi_top_verilator top_verilator inst_mem tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6964,"Azadi_top_verilator top_verilator inst_mem tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6965,"Azadi_top_verilator top_verilator inst_mem tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6966,"Azadi_top_verilator top_verilator inst_mem tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6967,"Azadi_top_verilator top_verilator inst_mem tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6968,"Azadi_top_verilator top_verilator inst_mem tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6969,"Azadi_top_verilator top_verilator inst_mem tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5344,"Azadi_top_verilator top_verilator inst_mem tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5345,"Azadi_top_verilator top_verilator inst_mem tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5346,"Azadi_top_verilator top_verilator inst_mem tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5347,"Azadi_top_verilator top_verilator inst_mem tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5348,"Azadi_top_verilator top_verilator inst_mem tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5349,"Azadi_top_verilator top_verilator inst_mem tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5350,"Azadi_top_verilator top_verilator inst_mem tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5351,"Azadi_top_verilator top_verilator inst_mem tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5352,"Azadi_top_verilator top_verilator inst_mem tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6980,"Azadi_top_verilator top_verilator inst_mem req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator inst_mem gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7043,"Azadi_top_verilator top_verilator inst_mem we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6979,"Azadi_top_verilator top_verilator inst_mem addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+7044,"Azadi_top_verilator top_verilator inst_mem wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7045,"Azadi_top_verilator top_verilator inst_mem wmask_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10461,"Azadi_top_verilator top_verilator inst_mem rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1627,"Azadi_top_verilator top_verilator inst_mem rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10529,"Azadi_top_verilator top_verilator inst_mem rerror_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator inst_mem SramByte",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator inst_mem DataBitWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator inst_mem WidthMult",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator inst_mem WoffsetWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10662,"Azadi_top_verilator top_verilator inst_mem SramReqFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10663,"Azadi_top_verilator top_verilator inst_mem ReqFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10664,"Azadi_top_verilator top_verilator inst_mem RspFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10462,"Azadi_top_verilator top_verilator inst_mem reqfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5285,"Azadi_top_verilator top_verilator inst_mem reqfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5286,"Azadi_top_verilator top_verilator inst_mem reqfifo_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9977,"Azadi_top_verilator top_verilator inst_mem reqfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"OpWrite", "OpRead", "OpUnknown"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(42, "tlul_sram_adapter.req_op_e", 3, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+7046,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata op",42, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7047,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7048,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7049,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5315,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata op",42, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5316,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5317,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5318,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+7050,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5287,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5319,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7051,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wdata mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wdata woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5320,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rdata mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5321,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rdata woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+5319,"Azadi_top_verilator top_verilator inst_mem rspfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5288,"Azadi_top_verilator top_verilator inst_mem rspfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5336,"Azadi_top_verilator top_verilator inst_mem rspfifo_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10463,"Azadi_top_verilator top_verilator inst_mem rspfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5369,"Azadi_top_verilator top_verilator inst_mem rspfifo_wdata data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator inst_mem rspfifo_wdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5370,"Azadi_top_verilator top_verilator inst_mem rspfifo_rdata data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5371,"Azadi_top_verilator top_verilator inst_mem rspfifo_rdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7047,"Azadi_top_verilator top_verilator inst_mem error_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator inst_mem wr_attr_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator inst_mem wr_vld_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator inst_mem rd_vld_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7047,"Azadi_top_verilator top_verilator inst_mem tlul_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10462,"Azadi_top_verilator top_verilator inst_mem a_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9977,"Azadi_top_verilator top_verilator inst_mem d_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6980,"Azadi_top_verilator top_verilator inst_mem sram_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5380,"Azadi_top_verilator top_verilator inst_mem d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10464,"Azadi_top_verilator top_verilator inst_mem d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator inst_mem woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7052,"Azadi_top_verilator top_verilator inst_mem wmask_int(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7053,"Azadi_top_verilator top_verilator inst_mem wdata_int(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10465,"Azadi_top_verilator top_verilator inst_mem rdata(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5337,"Azadi_top_verilator top_verilator inst_mem rmask(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5369,"Azadi_top_verilator top_verilator inst_mem rdata_tlword",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator inst_mem unused_rerror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9978,"Azadi_top_verilator top_verilator inst_mem unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10665,"Azadi_top_verilator top_verilator inst_mem unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator inst_mem u_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator inst_mem u_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6961,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6962,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6963,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6964,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6965,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6966,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6967,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6968,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6969,"Azadi_top_verilator top_verilator inst_mem u_err tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7047,"Azadi_top_verilator top_verilator inst_mem u_err err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10666,"Azadi_top_verilator top_verilator inst_mem u_err IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator inst_mem u_err SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator inst_mem u_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator inst_mem u_err MW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator inst_mem u_err SubAW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+7054,"Azadi_top_verilator top_verilator inst_mem u_err opcode_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7055,"Azadi_top_verilator top_verilator inst_mem u_err a_config_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7056,"Azadi_top_verilator top_verilator inst_mem u_err op_full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7057,"Azadi_top_verilator top_verilator inst_mem u_err op_partial",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7058,"Azadi_top_verilator top_verilator inst_mem u_err op_get",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7059,"Azadi_top_verilator top_verilator inst_mem u_err addr_sz_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7060,"Azadi_top_verilator top_verilator inst_mem u_err mask_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7061,"Azadi_top_verilator top_verilator inst_mem u_err fulldata_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7062,"Azadi_top_verilator top_verilator inst_mem u_err mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10667,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator inst_mem u_reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator inst_mem u_reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator inst_mem u_reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator inst_mem u_reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10462,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5285,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7063,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declBit(c+5286,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9977,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5322,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declBus(c+10466,"Azadi_top_verilator top_verilator inst_mem u_reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5266,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1621,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7064,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10467,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5289,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5290,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5289,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5267,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1622,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5268,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1623,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1641,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+1642,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+10468,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+10468,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+10584,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7050,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5287,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7065,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+5291,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5319,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5323,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10469,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5269,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1624,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7066,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10470,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5292,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5293,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5292,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5270,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1625,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5271,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1626,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+380,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+381,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10471,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10471,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10668,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator inst_mem u_rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator inst_mem u_rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator inst_mem u_rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator inst_mem u_rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5319,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5288,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+5372,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBit(c+5336,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10463,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+5374,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBus(c+10472,"Azadi_top_verilator top_verilator inst_mem u_rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5272,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+363,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5338,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10473,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5294,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5295,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5339,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5273,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+364,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5274,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+365,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declQuad(c+382,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+384,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+10474,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+10476,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator reset_manager clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator top_verilator reset_manager rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9985,"Azadi_top_verilator top_verilator reset_manager ndmreset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator reset_manager sys_rst_ni",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10478,"Azadi_top_verilator top_verilator reset_manager rst_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10479,"Azadi_top_verilator top_verilator reset_manager rst_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10479,"Azadi_top_verilator top_verilator reset_manager rst_fd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator reset_manager rst_fq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10662,"Azadi_top_verilator top_verilator intr_controller SRCW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4122,"Azadi_top_verilator top_verilator intr_controller tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4123,"Azadi_top_verilator top_verilator intr_controller tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4124,"Azadi_top_verilator top_verilator intr_controller tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4125,"Azadi_top_verilator top_verilator intr_controller tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4126,"Azadi_top_verilator top_verilator intr_controller tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4127,"Azadi_top_verilator top_verilator intr_controller tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4128,"Azadi_top_verilator top_verilator intr_controller tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4129,"Azadi_top_verilator top_verilator intr_controller tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4130,"Azadi_top_verilator top_verilator intr_controller tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1392,"Azadi_top_verilator top_verilator intr_controller tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1393,"Azadi_top_verilator top_verilator intr_controller tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1394,"Azadi_top_verilator top_verilator intr_controller tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1395,"Azadi_top_verilator top_verilator intr_controller tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1396,"Azadi_top_verilator top_verilator intr_controller tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1397,"Azadi_top_verilator top_verilator intr_controller tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1398,"Azadi_top_verilator top_verilator intr_controller tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1399,"Azadi_top_verilator top_verilator intr_controller tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1400,"Azadi_top_verilator top_verilator intr_controller tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5275,"Azadi_top_verilator top_verilator intr_controller intr_src_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+263,"Azadi_top_verilator top_verilator intr_controller irq_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5472+i*1,"Azadi_top_verilator top_verilator intr_controller irq_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 4,0);}}
        tracep->declBus(c+1493,"Azadi_top_verilator top_verilator intr_controller msip_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+1494,"Azadi_top_verilator top_verilator intr_controller reg2hw le(0) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1495,"Azadi_top_verilator top_verilator intr_controller reg2hw le(1) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1496,"Azadi_top_verilator top_verilator intr_controller reg2hw le(2) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1497,"Azadi_top_verilator top_verilator intr_controller reg2hw le(3) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1498,"Azadi_top_verilator top_verilator intr_controller reg2hw le(4) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1499,"Azadi_top_verilator top_verilator intr_controller reg2hw le(5) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1500,"Azadi_top_verilator top_verilator intr_controller reg2hw le(6) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1501,"Azadi_top_verilator top_verilator intr_controller reg2hw le(7) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1502,"Azadi_top_verilator top_verilator intr_controller reg2hw le(8) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1503,"Azadi_top_verilator top_verilator intr_controller reg2hw le(9) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1504,"Azadi_top_verilator top_verilator intr_controller reg2hw le(10) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1505,"Azadi_top_verilator top_verilator intr_controller reg2hw le(11) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1506,"Azadi_top_verilator top_verilator intr_controller reg2hw le(12) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1507,"Azadi_top_verilator top_verilator intr_controller reg2hw le(13) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1508,"Azadi_top_verilator top_verilator intr_controller reg2hw le(14) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1509,"Azadi_top_verilator top_verilator intr_controller reg2hw le(15) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1510,"Azadi_top_verilator top_verilator intr_controller reg2hw le(16) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1511,"Azadi_top_verilator top_verilator intr_controller reg2hw le(17) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1512,"Azadi_top_verilator top_verilator intr_controller reg2hw le(18) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1513,"Azadi_top_verilator top_verilator intr_controller reg2hw le(19) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1514,"Azadi_top_verilator top_verilator intr_controller reg2hw le(20) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1515,"Azadi_top_verilator top_verilator intr_controller reg2hw le(21) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1516,"Azadi_top_verilator top_verilator intr_controller reg2hw le(22) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1517,"Azadi_top_verilator top_verilator intr_controller reg2hw le(23) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    }
}

void VAzadi_top_verilator::traceInitSub2(void* userp, VerilatedFst* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+1518,"Azadi_top_verilator top_verilator intr_controller reg2hw le(24) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1519,"Azadi_top_verilator top_verilator intr_controller reg2hw le(25) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1520,"Azadi_top_verilator top_verilator intr_controller reg2hw le(26) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1521,"Azadi_top_verilator top_verilator intr_controller reg2hw le(27) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1522,"Azadi_top_verilator top_verilator intr_controller reg2hw le(28) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1523,"Azadi_top_verilator top_verilator intr_controller reg2hw le(29) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1524,"Azadi_top_verilator top_verilator intr_controller reg2hw le(30) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1525,"Azadi_top_verilator top_verilator intr_controller reg2hw le(31) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1526,"Azadi_top_verilator top_verilator intr_controller reg2hw prio0 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1527,"Azadi_top_verilator top_verilator intr_controller reg2hw prio1 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1528,"Azadi_top_verilator top_verilator intr_controller reg2hw prio2 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1529,"Azadi_top_verilator top_verilator intr_controller reg2hw prio3 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1530,"Azadi_top_verilator top_verilator intr_controller reg2hw prio4 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1531,"Azadi_top_verilator top_verilator intr_controller reg2hw prio5 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1532,"Azadi_top_verilator top_verilator intr_controller reg2hw prio6 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1533,"Azadi_top_verilator top_verilator intr_controller reg2hw prio7 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1534,"Azadi_top_verilator top_verilator intr_controller reg2hw prio8 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1535,"Azadi_top_verilator top_verilator intr_controller reg2hw prio9 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1536,"Azadi_top_verilator top_verilator intr_controller reg2hw prio10 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1537,"Azadi_top_verilator top_verilator intr_controller reg2hw prio11 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1538,"Azadi_top_verilator top_verilator intr_controller reg2hw prio12 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1539,"Azadi_top_verilator top_verilator intr_controller reg2hw prio13 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1540,"Azadi_top_verilator top_verilator intr_controller reg2hw prio14 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1541,"Azadi_top_verilator top_verilator intr_controller reg2hw prio15 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1542,"Azadi_top_verilator top_verilator intr_controller reg2hw prio16 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1543,"Azadi_top_verilator top_verilator intr_controller reg2hw prio17 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1544,"Azadi_top_verilator top_verilator intr_controller reg2hw prio18 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1545,"Azadi_top_verilator top_verilator intr_controller reg2hw prio19 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1546,"Azadi_top_verilator top_verilator intr_controller reg2hw prio20 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1547,"Azadi_top_verilator top_verilator intr_controller reg2hw prio21 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1548,"Azadi_top_verilator top_verilator intr_controller reg2hw prio22 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1549,"Azadi_top_verilator top_verilator intr_controller reg2hw prio23 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1550,"Azadi_top_verilator top_verilator intr_controller reg2hw prio24 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1551,"Azadi_top_verilator top_verilator intr_controller reg2hw prio25 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1552,"Azadi_top_verilator top_verilator intr_controller reg2hw prio26 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1553,"Azadi_top_verilator top_verilator intr_controller reg2hw prio27 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1554,"Azadi_top_verilator top_verilator intr_controller reg2hw prio28 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1555,"Azadi_top_verilator top_verilator intr_controller reg2hw prio29 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1556,"Azadi_top_verilator top_verilator intr_controller reg2hw prio30 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1557,"Azadi_top_verilator top_verilator intr_controller reg2hw prio31 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+1558,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(0) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1559,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(1) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1560,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(2) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1561,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(3) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1562,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(4) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1563,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(5) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1564,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(6) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1565,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(7) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1566,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(8) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1567,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(9) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1568,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(10) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1569,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(11) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1570,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(12) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1571,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(13) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1572,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(14) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1573,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(15) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1574,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(16) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1575,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(17) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1576,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(18) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1577,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(19) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1578,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(20) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1579,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(21) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1580,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(22) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1581,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(23) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1582,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(24) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1583,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(25) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1584,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(26) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1585,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(27) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1586,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(28) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1587,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(29) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1588,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(30) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1589,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(31) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1590,"Azadi_top_verilator top_verilator intr_controller reg2hw threshold0 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1591,"Azadi_top_verilator top_verilator intr_controller reg2hw cc0 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+1592,"Azadi_top_verilator top_verilator intr_controller reg2hw cc0 qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1593,"Azadi_top_verilator top_verilator intr_controller reg2hw cc0 re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1594,"Azadi_top_verilator top_verilator intr_controller reg2hw msip0 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5473,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(0) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5474,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(0) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5475,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(1) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5476,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(1) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5477,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(2) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5478,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(2) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5479,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(3) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5480,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(3) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5481,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(4) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5482,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(4) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5483,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(5) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5484,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(5) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5485,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(6) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5486,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(6) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5487,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(7) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5488,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(7) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5489,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(8) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5490,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(8) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5491,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(9) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5492,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(9) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5493,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(10) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5494,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(10) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5495,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(11) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5496,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(11) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5497,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(12) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5498,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(12) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5499,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(13) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5500,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(13) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5501,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(14) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5502,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(14) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5503,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(15) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5504,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(15) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5505,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(16) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5506,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(16) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5507,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(17) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5508,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(17) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5509,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(18) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5510,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(18) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5511,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(19) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5512,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(19) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5513,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(20) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5514,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(20) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5515,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(21) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5516,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(21) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5517,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(22) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5518,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(22) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5519,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(23) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5520,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(23) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5521,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(24) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5522,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(24) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5523,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(25) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5524,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(25) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5525,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(26) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5526,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(26) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5527,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(27) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5528,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(27) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5529,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(28) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5530,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(28) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5531,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(29) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5532,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(29) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5533,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(30) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5534,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(30) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5535,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(31) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5536,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(31) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5537,"Azadi_top_verilator top_verilator intr_controller hw2reg cc0 d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10877,"Azadi_top_verilator top_verilator intr_controller MAX_PRIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller PRIOW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+7622,"Azadi_top_verilator top_verilator intr_controller le",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+366,"Azadi_top_verilator top_verilator intr_controller ip",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5050+i*1,"Azadi_top_verilator top_verilator intr_controller ie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBus(c+1593,"Azadi_top_verilator top_verilator intr_controller claim_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5538+i*1,"Azadi_top_verilator top_verilator intr_controller claim_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 4,0);}}
        tracep->declBus(c+9979,"Azadi_top_verilator top_verilator intr_controller claim",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1592,"Azadi_top_verilator top_verilator intr_controller complete_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9980+i*1,"Azadi_top_verilator top_verilator intr_controller complete_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 4,0);}}
        tracep->declBus(c+9981,"Azadi_top_verilator top_verilator intr_controller complete",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5539+i*1,"Azadi_top_verilator top_verilator intr_controller cc_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 4,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+4913+i*1,"Azadi_top_verilator top_verilator intr_controller prio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 2,0);}}
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9982+i*1,"Azadi_top_verilator top_verilator intr_controller threshold",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 2,0);}}
        tracep->declBus(c+10878,"Azadi_top_verilator top_verilator intr_controller unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10878,"Azadi_top_verilator top_verilator intr_controller unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator intr_controller u_gateway N_SOURCE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_gateway clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_gateway rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5275,"Azadi_top_verilator top_verilator intr_controller u_gateway src_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7622,"Azadi_top_verilator top_verilator intr_controller u_gateway le_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9979,"Azadi_top_verilator top_verilator intr_controller u_gateway claim_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9981,"Azadi_top_verilator top_verilator intr_controller u_gateway complete_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+366,"Azadi_top_verilator top_verilator intr_controller u_gateway ip_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10480,"Azadi_top_verilator top_verilator intr_controller u_gateway ia",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7623,"Azadi_top_verilator top_verilator intr_controller u_gateway set",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5252,"Azadi_top_verilator top_verilator intr_controller u_gateway src_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10571,"Azadi_top_verilator top_verilator intr_controller u_gateway unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4122,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4123,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4124,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4125,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4126,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4127,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4128,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4129,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4130,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1392,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1393,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1394,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1395,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1396,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1397,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1398,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1399,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1400,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1494,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(0) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1495,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(1) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1496,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(2) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1497,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(3) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1498,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(4) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1499,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(5) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1500,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(6) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1501,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(7) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1502,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(8) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1503,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(9) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1504,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(10) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1505,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(11) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1506,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(12) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1507,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(13) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1508,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(14) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1509,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(15) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1510,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(16) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1511,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(17) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1512,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(18) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1513,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(19) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1514,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(20) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1515,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(21) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1516,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(22) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1517,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(23) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1518,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(24) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1519,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(25) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1520,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(26) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1521,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(27) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1522,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(28) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1523,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(29) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1524,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(30) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1525,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(31) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1526,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1527,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio1 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1528,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio2 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1529,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio3 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1530,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio4 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1531,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio5 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1532,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio6 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1533,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio7 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1534,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio8 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1535,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio9 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1536,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio10 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1537,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio11 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1538,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio12 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1539,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio13 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1540,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio14 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1541,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio15 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1542,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio16 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1543,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio17 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1544,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio18 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1545,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio19 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1546,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio20 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1547,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio21 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1548,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio22 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1549,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio23 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1550,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio24 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1551,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio25 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1552,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio26 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1553,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio27 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1554,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio28 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1555,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio29 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1556,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio30 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1557,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio31 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+1558,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(0) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1559,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(1) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1560,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(2) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1561,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(3) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1562,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(4) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1563,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(5) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1564,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(6) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1565,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(7) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1566,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(8) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1567,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(9) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1568,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(10) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1569,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(11) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1570,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(12) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1571,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(13) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1572,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(14) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1573,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(15) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1574,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(16) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1575,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(17) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1576,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(18) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1577,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(19) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1578,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(20) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1579,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(21) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1580,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(22) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1581,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(23) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1582,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(24) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1583,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(25) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1584,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(26) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1585,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(27) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1586,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(28) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1587,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(29) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1588,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(30) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1589,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(31) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1590,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw threshold0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1591,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw cc0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+1592,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw cc0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1593,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw cc0 re",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1594,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw msip0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5473,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(0) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5474,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(0) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5475,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(1) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5476,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(1) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5477,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(2) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5478,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(2) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5479,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(3) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5480,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(3) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5481,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(4) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5482,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(4) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5483,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(5) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5484,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(5) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5485,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(6) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5486,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(6) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5487,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(7) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5488,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(7) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5489,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(8) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5490,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(8) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5491,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(9) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5492,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(9) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5493,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(10) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5494,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(10) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5495,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(11) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5496,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(11) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5497,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(12) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5498,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(12) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5499,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(13) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5500,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(13) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5501,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(14) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5502,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(14) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5503,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(15) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5504,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(15) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5505,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(16) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5506,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(16) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5507,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(17) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5508,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(17) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5509,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(18) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5510,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(18) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5511,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(19) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5512,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(19) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5513,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(20) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5514,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(20) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5515,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(21) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5516,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(21) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5517,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(22) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5518,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(22) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5519,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(23) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5520,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(23) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5521,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(24) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5522,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(24) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5523,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(25) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5524,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(25) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5525,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(26) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5526,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(26) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5527,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(27) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5528,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(27) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5529,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(28) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5530,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(28) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5531,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(29) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5532,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(29) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5533,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(30) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5534,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(30) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5535,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(31) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5536,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(31) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5537,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg cc0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator intr_controller u_reg devmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10879,"Azadi_top_verilator top_verilator intr_controller u_reg AW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator intr_controller u_reg DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator intr_controller u_reg DBW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+4945,"Azadi_top_verilator top_verilator intr_controller u_reg reg_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4946,"Azadi_top_verilator top_verilator intr_controller u_reg reg_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4149,"Azadi_top_verilator top_verilator intr_controller u_reg reg_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+4150,"Azadi_top_verilator top_verilator intr_controller u_reg reg_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4151,"Azadi_top_verilator top_verilator intr_controller u_reg reg_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10481,"Azadi_top_verilator top_verilator intr_controller u_reg reg_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4320,"Azadi_top_verilator top_verilator intr_controller u_reg reg_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4321,"Azadi_top_verilator top_verilator intr_controller u_reg addrmiss",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4947,"Azadi_top_verilator top_verilator intr_controller u_reg wr_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10481,"Azadi_top_verilator top_verilator intr_controller u_reg reg_rdata_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4122,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4123,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4124,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4125,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4126,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4127,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4128,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4129,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4130,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1392,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1393,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1394,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1395,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1396,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1397,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1398,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1399,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1400,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5441,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5442,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_1_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5443,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_2_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5444,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_3_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5445,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_4_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5446,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_5_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5447,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_6_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5448,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_7_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5449,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_8_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5450,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_9_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5451,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_10_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5452,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_11_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5453,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_12_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5454,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_13_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5455,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_14_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5456,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_15_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5457,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_16_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5458,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_17_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5459,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_18_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5460,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_19_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5461,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_20_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5462,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_21_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5463,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_22_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10482,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_23_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5464,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_24_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5465,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_25_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5466,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_26_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5467,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_27_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5468,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_28_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5469,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_29_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5470,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_30_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5471,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_31_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1404,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7624,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1405,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_1_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4153,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_1_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7625,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_1_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1406,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_2_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_2_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7626,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_2_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1068,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_3_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4155,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_3_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7627,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_3_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1069,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_4_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_4_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7628,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_4_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1070,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_5_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4157,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_5_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7629,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_5_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1071,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_6_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4158,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_6_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7630,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_6_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1407,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_7_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4159,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_7_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7631,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_7_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1408,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_8_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4160,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_8_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7632,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_8_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1409,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_9_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4161,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_9_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7633,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_9_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1410,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_10_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4162,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_10_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7634,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_10_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1411,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_11_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4163,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_11_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7635,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_11_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1412,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_12_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4164,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_12_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7636,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_12_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1413,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_13_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4165,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_13_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7637,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_13_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1414,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_14_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4166,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_14_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7638,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_14_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1415,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_15_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4167,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_15_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7639,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_15_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1416,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_16_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4168,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_16_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7640,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_16_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1072,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_17_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4169,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_17_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7641,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_17_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1073,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_18_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4170,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_18_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7642,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_18_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1074,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_19_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4171,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_19_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7643,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_19_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1417,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_20_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4172,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_20_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7644,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_20_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1418,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_21_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4173,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_21_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7645,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_21_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1419,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_22_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4174,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_22_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7646,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_22_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1420,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_23_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4175,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_23_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7647,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_23_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1075,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_24_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4176,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_24_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7648,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_24_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1076,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_25_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4177,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_25_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7649,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_25_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1077,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_26_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4178,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_26_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7650,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_26_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1421,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_27_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4179,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_27_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7651,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_27_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1078,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_28_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4180,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_28_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7652,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_28_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1079,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_29_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4181,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_29_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7653,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_29_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1080,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_30_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4182,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_30_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7654,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_30_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1081,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_31_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4183,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_31_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7655,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_31_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1422,"Azadi_top_verilator top_verilator intr_controller u_reg prio0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7656,"Azadi_top_verilator top_verilator intr_controller u_reg prio0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1423,"Azadi_top_verilator top_verilator intr_controller u_reg prio1_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio1_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7657,"Azadi_top_verilator top_verilator intr_controller u_reg prio1_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1424,"Azadi_top_verilator top_verilator intr_controller u_reg prio2_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio2_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7658,"Azadi_top_verilator top_verilator intr_controller u_reg prio2_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1425,"Azadi_top_verilator top_verilator intr_controller u_reg prio3_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio3_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7659,"Azadi_top_verilator top_verilator intr_controller u_reg prio3_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1426,"Azadi_top_verilator top_verilator intr_controller u_reg prio4_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio4_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7660,"Azadi_top_verilator top_verilator intr_controller u_reg prio4_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1427,"Azadi_top_verilator top_verilator intr_controller u_reg prio5_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio5_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7661,"Azadi_top_verilator top_verilator intr_controller u_reg prio5_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1428,"Azadi_top_verilator top_verilator intr_controller u_reg prio6_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio6_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7662,"Azadi_top_verilator top_verilator intr_controller u_reg prio6_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1429,"Azadi_top_verilator top_verilator intr_controller u_reg prio7_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio7_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+4322,"Azadi_top_verilator top_verilator intr_controller u_reg prio7_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1430,"Azadi_top_verilator top_verilator intr_controller u_reg prio8_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio8_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7663,"Azadi_top_verilator top_verilator intr_controller u_reg prio8_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1431,"Azadi_top_verilator top_verilator intr_controller u_reg prio9_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio9_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7664,"Azadi_top_verilator top_verilator intr_controller u_reg prio9_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1432,"Azadi_top_verilator top_verilator intr_controller u_reg prio10_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio10_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7665,"Azadi_top_verilator top_verilator intr_controller u_reg prio10_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1433,"Azadi_top_verilator top_verilator intr_controller u_reg prio11_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio11_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7666,"Azadi_top_verilator top_verilator intr_controller u_reg prio11_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1434,"Azadi_top_verilator top_verilator intr_controller u_reg prio12_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio12_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7667,"Azadi_top_verilator top_verilator intr_controller u_reg prio12_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1435,"Azadi_top_verilator top_verilator intr_controller u_reg prio13_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio13_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7668,"Azadi_top_verilator top_verilator intr_controller u_reg prio13_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1436,"Azadi_top_verilator top_verilator intr_controller u_reg prio14_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio14_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7669,"Azadi_top_verilator top_verilator intr_controller u_reg prio14_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator intr_controller u_reg prio15_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio15_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7670,"Azadi_top_verilator top_verilator intr_controller u_reg prio15_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1438,"Azadi_top_verilator top_verilator intr_controller u_reg prio16_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio16_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7671,"Azadi_top_verilator top_verilator intr_controller u_reg prio16_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1439,"Azadi_top_verilator top_verilator intr_controller u_reg prio17_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio17_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7672,"Azadi_top_verilator top_verilator intr_controller u_reg prio17_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1440,"Azadi_top_verilator top_verilator intr_controller u_reg prio18_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio18_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7673,"Azadi_top_verilator top_verilator intr_controller u_reg prio18_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1441,"Azadi_top_verilator top_verilator intr_controller u_reg prio19_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio19_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7674,"Azadi_top_verilator top_verilator intr_controller u_reg prio19_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1442,"Azadi_top_verilator top_verilator intr_controller u_reg prio20_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio20_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7675,"Azadi_top_verilator top_verilator intr_controller u_reg prio20_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1443,"Azadi_top_verilator top_verilator intr_controller u_reg prio21_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio21_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7676,"Azadi_top_verilator top_verilator intr_controller u_reg prio21_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1444,"Azadi_top_verilator top_verilator intr_controller u_reg prio22_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio22_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7677,"Azadi_top_verilator top_verilator intr_controller u_reg prio22_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1445,"Azadi_top_verilator top_verilator intr_controller u_reg prio23_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio23_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7678,"Azadi_top_verilator top_verilator intr_controller u_reg prio23_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1446,"Azadi_top_verilator top_verilator intr_controller u_reg prio24_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio24_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7679,"Azadi_top_verilator top_verilator intr_controller u_reg prio24_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1447,"Azadi_top_verilator top_verilator intr_controller u_reg prio25_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio25_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7680,"Azadi_top_verilator top_verilator intr_controller u_reg prio25_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1448,"Azadi_top_verilator top_verilator intr_controller u_reg prio26_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio26_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7681,"Azadi_top_verilator top_verilator intr_controller u_reg prio26_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1449,"Azadi_top_verilator top_verilator intr_controller u_reg prio27_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio27_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7682,"Azadi_top_verilator top_verilator intr_controller u_reg prio27_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1450,"Azadi_top_verilator top_verilator intr_controller u_reg prio28_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio28_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7683,"Azadi_top_verilator top_verilator intr_controller u_reg prio28_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1451,"Azadi_top_verilator top_verilator intr_controller u_reg prio29_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio29_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7684,"Azadi_top_verilator top_verilator intr_controller u_reg prio29_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1452,"Azadi_top_verilator top_verilator intr_controller u_reg prio30_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio30_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7685,"Azadi_top_verilator top_verilator intr_controller u_reg prio30_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1453,"Azadi_top_verilator top_verilator intr_controller u_reg prio31_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg prio31_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7686,"Azadi_top_verilator top_verilator intr_controller u_reg prio31_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1082,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7687,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1083,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_1_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4153,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_1_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7688,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_1_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1084,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_2_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_2_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7689,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_2_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1085,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_3_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4155,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_3_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7690,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_3_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1086,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_4_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_4_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7691,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_4_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1087,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_5_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4157,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_5_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7692,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_5_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1088,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_6_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4158,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_6_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7693,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_6_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1454,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_7_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4159,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_7_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7694,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_7_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1455,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_8_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4160,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_8_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7695,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_8_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1089,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_9_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4161,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_9_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7696,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_9_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1090,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_10_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4162,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_10_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7697,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_10_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1091,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_11_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4163,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_11_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7698,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_11_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1092,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_12_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4164,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_12_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7699,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_12_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1093,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_13_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4165,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_13_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7700,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_13_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1094,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_14_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4166,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_14_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7701,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_14_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1095,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_15_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4167,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_15_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7702,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_15_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1096,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_16_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4168,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_16_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7703,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_16_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1456,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_17_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4169,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_17_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7704,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_17_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1457,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_18_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4170,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_18_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7705,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_18_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1458,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_19_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4171,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_19_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7706,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_19_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1459,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_20_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4172,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_20_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7707,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_20_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1460,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_21_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4173,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_21_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7708,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_21_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1461,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_22_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4174,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_22_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7709,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_22_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1462,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_23_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4175,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_23_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7710,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_23_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1463,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_24_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4176,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_24_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7711,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_24_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1464,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_25_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4177,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_25_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7712,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_25_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10880,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_26_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4178,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_26_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7713,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_26_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1465,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_27_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4179,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_27_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7714,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_27_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1097,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_28_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4180,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_28_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7715,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_28_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1098,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_29_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4181,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_29_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7716,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_29_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1466,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_30_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4182,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_30_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7717,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_30_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1467,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_31_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4183,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_31_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7718,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_31_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1468,"Azadi_top_verilator top_verilator intr_controller u_reg threshold0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg threshold0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7719,"Azadi_top_verilator top_verilator intr_controller u_reg threshold0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5540,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+4185,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+4323,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4324,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1469,"Azadi_top_verilator top_verilator intr_controller u_reg msip0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator intr_controller u_reg msip0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7720,"Azadi_top_verilator top_verilator intr_controller u_reg msip0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+4186,"Azadi_top_verilator top_verilator intr_controller u_reg addr_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 37,0);
        tracep->declBus(c+10879,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if RegAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if RegDw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if RegBw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4122,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4123,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4124,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4125,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4126,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4127,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4128,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4129,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4130,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1392,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1393,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1394,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1395,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1396,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1397,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1398,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1399,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1400,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4946,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if re_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4945,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4149,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
        tracep->declBus(c+4150,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4151,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if be_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10481,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4320,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if error_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10666,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+1470,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4948,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if a_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10483,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if d_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1471,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1472,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4949,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if err_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4325,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if addr_align_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4326,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1473,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if reqid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1474,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if reqsz",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1475,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rspop",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+4950,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rd_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4951,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if wr_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4122,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4123,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4124,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4125,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4126,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4127,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4128,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4129,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4130,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4326,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10666,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err MW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err SubAW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+4188,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err opcode_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4327,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err a_config_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4189,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err op_full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4190,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err op_partial",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4191,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err op_get",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4952,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err addr_sz_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4953,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err mask_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4954,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err fulldata_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4192,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5474,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5473,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+1677,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5441,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5441,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5474,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5473,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5474,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5473,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5441,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5474,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5473,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5441,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5476,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5475,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+1678,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5442,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5442,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5476,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5475,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5476,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5475,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5442,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5476,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5475,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5442,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5478,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5477,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+1679,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5443,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5443,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5478,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5477,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5478,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5477,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5443,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5478,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5477,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5443,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5480,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5479,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+295,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5444,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5444,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5480,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5479,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5480,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5479,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5444,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5480,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5479,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5444,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5482,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5481,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+296,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5445,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5445,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5482,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5481,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5482,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5481,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5445,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5482,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5481,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5445,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5484,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5483,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+297,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5446,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5446,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5484,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5483,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5484,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5483,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5446,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5484,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5483,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5446,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5486,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5485,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+298,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5447,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5447,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5486,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5485,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5486,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5485,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5447,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5486,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5485,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5447,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5488,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5487,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+299,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5448,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5448,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5488,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5487,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5488,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5487,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5448,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5488,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5487,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5448,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5490,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5489,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+300,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5449,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5449,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5490,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5489,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5490,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5489,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5449,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5490,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5489,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5449,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5492,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5491,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+301,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5450,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5450,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5492,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5491,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5492,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5491,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5450,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5492,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5491,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5450,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5494,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5493,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+302,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5451,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5451,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5494,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5493,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5494,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5493,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5451,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5494,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5493,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5451,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5496,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5495,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+303,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5452,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5452,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5496,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5495,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5496,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5495,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5452,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5496,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5495,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5452,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5498,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5497,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+304,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5453,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5453,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5498,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5497,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5498,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5497,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5453,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5498,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5497,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5453,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5500,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5499,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+305,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5454,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5454,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5500,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5499,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5500,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5499,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5454,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5500,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5499,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5454,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5502,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5501,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+306,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5455,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5455,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5502,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5501,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5502,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5501,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5455,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5502,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5501,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5455,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5504,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5503,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+307,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5456,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5456,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5504,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5503,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5504,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5503,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5456,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5504,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5503,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5456,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5506,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5505,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+308,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5457,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5457,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5506,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5505,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5506,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5505,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5457,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5506,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5505,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5457,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5508,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5507,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+309,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5458,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5458,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5508,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5507,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5508,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5507,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5458,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5508,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5507,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5458,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5510,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+310,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5459,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5459,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5510,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5510,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5459,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5510,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5459,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5512,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5511,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+311,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5460,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5460,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5512,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5511,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5512,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5511,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5460,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5512,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5511,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5460,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5514,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5513,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+312,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5461,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5461,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5514,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5513,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5514,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5513,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5461,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5514,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5513,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5461,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5516,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5515,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+313,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5462,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5462,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5516,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5515,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5516,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5515,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5462,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5516,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5515,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5462,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5518,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5517,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+314,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5463,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5463,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5518,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5517,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5518,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5517,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5463,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5518,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5517,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5463,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10882,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10883,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10884,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10885,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5520,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5519,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10484,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10482,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10482,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5520,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5519,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10884,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10885,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5520,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5519,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10482,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5520,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5519,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10884,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10885,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10482,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5522,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5521,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+1680,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5464,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5464,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5522,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5521,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5522,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5521,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5464,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5522,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5521,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5464,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5524,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5523,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+1681,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5465,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5465,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5524,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5523,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5524,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5523,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5465,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5524,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5523,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5465,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5526,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5525,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+1682,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5466,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5466,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5526,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5525,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5526,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5525,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5466,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5526,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5525,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5466,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5528,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5527,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+1683,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5467,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5467,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5528,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5527,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5528,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5527,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5467,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5528,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5527,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5467,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5530,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5529,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+1684,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5468,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5468,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5530,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5529,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5530,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5529,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5468,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5530,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5529,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5468,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5532,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5531,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+1685,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5469,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5469,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5532,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5531,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5532,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5531,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5469,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5532,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5531,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5469,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5534,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5533,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+1686,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5470,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5470,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5534,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5533,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5534,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5533,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5470,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5534,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5533,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5470,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5536,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5535,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+1687,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5471,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5471,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5536,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5535,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5536,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5535,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5471,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5536,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5535,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5471,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7624,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4152,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7295,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1404,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1404,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7624,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4328,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7624,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4152,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1404,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7624,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4328,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1404,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7625,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7296,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1405,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1405,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7625,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4329,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7625,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1405,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7625,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4329,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1405,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7626,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7297,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1406,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1406,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7626,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4330,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7626,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1406,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7626,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4330,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1406,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7627,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4155,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7298,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1068,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1068,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7627,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4331,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7627,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4155,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1068,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7627,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4331,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1068,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7628,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4156,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7299,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1069,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1069,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7628,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4332,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7628,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4156,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1069,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7628,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4332,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1069,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7629,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7300,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1070,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1070,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7629,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4333,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7629,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1070,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7629,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4333,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1070,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7630,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7301,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1071,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1071,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7630,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4334,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7630,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1071,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7630,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4334,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1071,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7631,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4159,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7302,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1407,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1407,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7631,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4335,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7631,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4159,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1407,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7631,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4335,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1407,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7632,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4160,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7303,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1408,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1408,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7632,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4336,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7632,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4160,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1408,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7632,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4336,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1408,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7633,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4161,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7304,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1409,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1409,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7633,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4337,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7633,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4161,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1409,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7633,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4337,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1409,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7634,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4162,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7305,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1410,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1410,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7634,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4338,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7634,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4162,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1410,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7634,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4338,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1410,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7635,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7306,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1411,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1411,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7635,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7635,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1411,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7635,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1411,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7636,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7307,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1412,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1412,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7636,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4340,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7636,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1412,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7636,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4340,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1412,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7637,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7308,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1413,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1413,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7637,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7637,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1413,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7637,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1413,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7638,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4166,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7309,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1414,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1414,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7638,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4342,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7638,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4166,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1414,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7638,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4342,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1414,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7639,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4167,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7310,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1415,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1415,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7639,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4343,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7639,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4167,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1415,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7639,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4343,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1415,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7640,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4168,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7311,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1416,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1416,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7640,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4344,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7640,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4168,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1416,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7640,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4344,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1416,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7641,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4169,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7312,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1072,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1072,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7641,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4345,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7641,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4169,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1072,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7641,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4345,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1072,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7642,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4170,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7313,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1073,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1073,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7642,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4346,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7642,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4170,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1073,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7642,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4346,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1073,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7643,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4171,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7314,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1074,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1074,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7643,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4347,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7643,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4171,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1074,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7643,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4347,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1074,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7644,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4172,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7315,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1417,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1417,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7644,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4348,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7644,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4172,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1417,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7644,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4348,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1417,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7645,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4173,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7316,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1418,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1418,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7645,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4349,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7645,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4173,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1418,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7645,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4349,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1418,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7646,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4174,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7317,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1419,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1419,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7646,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7646,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4174,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1419,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7646,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1419,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7647,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4175,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7318,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1420,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1420,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7647,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4351,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7647,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4175,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1420,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7647,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4351,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1420,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7648,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4176,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7319,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1075,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1075,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7648,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4352,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7648,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4176,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1075,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7648,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4352,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1075,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7649,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4177,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7320,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1076,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1076,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7649,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7649,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4177,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1076,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7649,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1076,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7650,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4178,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7321,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1077,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1077,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7650,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4354,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7650,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4178,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1077,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7650,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4354,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1077,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7651,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4179,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5178,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1421,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1421,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7651,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4355,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7651,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4179,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1421,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7651,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4355,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1421,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7652,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4180,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5179,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1078,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1078,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7652,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4356,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7652,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4180,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1078,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7652,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4356,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1078,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7653,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4181,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5180,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1079,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1079,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7653,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4357,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7653,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4181,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1079,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7653,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4357,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1079,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4182,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5181,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1080,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1080,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4358,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4182,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1080,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7654,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4358,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1080,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7655,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4183,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5182,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1081,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1081,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7655,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4359,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7655,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4183,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1081,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7655,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4359,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1081,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7656,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5183,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1422,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1422,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7656,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4360,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7656,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1422,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7656,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4360,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1422,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1423,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1423,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4361,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1423,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4361,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1423,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5185,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1424,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1424,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4362,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1424,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4362,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1424,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7659,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5186,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1425,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1425,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7659,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4363,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7659,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1425,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7659,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4363,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1425,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7660,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5187,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1426,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1426,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7660,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4364,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7660,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1426,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7660,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4364,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1426,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7661,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5188,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1427,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1427,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7661,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4365,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7661,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1427,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7661,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4365,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1427,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7662,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5189,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1428,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1428,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7662,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4366,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7662,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1428,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7662,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4366,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1428,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10886,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10887,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7322,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1429,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1429,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10886,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10888,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+10886,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10887,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1429,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10886,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10888,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1429,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7663,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7323,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1430,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1430,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7663,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4367,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7663,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1430,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7663,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4367,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1430,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7664,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7324,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1431,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1431,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7664,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4368,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7664,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1431,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7664,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4368,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1431,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7665,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5190,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1432,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1432,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7665,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4369,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7665,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1432,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7665,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4369,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1432,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7666,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5191,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1433,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1433,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7666,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4370,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7666,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1433,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7666,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4370,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1433,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7667,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5192,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1434,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1434,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7667,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4371,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7667,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1434,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7667,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4371,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1434,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7668,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5193,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1435,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1435,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7668,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7668,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1435,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7668,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1435,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7669,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7325,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1436,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1436,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7669,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4373,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7669,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1436,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7669,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4373,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1436,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7670,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7326,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7670,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4374,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7670,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7670,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4374,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7671,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7327,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1438,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1438,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7671,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7671,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1438,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7671,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1438,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7672,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7328,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1439,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1439,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7672,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4376,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7672,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1439,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7672,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4376,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1439,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7673,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7329,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1440,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1440,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7673,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4377,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7673,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1440,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7673,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4377,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1440,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7674,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7330,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1441,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1441,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7674,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4378,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7674,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1441,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7674,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4378,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1441,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7675,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7331,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1442,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1442,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7675,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4379,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7675,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1442,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7675,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4379,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1442,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7676,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7332,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1443,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1443,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7676,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4380,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7676,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1443,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7676,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4380,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1443,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7677,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7333,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1444,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1444,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7677,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4381,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7677,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1444,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7677,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4381,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1444,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7678,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7334,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1445,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1445,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7678,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4382,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7678,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1445,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7678,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4382,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1445,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7679,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7335,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1446,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1446,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7679,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4383,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7679,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1446,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7679,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4383,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1446,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7680,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7336,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1447,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1447,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7680,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4384,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7680,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1447,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7680,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4384,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1447,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7681,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7337,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1448,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1448,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7681,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4385,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7681,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1448,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7681,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4385,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1448,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7682,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7338,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1449,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1449,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7682,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4386,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7682,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1449,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7682,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4386,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1449,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7683,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7339,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1450,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1450,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7683,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4387,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7683,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1450,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7683,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4387,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1450,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7684,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5194,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1451,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1451,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7684,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4388,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7684,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1451,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7684,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4388,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1451,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7685,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1452,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1452,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7685,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7685,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1452,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7685,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1452,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7686,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5196,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1453,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1453,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7686,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4390,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7686,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1453,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7686,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4390,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1453,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7687,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4152,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5197,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1082,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1082,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7687,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4391,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7687,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4152,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1082,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7687,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4391,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1082,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7688,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5198,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1083,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1083,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7688,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4392,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7688,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1083,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7688,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4392,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1083,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7689,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5199,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1084,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1084,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7689,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4393,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7689,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1084,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7689,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4393,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1084,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7690,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4155,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7340,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1085,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1085,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7690,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4394,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7690,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4155,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1085,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7690,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4394,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1085,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7691,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4156,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5200,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1086,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1086,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7691,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4395,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7691,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4156,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1086,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7691,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4395,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1086,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7692,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5201,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1087,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1087,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7692,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4396,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7692,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1087,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7692,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4396,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1087,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7693,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7341,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1088,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1088,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7693,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4397,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7693,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1088,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7693,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4397,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1088,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7694,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4159,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10889,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7342,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1454,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1454,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7694,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4398,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7694,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4159,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10889,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1454,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7694,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4398,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1454,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7695,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4160,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7343,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1455,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1455,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7695,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4399,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7695,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4160,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1455,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7695,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4399,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1455,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7696,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4161,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7344,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1089,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1089,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7696,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4400,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7696,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4161,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1089,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7696,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4400,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1089,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7697,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4162,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7345,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1090,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1090,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7697,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4401,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7697,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4162,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1090,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7697,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4401,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1090,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7698,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7346,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1091,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1091,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7698,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4402,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7698,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1091,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7698,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4402,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1091,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7699,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7347,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1092,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1092,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7699,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4403,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7699,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1092,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7699,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4403,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1092,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7700,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7348,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1093,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1093,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7700,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4404,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7700,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1093,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7700,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4404,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1093,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7701,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4166,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7349,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1094,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1094,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7701,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4405,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7701,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4166,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1094,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7701,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4405,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1094,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7702,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4167,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1095,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1095,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7702,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4406,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7702,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4167,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1095,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7702,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4406,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1095,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7703,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4168,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7351,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1096,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1096,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7703,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4407,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7703,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4168,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1096,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7703,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4407,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1096,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7704,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4169,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7352,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1456,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1456,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7704,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4408,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7704,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4169,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1456,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7704,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4408,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1456,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7705,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4170,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1457,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1457,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7705,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4409,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7705,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4170,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1457,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7705,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4409,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1457,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7706,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4171,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7354,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1458,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1458,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7706,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4410,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7706,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4171,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1458,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7706,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4410,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1458,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7707,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4172,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5202,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1459,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1459,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7707,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4411,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7707,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4172,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1459,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7707,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4411,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1459,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7708,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4173,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5203,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1460,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1460,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7708,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4412,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7708,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4173,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1460,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7708,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4412,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1460,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7709,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4174,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5204,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1461,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1461,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7709,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4413,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7709,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4174,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1461,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7709,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4413,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1461,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7710,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4175,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5205,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1462,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1462,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7710,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4414,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7710,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4175,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1462,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7710,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4414,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1462,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7711,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4176,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5206,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1463,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1463,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7711,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4415,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7711,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4176,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1463,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7711,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4415,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1463,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7712,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4177,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5207,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1464,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1464,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7712,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4416,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7712,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4177,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1464,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7712,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4416,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1464,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7713,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4178,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7355,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1099,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1099,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7713,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4417,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7713,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4178,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1099,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7713,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4417,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1099,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7714,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4179,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1465,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1465,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7714,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4418,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7714,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4179,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1465,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7714,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4418,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1465,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7715,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4180,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1097,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1097,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7715,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4419,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7715,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4180,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1097,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7715,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4419,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1097,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7716,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4181,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7356,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1098,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1098,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7716,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4420,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7716,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4181,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1098,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7716,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4420,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1098,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7717,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4182,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7357,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1466,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1466,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7717,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4421,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7717,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4182,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1466,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7717,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4421,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1466,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7718,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4183,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7358,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1467,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1467,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7718,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4422,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7718,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4183,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1467,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7718,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4422,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1467,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7719,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7359,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1468,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1468,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7719,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4423,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7719,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1468,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7719,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4423,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1468,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10573,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+4324,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4323,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4185,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+5540,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+4323,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4324,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4185,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+5540,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7720,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4152,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7360,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1469,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1469,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7720,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4424,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+7720,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4152,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1469,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7720,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4424,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1469,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target N_SOURCE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10877,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target MAX_PRIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10865,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target SrcWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target PrioWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+366,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target ip_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5051,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target ie_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+4955+i*1,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target prio_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 2,0);}}
        tracep->declBus(c+9983,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target threshold_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+263,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+367,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10662,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+10485,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target is_tree",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 62,0);
        tracep->declBus(c+5083,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5084,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5085,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5086,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5087,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5088,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5089,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5090,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5091,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5092,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5093,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5094,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5095,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5096,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5097,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5098,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5099,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5100,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5101,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5102,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5103,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5104,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5105,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5106,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5107,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5108,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5109,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5110,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5111,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5112,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5113,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5114,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5115,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(32)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5116,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(33)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5117,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(34)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5118,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(35)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5119,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(36)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5120,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(37)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5121,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(38)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5122,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(39)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5123,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(40)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5124,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(41)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5125,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(42)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5126,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(43)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5127,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(44)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5128,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(45)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5129,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(46)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5130,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(47)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5131,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(48)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5132,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(49)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5133,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(50)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5134,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(51)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5135,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(52)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5136,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(53)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5137,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(54)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5138,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(55)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5139,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(56)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5140,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(57)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5141,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(58)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5142,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(59)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5143,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(60)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5144,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(61)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5145,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(62)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+4987,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4988,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4989,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4990,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4991,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4992,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4993,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4994,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4995,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4996,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4997,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4998,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4999,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5000,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5001,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5002,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5003,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5004,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5005,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5006,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5007,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5008,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5009,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5010,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5011,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5012,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5013,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5014,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5015,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5016,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5017,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5018,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5019,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(32)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5020,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(33)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5021,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(34)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5022,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(35)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5023,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(36)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5024,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(37)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5025,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(38)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5026,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(39)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5027,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(40)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5028,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(41)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5029,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(42)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5030,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(43)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5031,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(44)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5032,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(45)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5033,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(46)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5034,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(47)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5035,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(48)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5036,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(49)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5037,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(50)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5038,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(51)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5039,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(52)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5040,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(53)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5041,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(54)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5042,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(55)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5043,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(56)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5044,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(57)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5045,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(58)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5046,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(59)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5047,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(60)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5048,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(61)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5049,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(62)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+10487,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+263,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10488,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_id_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+367,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_id_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10890,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] Base0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] Base1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10890,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5052,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] Base0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] Base1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5053,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10662,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10865,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5054,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] Base0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10877,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] Base1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10877,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10666,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5055,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10879,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10891,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5056,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10662,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10892,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10751,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5057,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10865,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10663,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10893,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5058,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10877,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] Base0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10894,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] Base1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10877,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10894,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10895,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5059,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10666,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10728,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10896,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5060,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10879,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10897,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10898,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5061,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10891,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10899,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10900,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5062,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10892,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10901,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10902,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5063,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10751,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10903,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10904,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5064,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10663,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10905,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10906,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5065,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10893,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10907,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10660,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5066,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10894,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] Base0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10908,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] Base1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10894,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10908,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5067,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10895,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10664,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10909,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5068,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10728,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10910,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10911,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5069,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10896,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10912,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10913,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5070,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10897,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10914,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10915,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5071,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10898,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10916,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10917,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5072,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10899,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10918,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10919,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5073,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10900,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10920,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10921,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5074,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10901,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10922,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10923,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5075,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10902,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10924,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10925,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5076,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10903,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10926,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10927,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5077,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10904,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10928,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10929,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5078,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10905,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10930,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10931,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5079,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10906,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10932,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10933,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5080,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10907,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10934,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10935,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5081,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10660,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10936,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10937,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5082,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10908,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] Base0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10938,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] Base1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10908,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10938,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10582,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10939,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10940,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10664,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10941,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10942,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10909,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10943,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10944,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10910,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10945,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10946,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10911,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10947,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10948,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10912,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10949,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10950,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10913,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10951,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10952,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10914,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10953,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10954,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10915,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10955,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10956,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10916,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10957,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10958,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10917,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10959,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10960,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10918,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10961,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10962,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10919,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10963,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10964,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10920,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10965,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10966,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10921,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10967,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10968,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10922,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10969,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10970,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10923,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10971,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10972,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10924,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10973,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10974,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10925,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10975,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10976,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10926,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10977,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10978,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10927,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10979,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10980,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10928,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10981,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10982,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10929,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10983,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10984,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10930,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10985,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10986,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10931,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10987,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10988,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10932,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10989,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10990,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10933,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10991,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10992,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10934,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10993,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10994,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10935,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10995,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10996,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10936,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10997,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10998,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10937,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10999,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11000,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11001,"Azadi_top_verilator u_jtagdpi ListenPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator u_jtagdpi clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10214,"Azadi_top_verilator u_jtagdpi rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1892,"Azadi_top_verilator u_jtagdpi jtag_tck",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1894,"Azadi_top_verilator u_jtagdpi jtag_tms",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1893,"Azadi_top_verilator u_jtagdpi jtag_tdi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2066,"Azadi_top_verilator u_jtagdpi jtag_tdo",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1895,"Azadi_top_verilator u_jtagdpi jtag_trst_n",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1896,"Azadi_top_verilator u_jtagdpi jtag_srst_n",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+132,"Azadi_top_verilator u_jtagdpi ctx",-1, FST_VD_IMPLICIT,FST_VT_SV_BIT, false,-1, 63,0);
        tracep->declBit(c+11002,"jtag_pkg JTAG_REQ_DEFAULT tck",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+11003,"jtag_pkg JTAG_REQ_DEFAULT tms",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+11004,"jtag_pkg JTAG_REQ_DEFAULT trst_n",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+11005,"jtag_pkg JTAG_REQ_DEFAULT tdi",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+11006,"jtag_pkg JTAG_RSP_DEFAULT tdo",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+11007,"jtag_pkg JTAG_RSP_DEFAULT tdo_oe",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+11008,"dm DbgVersion013",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+11009,"dm ProgBufSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+11008,"dm DataCount",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declQuad(c+11010,"dm HaltAddress",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declQuad(c+11012,"dm ResumeAddress",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declQuad(c+11014,"dm ExceptionAddress",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declBus(c+10602,"dm DataAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10871,"dm CauseBreakpoint",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+10872,"dm CauseTrigger",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+10873,"dm CauseRequest",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+10874,"dm CauseSingleStep",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+10529,"dm DTM_SUCCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11016,"tl_periph_pkg ADDR_SPACE_UART0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11017,"tl_periph_pkg ADDR_SPACE_UART1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11018,"tl_periph_pkg ADDR_SPACE_SPI0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11019,"tl_periph_pkg ADDR_SPACE_SPI1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11020,"tl_periph_pkg ADDR_SPACE_SPI2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11021,"tl_periph_pkg ADDR_SPACE_PWM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11022,"tl_periph_pkg ADDR_SPACE_GPIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11023,"tl_periph_pkg ADDR_SPACE_I2C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11024,"tl_periph_pkg ADDR_SPACE_I2C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11025,"tl_periph_pkg ADDR_SPACE_CAN0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11026,"tl_periph_pkg ADDR_SPACE_CAN1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11027,"tl_periph_pkg ADDR_SPACE_ADC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11028,"tl_periph_pkg ADDR_SPACE_QSPI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11029,"tl_periph_pkg ADDR_MASK_UART0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11030,"tl_periph_pkg ADDR_MASK_UART1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11029,"tl_periph_pkg ADDR_MASK_SPI0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11029,"tl_periph_pkg ADDR_MASK_SPI1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11029,"tl_periph_pkg ADDR_MASK_SPI2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11029,"tl_periph_pkg ADDR_MASK_PWM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11029,"tl_periph_pkg ADDR_MASK_GPIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11029,"tl_periph_pkg ADDR_MASK_I2C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11029,"tl_periph_pkg ADDR_MASK_I2C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11029,"tl_periph_pkg ADDR_MASK_CAN0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11029,"tl_periph_pkg ADDR_MASK_CAN1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11029,"tl_periph_pkg ADDR_MASK_ADC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11029,"tl_periph_pkg ADDR_MASK_QSPI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10587,"tl_periph_pkg N_HOST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10663,"tl_periph_pkg N_DEVICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10511,"tl_main_pkg ADDR_SPACE_ICCM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11031,"tl_main_pkg ADDR_SPACE_DEBUG_ROM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11032,"tl_main_pkg ADDR_SPACE_DCCM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11033,"tl_main_pkg ADDR_SPACE_FLASH_CTRL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11034,"tl_main_pkg ADDR_SPACE_TIMER0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11035,"tl_main_pkg ADDR_SPACE_TIMER1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11036,"tl_main_pkg ADDR_SPACE_TIMER2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11037,"tl_main_pkg ADDR_SPACE_TIMER3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11038,"tl_main_pkg ADDR_SPACE_TIMER4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11039,"tl_main_pkg ADDR_SPACE_PLIC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11016,"tl_main_pkg ADDR_SPACE_XBAR_PERI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11030,"tl_main_pkg ADDR_MASK_ICCM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11030,"tl_main_pkg ADDR_MASK_DEBUG_ROM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11030,"tl_main_pkg ADDR_MASK_DCCM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11030,"tl_main_pkg ADDR_MASK_FLASH_CTRL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11030,"tl_main_pkg ADDR_MASK_TIMER0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11030,"tl_main_pkg ADDR_MASK_TIMER1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11030,"tl_main_pkg ADDR_MASK_TIMER2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11030,"tl_main_pkg ADDR_MASK_TIMER3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11030,"tl_main_pkg ADDR_MASK_TIMER4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11030,"tl_main_pkg ADDR_MASK_PLIC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11030,"tl_main_pkg ADDR_MASK_XBAR_PERI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10657,"tl_main_pkg N_HOST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10892,"tl_main_pkg N_DEVICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith DCCM M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith DCCM HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith DCCM HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith DCCM HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith DCCM HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith DCCM DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith DCCM DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DCCM clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DCCM rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6611,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6612,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6613,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6614,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6615,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6616,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6617,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6618,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6619,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6620,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6621,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6622,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6623,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6624,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6625,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6626,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6627,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6628,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6629,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6630,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6631,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6632,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6633,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6634,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6635,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6636,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6637,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6638,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6639,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6640,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6641,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6642,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6643,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6644,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6645,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6646,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6970,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6971,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6972,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6973,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6974,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6975,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6976,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6977,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6978,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5393,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5394,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5395,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5396,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5397,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5398,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5399,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5400,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5401,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator main_swith DCCM IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith DCCM STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+6647,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6648,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6649,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6650,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6651,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6652,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6653,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6654,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6655,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6656,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6657,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6658,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6659,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6660,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6661,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6662,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6663,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6664,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6665,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6666,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6667,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6668,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6669,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6670,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6671,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6672,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6673,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6674,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6675,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6676,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6677,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6678,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6679,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6680,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6681,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6682,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6683,"Azadi_top_verilator top_verilator main_swith DCCM hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6684,"Azadi_top_verilator top_verilator main_swith DCCM hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7067,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7068,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7069,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7070,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7071,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7072,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7073,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7074,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7075,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5402,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5403,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5404,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5405,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5406,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5407,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5408,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5409,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5410,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6685,"Azadi_top_verilator top_verilator main_swith DCCM arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5411,"Azadi_top_verilator top_verilator main_swith DCCM arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7076,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7077,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7078,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7079,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7080,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7081,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7082,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7083,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7084,"Azadi_top_verilator top_verilator main_swith DCCM arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10489,"Azadi_top_verilator top_verilator main_swith DCCM hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7085,"Azadi_top_verilator top_verilator main_swith DCCM dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5412,"Azadi_top_verilator top_verilator main_swith DCCM hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+7086,"Azadi_top_verilator top_verilator main_swith DCCM dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6686,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6687,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6688,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6689,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6690,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6691,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6692,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6693,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6694,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6695,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6696,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+6697,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6698,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6699,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6700,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6701,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6702,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6703,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6704,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6705,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10590,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6706,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6707,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7067,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7068,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7069,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7070,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7071,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7072,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7073,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7074,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7075,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5402,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5403,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5404,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5405,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5406,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5407,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5408,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5409,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5410,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6970,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6971,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6972,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6973,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6974,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6975,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6976,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6977,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6978,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5393,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5394,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5395,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5396,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5397,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5398,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5399,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5400,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5401,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7087,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5413,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7088,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+7087,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5413,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7088,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5414,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7091,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+5415,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+5414,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7091,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+5415,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6683,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+7092+i*3,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+6684,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6708,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+6685,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7098,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+5411,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6711,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5253,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6712,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6713,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6714,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6715,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6716,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6717,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6718,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6719,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6720,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6721,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6722,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6723,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6724,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6725,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6726,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6727,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6728,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6729,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6730,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6731,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6732,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6733,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6734,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6735,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6736,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6737,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6738,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6739,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6740,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6741,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6742,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6743,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6744,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6745,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6746,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6747,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6748,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6749,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7123,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7124,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7125,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7126,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7127,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7128,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7129,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7130,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7131,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5417,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5418,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5419,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5420,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5421,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5422,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5423,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5424,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5425,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+6750,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6751,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6752,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6753,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6754,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6755,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6756,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6757,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6758,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6759,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6760,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6761,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6762,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6763,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6764,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6765,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6766,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6767,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6768,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6769,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6770,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6771,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6772,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6773,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6774,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6775,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6776,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6777,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6778,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6779,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6780,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6781,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6782,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6783,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6784,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6785,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6786,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6787,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7218,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7219,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7220,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7221,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7222,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7223,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7226,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5426,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5427,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5428,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5429,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5430,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5431,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5432,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5433,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5434,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6788,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5435,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7227,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7228,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7229,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7230,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7231,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7232,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7233,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7234,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7235,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10490,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7236,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5436,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+7237,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6789,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6790,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6791,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6792,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6793,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6794,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6795,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6796,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6797,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6798,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6799,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+6800,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6801,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6802,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6803,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6804,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6805,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6806,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6807,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6808,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10590,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6809,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6810,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7218,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7219,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7220,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7221,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7222,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7223,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7226,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5426,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5427,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5428,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5429,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5430,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5431,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5432,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5433,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5434,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7123,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7124,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7125,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7126,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7127,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7128,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7129,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7130,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7131,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5417,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5418,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5419,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5420,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5421,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5422,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+5423,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5424,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5425,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7238,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5437,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7239,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+7238,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5437,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7239,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5438,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7242,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+5439,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+5438,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7242,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+5439,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6786,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+7243+i*3,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+6787,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6811,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+6788,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7249,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+5435,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6812,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6813,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6814,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5254,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6815,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6816,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_0 M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith TIMER_0 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith TIMER_0 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith TIMER_0 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith TIMER_0 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith TIMER_0 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith TIMER_0 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3196,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3197,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3198,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3199,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3200,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3201,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3202,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3203,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3204,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3205,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3206,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3207,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3208,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3209,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3210,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3211,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3212,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3213,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3214,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3215,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3216,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3217,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3218,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3219,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3220,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3221,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3222,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3223,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3224,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3225,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3226,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3227,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3228,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3229,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3230,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3231,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3106,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3107,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3108,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3109,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3110,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3111,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3112,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3113,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3114,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10678,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10679,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10680,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10681,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10682,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10683,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10684,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10685,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10686,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator main_swith TIMER_0 IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_0 STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+3232,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3233,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3234,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3235,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3236,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3237,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3238,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3239,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3240,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3241,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3242,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3243,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3244,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3245,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3246,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3247,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3248,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3249,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3250,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3251,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3252,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3253,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3254,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3255,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3256,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3257,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3258,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3259,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3260,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3261,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3262,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3263,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3264,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3265,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3266,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3267,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3268,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3269,"Azadi_top_verilator top_verilator main_swith TIMER_0 hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+3270,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3271,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3272,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3273,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3274,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3275,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3276,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3277,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3278,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+134,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+135,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+136,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+137,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+138,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+139,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+140,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+141,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+142,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3279,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+143,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3280,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3281,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3282,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3283,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3284,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3285,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3286,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3287,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3288,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+144,"Azadi_top_verilator top_verilator main_swith TIMER_0 hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3289,"Azadi_top_verilator top_verilator main_swith TIMER_0 dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+145,"Azadi_top_verilator top_verilator main_swith TIMER_0 hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+3290,"Azadi_top_verilator top_verilator main_swith TIMER_0 dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3291,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3292,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3293,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3294,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3295,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3296,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3297,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3298,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3299,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3300,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3301,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+3302,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3303,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3304,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3305,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3306,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3307,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3308,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3309,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3310,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10590,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3311,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3312,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3270,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3271,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3272,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3273,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3274,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3275,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3276,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3277,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3278,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+134,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+135,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+136,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+137,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+138,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+139,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+140,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+141,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+142,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3106,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3107,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3108,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3109,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3110,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3111,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3112,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3113,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3114,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10678,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10679,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10680,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10681,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10682,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10683,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10684,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10685,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10686,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3313,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11043,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3314,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+3313,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11043,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3314,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11044,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3317,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11045,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+11044,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3317,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11045,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3268,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+3318+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+3269,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3324,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+3279,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3325,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+143,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3328,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3329,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3330,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10491,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3331,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3332,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_1 M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith TIMER_1 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith TIMER_1 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith TIMER_1 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith TIMER_1 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith TIMER_1 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith TIMER_1 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3704,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3705,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3706,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3707,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3708,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3709,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3710,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3711,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3712,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3713,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3714,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3715,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3716,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3717,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3718,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3719,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3720,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3721,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3722,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3723,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3724,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3725,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3726,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3727,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3728,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3729,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3730,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3731,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3732,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3733,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3734,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3735,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3736,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3737,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3738,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3739,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3614,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3615,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3616,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3617,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3618,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3619,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3620,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3621,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10687,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10688,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10689,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10690,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10691,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10692,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10693,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10694,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10695,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator main_swith TIMER_1 IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_1 STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+3740,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3741,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3742,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3743,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3744,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3745,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3746,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3747,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3748,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3749,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3750,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3751,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3752,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3753,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3754,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3755,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3756,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3757,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3758,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3759,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3760,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3761,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3762,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3763,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3764,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3765,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3766,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3767,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3768,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3769,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3770,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3771,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3772,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3773,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3774,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3775,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3776,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3777,"Azadi_top_verilator top_verilator main_swith TIMER_1 hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+3778,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3779,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3780,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3781,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3782,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3783,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3784,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3785,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3786,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+146,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+147,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+148,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+149,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+150,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+151,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+152,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+153,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+154,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3787,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+155,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3788,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3789,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3790,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3791,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3792,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3793,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3794,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3795,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3796,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+156,"Azadi_top_verilator top_verilator main_swith TIMER_1 hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3797,"Azadi_top_verilator top_verilator main_swith TIMER_1 dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+157,"Azadi_top_verilator top_verilator main_swith TIMER_1 hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+3798,"Azadi_top_verilator top_verilator main_swith TIMER_1 dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3799,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3800,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3801,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3802,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3803,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3804,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3805,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3806,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3807,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3808,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3809,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+3810,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3811,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3812,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3813,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3814,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3815,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3816,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3817,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3818,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10590,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3819,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3820,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3778,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3779,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3780,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3781,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3782,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3783,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3784,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3785,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3786,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+146,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+147,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+148,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+149,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+150,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+151,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+152,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+153,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+154,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3614,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3615,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3616,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3617,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3618,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3619,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3620,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3621,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10687,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10688,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10689,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10690,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10691,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10692,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10693,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10694,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10695,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3821,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11047,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3822,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+3821,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11047,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3822,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11048,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3825,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11049,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+11048,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3825,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11049,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3776,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+3826+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+3777,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3832,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+3787,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3833,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+155,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3836,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3837,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3838,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2195,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3839,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3840,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_2 M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith TIMER_2 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith TIMER_2 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith TIMER_2 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith TIMER_2 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith TIMER_2 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith TIMER_2 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3841,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3842,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3843,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3844,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3845,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3846,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3847,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3848,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3849,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3850,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3851,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3852,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3853,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3854,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3855,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3856,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3857,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3858,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3859,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3860,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3861,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3862,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3863,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3864,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3865,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3866,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3867,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3868,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3869,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3870,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3871,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3872,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3873,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3874,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3875,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3876,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3623,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3624,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3625,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3626,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3627,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3628,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3629,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3630,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3631,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10696,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10697,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10698,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10699,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10701,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10702,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10703,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10704,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator main_swith TIMER_2 IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_2 STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+3877,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3878,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3879,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3880,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3881,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3882,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3883,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3884,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3885,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3886,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3887,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3888,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3889,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3890,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3891,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3892,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3893,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3894,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3895,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3896,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3897,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3898,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3899,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3900,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3901,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3902,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3903,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3904,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3905,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3906,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3907,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3908,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3909,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3910,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3911,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3912,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3913,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3914,"Azadi_top_verilator top_verilator main_swith TIMER_2 hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+3915,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3916,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3917,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3918,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3919,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3920,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3921,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3922,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3923,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+158,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+159,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+160,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+161,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+162,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+163,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+164,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+165,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+166,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3924,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+167,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3925,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3926,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3927,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3928,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3929,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3930,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3931,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3932,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3933,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+168,"Azadi_top_verilator top_verilator main_swith TIMER_2 hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3934,"Azadi_top_verilator top_verilator main_swith TIMER_2 dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+169,"Azadi_top_verilator top_verilator main_swith TIMER_2 hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+3935,"Azadi_top_verilator top_verilator main_swith TIMER_2 dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3936,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3937,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3938,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3939,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3940,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3941,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3942,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3943,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3944,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3945,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3946,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+3947,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3948,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3949,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3950,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3951,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3952,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3953,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3954,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3955,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10590,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3956,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3957,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3915,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3916,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3917,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3918,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3919,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3920,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3921,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3922,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3923,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+158,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+159,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+160,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+161,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+162,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+163,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+164,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+165,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+166,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3623,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3624,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3625,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3626,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3627,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3628,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3629,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3630,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3631,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10696,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10697,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10698,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10699,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10701,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10702,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10703,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10704,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3958,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11051,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3959,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+3958,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11051,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3959,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11052,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3962,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11053,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+11052,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3962,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11053,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3913,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+3963+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+3914,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3969,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+3924,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3970,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+167,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3973,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3974,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3975,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2196,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3976,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3977,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_3 M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith TIMER_3 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith TIMER_3 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith TIMER_3 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith TIMER_3 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith TIMER_3 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith TIMER_3 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_3 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_3 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10059,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10060,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10061,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10062,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10063,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10064,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10065,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10066,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10067,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10068,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10069,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10070,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10071,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10072,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10073,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10074,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10075,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10076,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1119,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1120,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1121,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1122,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1123,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1124,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1125,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1126,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1127,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1128,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1129,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1130,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1131,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1132,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1133,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1134,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1135,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1136,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10026,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10027,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10028,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10029,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10030,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10031,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10032,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10033,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10034,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10705,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10706,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10707,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10708,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10709,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10710,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10711,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10712,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10713,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator main_swith TIMER_3 IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_3 STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10077,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10078,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10079,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10080,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10081,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10082,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10083,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10084,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10085,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10086,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10087,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10088,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10089,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10090,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10091,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10092,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10093,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10094,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1137,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1138,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1139,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1140,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1141,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1142,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1143,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1144,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1145,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1146,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1147,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1148,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1149,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1150,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1151,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1152,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1153,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1154,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10095,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1155,"Azadi_top_verilator top_verilator main_swith TIMER_3 hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+10096,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10097,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10098,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10099,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10100,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10101,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10102,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10103,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10104,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+170,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+171,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+172,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+173,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+174,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+175,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+176,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+177,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+178,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10105,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+179,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10106,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10107,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10108,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10109,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10110,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10111,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10112,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10113,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10114,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+180,"Azadi_top_verilator top_verilator main_swith TIMER_3 hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10115,"Azadi_top_verilator top_verilator main_swith TIMER_3 dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+181,"Azadi_top_verilator top_verilator main_swith TIMER_3 hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+10116,"Azadi_top_verilator top_verilator main_swith TIMER_3 dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10117,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10118,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10119,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10120,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10121,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10122,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10123,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10124,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10125,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10126,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10127,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+10128,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10129,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10130,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10131,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10132,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10133,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10134,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10135,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10136,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10590,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10137,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10138,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10096,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10097,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10098,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10099,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10100,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10101,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10102,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10103,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10104,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+170,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+171,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+172,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+173,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+174,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+175,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+176,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+177,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+178,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10026,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10027,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10028,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10029,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10030,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10031,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10032,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10033,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10034,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10705,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10706,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10707,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10708,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10709,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10710,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10711,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10712,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10713,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10139,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11055,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10140,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+10139,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11055,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10140,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11056,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10143,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11057,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+11056,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10143,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11057,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10095,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+10144+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+1155,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9984,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10105,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10150,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+179,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10153,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1156,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1100,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1157,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1158,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_4 M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith TIMER_4 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith TIMER_4 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith TIMER_4 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith TIMER_4 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith TIMER_4 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith TIMER_4 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_4 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_4 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3333,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3334,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3335,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3336,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3337,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3338,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3339,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3340,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3341,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3342,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3343,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3344,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3345,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3346,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3347,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3348,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3349,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3350,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3351,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3352,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3353,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3354,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3355,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3356,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3357,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3358,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3359,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3360,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3361,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3362,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3363,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3364,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3365,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3366,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3367,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3368,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3115,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3116,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3117,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3118,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3119,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3120,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3121,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3122,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3123,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10714,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10715,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10716,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10717,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10718,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10719,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10720,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10721,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10722,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator main_swith TIMER_4 IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_4 STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+3369,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3370,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3371,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3372,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3373,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3374,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3375,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3376,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3377,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3378,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3379,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3380,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3381,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3382,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3383,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3384,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3385,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3386,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3387,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3388,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3389,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3390,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3391,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3392,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3393,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3394,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3395,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3396,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3397,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3398,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3399,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3400,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3401,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3402,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3403,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3404,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3405,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3406,"Azadi_top_verilator top_verilator main_swith TIMER_4 hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+3407,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3408,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3409,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3410,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3411,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3412,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3413,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3414,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3415,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+182,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+183,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+184,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+185,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+186,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+187,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+188,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+189,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+190,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3416,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+191,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3417,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3418,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3419,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3420,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3421,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3422,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3423,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3424,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3425,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+192,"Azadi_top_verilator top_verilator main_swith TIMER_4 hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3426,"Azadi_top_verilator top_verilator main_swith TIMER_4 dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+193,"Azadi_top_verilator top_verilator main_swith TIMER_4 hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+3427,"Azadi_top_verilator top_verilator main_swith TIMER_4 dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3428,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3429,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3430,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3431,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3432,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3433,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3434,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3435,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3436,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3437,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3438,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+3439,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3440,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3441,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3442,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3443,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3444,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    }
}

void VAzadi_top_verilator::traceInitSub3(void* userp, VerilatedFst* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+3445,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3446,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3447,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10590,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3448,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3449,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3407,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3408,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3409,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3410,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3411,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3412,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3413,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3414,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3415,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+182,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+183,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+184,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+185,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+186,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+187,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+188,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+189,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+190,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3115,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3116,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3117,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3118,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3119,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3120,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3121,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3122,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3123,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10714,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10715,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10716,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10717,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10718,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10719,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10720,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10721,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10722,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3450,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11059,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3451,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+3450,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11059,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3451,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11060,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3454,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11061,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+11060,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3454,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11061,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3405,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+3455+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+3406,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3461,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+3416,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3462,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+191,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3465,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3466,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3467,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2197,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3468,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3469,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith PLIC M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith PLIC HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith PLIC HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith PLIC HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith PLIC HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith PLIC DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith PLIC DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith PLIC clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith PLIC rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4193,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4194,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4195,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4196,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4197,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4198,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4201,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4202,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4204,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4205,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4206,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4207,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4208,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4210,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6322,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6323,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6324,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6325,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6326,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6327,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6328,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6329,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6330,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6331,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6332,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6333,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6334,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6335,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6336,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6337,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6338,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6339,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4122,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4123,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4124,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4125,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4126,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4127,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4128,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4129,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4130,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1392,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1393,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1394,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1395,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1396,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1397,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1398,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1399,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1400,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator main_swith PLIC IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith PLIC STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+4211,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4212,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4213,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4214,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4215,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4216,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4217,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4218,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4219,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4220,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4221,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4222,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4223,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4224,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4225,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4226,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4227,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4228,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6340,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6341,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6342,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6343,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6344,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6345,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6346,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6347,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6348,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6349,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6350,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6351,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6352,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6353,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6354,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6355,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6356,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6357,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4229,"Azadi_top_verilator top_verilator main_swith PLIC hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6358,"Azadi_top_verilator top_verilator main_swith PLIC hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+4230,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4231,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4232,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4233,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4234,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4235,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4236,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4237,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4238,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1476,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1477,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1478,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1479,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1480,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1481,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1482,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1483,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1484,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4239,"Azadi_top_verilator top_verilator main_swith PLIC arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1485,"Azadi_top_verilator top_verilator main_swith PLIC arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4240,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4241,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4242,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4243,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4244,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4245,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4246,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4247,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4248,"Azadi_top_verilator top_verilator main_swith PLIC arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1486,"Azadi_top_verilator top_verilator main_swith PLIC hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4249,"Azadi_top_verilator top_verilator main_swith PLIC dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1487,"Azadi_top_verilator top_verilator main_swith PLIC hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+4250,"Azadi_top_verilator top_verilator main_swith PLIC dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4251,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4252,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4253,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4254,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4255,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4256,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4257,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4258,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4259,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4260,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4261,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+4262,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4263,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4264,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4265,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4268,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4269,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4270,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10590,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4271,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4272,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4230,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4231,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4232,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4233,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4234,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4235,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4236,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4237,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4238,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1476,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1477,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1478,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1479,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1480,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1481,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1482,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1483,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1484,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4122,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4123,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4124,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4125,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4126,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4127,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4128,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4129,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4130,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1392,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1393,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1394,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1395,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1396,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1397,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1398,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1399,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1400,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4273,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1488,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4274,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4273,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1488,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4274,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1489,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4277,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1490,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+1489,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4277,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1490,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4229,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+4278+i*3,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+6358,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6359,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4239,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4284,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+1485,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4287,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4288,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4289,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1492,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4290,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4291,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith XBAR_PERI M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+10725,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith XBAR_PERI clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith XBAR_PERI rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4605,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4606,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4607,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4608,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4609,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4610,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4611,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4612,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4613,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4614,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4615,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4616,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4617,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4618,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4619,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4620,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4621,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4622,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8337,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8338,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8339,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8340,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8341,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8342,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8343,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8344,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8345,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8346,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8347,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8348,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8349,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8350,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8351,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8352,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8353,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8354,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4425,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4426,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4427,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4428,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4429,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4430,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4431,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4432,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4433,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8189,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8190,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8191,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8192,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8196,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8197,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator main_swith XBAR_PERI IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith XBAR_PERI STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+4623,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4624,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4625,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4626,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4627,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4628,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4629,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4630,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4631,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4632,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4633,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4634,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4635,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4636,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4637,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4638,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4639,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4640,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8355,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8356,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8357,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8358,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8359,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8360,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8361,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8362,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8363,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8364,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8365,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8366,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8367,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8368,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8369,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8370,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8371,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8372,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4641,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8373,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4645,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4649,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4650,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8374,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8376,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8377,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8378,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8379,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8380,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8381,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8382,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8383,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4652,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4653,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4654,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4656,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4657,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4658,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4659,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4660,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8384,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10155,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8385,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+10156,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4661,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4662,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4663,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4664,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4665,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4666,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4667,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4668,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4669,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4670,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4671,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+4672,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4673,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4674,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4675,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4677,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4679,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4680,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10590,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4682,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4642,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4645,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4646,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4648,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4649,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4650,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8374,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8376,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8377,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8378,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8379,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8380,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8381,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8382,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4425,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4426,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4427,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4428,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4429,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4430,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4431,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4432,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4433,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8189,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8190,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8191,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8192,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8196,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8197,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4683,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8386,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4683,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8386,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4684,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8387,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4687,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8388,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8387,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4687,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8388,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4641,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+4688+i*3,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+8373,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4694,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4651,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4695,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+8383,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4698,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4699,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4700,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10492,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4701,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4702,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+10531,"gpio_reg_pkg GPIO_INTR_STATE_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+11063,"gpio_reg_pkg GPIO_INTR_ENABLE_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+11064,"gpio_reg_pkg GPIO_INTR_TEST_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+11065,"gpio_reg_pkg GPIO_DATA_IN_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+11066,"gpio_reg_pkg GPIO_DIRECT_OUT_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+11067,"gpio_reg_pkg GPIO_MASKED_OUT_LOWER_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+11068,"gpio_reg_pkg GPIO_MASKED_OUT_UPPER_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+11069,"gpio_reg_pkg GPIO_DIRECT_OE_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+11070,"gpio_reg_pkg GPIO_MASKED_OE_LOWER_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+11071,"gpio_reg_pkg GPIO_MASKED_OE_UPPER_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+11072,"gpio_reg_pkg GPIO_INTR_CTRL_EN_RISING_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+11073,"gpio_reg_pkg GPIO_INTR_CTRL_EN_FALLING_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+11074,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLHIGH_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+11075,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLLOW_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+11076,"gpio_reg_pkg GPIO_CTRL_EN_INPUT_FILTER_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        {int i; for (i=0; i<15; i++) {
                tracep->declBus(c+194+i*1,"gpio_reg_pkg GPIO_PERMIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, true,(i+0), 3,0);}}
        tracep->declBus(c+10589,"rv_plic_reg_pkg NumSrc",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10587,"rv_plic_reg_pkg NumTarget",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10879,"rv_plic_reg_pkg BlockAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11077,"rv_plic_reg_pkg RV_PLIC_IP_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11078,"rv_plic_reg_pkg RV_PLIC_LE_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11079,"rv_plic_reg_pkg RV_PLIC_PRIO0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11080,"rv_plic_reg_pkg RV_PLIC_PRIO1_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11081,"rv_plic_reg_pkg RV_PLIC_PRIO2_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11082,"rv_plic_reg_pkg RV_PLIC_PRIO3_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11083,"rv_plic_reg_pkg RV_PLIC_PRIO4_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11084,"rv_plic_reg_pkg RV_PLIC_PRIO5_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11085,"rv_plic_reg_pkg RV_PLIC_PRIO6_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11086,"rv_plic_reg_pkg RV_PLIC_PRIO7_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11087,"rv_plic_reg_pkg RV_PLIC_PRIO8_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11088,"rv_plic_reg_pkg RV_PLIC_PRIO9_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11089,"rv_plic_reg_pkg RV_PLIC_PRIO10_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11090,"rv_plic_reg_pkg RV_PLIC_PRIO11_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11091,"rv_plic_reg_pkg RV_PLIC_PRIO12_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11092,"rv_plic_reg_pkg RV_PLIC_PRIO13_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11093,"rv_plic_reg_pkg RV_PLIC_PRIO14_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11094,"rv_plic_reg_pkg RV_PLIC_PRIO15_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11095,"rv_plic_reg_pkg RV_PLIC_PRIO16_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11096,"rv_plic_reg_pkg RV_PLIC_PRIO17_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11097,"rv_plic_reg_pkg RV_PLIC_PRIO18_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11098,"rv_plic_reg_pkg RV_PLIC_PRIO19_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11099,"rv_plic_reg_pkg RV_PLIC_PRIO20_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11100,"rv_plic_reg_pkg RV_PLIC_PRIO21_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11101,"rv_plic_reg_pkg RV_PLIC_PRIO22_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11102,"rv_plic_reg_pkg RV_PLIC_PRIO23_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11103,"rv_plic_reg_pkg RV_PLIC_PRIO24_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11104,"rv_plic_reg_pkg RV_PLIC_PRIO25_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11105,"rv_plic_reg_pkg RV_PLIC_PRIO26_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11106,"rv_plic_reg_pkg RV_PLIC_PRIO27_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11107,"rv_plic_reg_pkg RV_PLIC_PRIO28_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11108,"rv_plic_reg_pkg RV_PLIC_PRIO29_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11109,"rv_plic_reg_pkg RV_PLIC_PRIO30_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11110,"rv_plic_reg_pkg RV_PLIC_PRIO31_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11111,"rv_plic_reg_pkg RV_PLIC_IE0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11112,"rv_plic_reg_pkg RV_PLIC_THRESHOLD0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11113,"rv_plic_reg_pkg RV_PLIC_CC0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+11114,"rv_plic_reg_pkg RV_PLIC_MSIP0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        {int i; for (i=0; i<38; i++) {
                tracep->declBus(c+209+i*1,"rv_plic_reg_pkg RV_PLIC_PERMIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, true,(i+0), 3,0);}}
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6686,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6687,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6688,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6689,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6690,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6691,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6692,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6693,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6694,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6817,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6818,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6819,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6820,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6821,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6822,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6823,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6824,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6825,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6826,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6827,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6828,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6829,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6830,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6831,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6832,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6833,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6834,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6835,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6836,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6837,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6838,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6839,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6840,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6841,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6842,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6843,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6844,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6845,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6846,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6844,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6845,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6846,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6849,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6850,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6851,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+6849,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6850,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6851,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6697,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6698,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6699,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6700,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6701,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6702,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6703,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6704,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6705,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6853,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6854,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6855,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6856,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6857,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6858,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6860,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6861,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6862,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6863,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6864,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6865,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6866,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6867,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6869,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6870,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6871,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6872,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6873,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6874,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6875,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6876,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6878,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6879,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6880,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6881,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6882,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6880,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6881,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6882,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6885,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6886,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6887,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+6885,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6886,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6887,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6789,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6790,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6791,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6792,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6793,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6794,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6795,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6796,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6797,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6889,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6890,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6891,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6892,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6893,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6894,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6895,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6896,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6897,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6898,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6899,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6900,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6901,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6902,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6903,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6904,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6905,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6906,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6907,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6908,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6909,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6910,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6911,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6912,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6913,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6914,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6915,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6916,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6917,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6918,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6916,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6917,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6918,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6921,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6922,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6923,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+6921,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6922,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6923,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6800,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6801,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6802,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6803,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6804,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6805,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6806,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6807,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6808,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6925,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6926,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6927,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6928,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6929,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6930,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6931,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6932,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6933,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6934,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6935,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6936,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6937,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6938,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6939,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6940,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6941,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6942,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6943,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6944,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6945,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6946,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6947,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6948,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6949,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6950,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6951,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6952,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6953,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6954,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6952,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6953,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6954,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6957,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6958,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6959,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+6957,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6958,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6959,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3291,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3292,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3293,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3294,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3295,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3296,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3297,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3298,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3299,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3470,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3471,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3472,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3473,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3474,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3475,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3476,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3477,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3478,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3479,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3480,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3481,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3482,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3483,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3484,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3485,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3486,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3487,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3488,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3489,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3490,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3491,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3492,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3493,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3494,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3495,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3496,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3497,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3498,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3499,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+3497,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3498,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3499,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3502,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3503,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3504,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+3502,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3503,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3504,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3302,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3303,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3304,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3305,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3306,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3307,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3308,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3309,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3310,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3506,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3507,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3508,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3510,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3511,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3512,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3513,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3514,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3515,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3516,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3517,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3518,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3519,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3520,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3521,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3522,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3523,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3524,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3525,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3526,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3527,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3528,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3529,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3530,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3531,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3532,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3533,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3534,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3535,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+3533,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3534,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3535,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3538,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3539,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3540,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+3538,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3539,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3540,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3799,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3800,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3801,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3802,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3803,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3804,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3805,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3806,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3807,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3978,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3979,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3980,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3981,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3982,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3983,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3984,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3985,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3986,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3987,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3988,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3989,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3990,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3991,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3992,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3993,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3994,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3995,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3996,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3998,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3999,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4000,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4001,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4002,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4003,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4004,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4005,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4006,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4007,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4005,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4006,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4007,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4010,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4011,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+4012,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+4010,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4011,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+4012,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3810,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3811,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3812,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3813,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3814,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3815,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3816,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3817,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3818,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4014,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4015,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4016,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4017,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4018,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4019,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4020,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4021,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4022,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4023,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4024,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4025,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4026,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4027,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4028,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4029,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4030,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4031,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4032,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4033,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4034,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4035,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4036,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4037,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4038,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4039,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4040,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4041,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4042,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4043,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4041,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4042,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4043,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4046,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4047,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+4048,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+4046,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4047,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+4048,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3936,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3937,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3938,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3939,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3940,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3941,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3942,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3943,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3944,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4050,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4051,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4052,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4053,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4054,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4055,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4056,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4057,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4058,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4059,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4060,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4061,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4062,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4063,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4064,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4065,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4066,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4067,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4068,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4069,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4070,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4071,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4072,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4073,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4074,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4075,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4076,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4077,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4078,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4079,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4077,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4078,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4079,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4082,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4083,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+4084,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+4082,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4083,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+4084,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3947,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3948,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3949,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3950,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3951,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3952,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3953,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3954,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3955,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4086,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4087,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4088,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4089,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4090,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4091,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4092,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4093,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4094,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4095,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4096,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4097,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4098,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4099,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4100,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4101,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4102,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4103,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4104,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4105,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4106,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4107,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4108,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4109,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4110,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4111,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4112,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4113,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4114,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4115,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4113,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4114,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4115,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4118,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4119,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+4120,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+4118,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4119,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+4120,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10117,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10118,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10119,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10120,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10121,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10122,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10123,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10124,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10125,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1159,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1160,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1161,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1162,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1163,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1164,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1165,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1166,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1167,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10157,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10158,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10159,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10160,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10161,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10162,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10163,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10164,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10165,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1168,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1169,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1170,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1171,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1172,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1173,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1174,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1175,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1176,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10166,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1177,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10167,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+10166,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1177,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10167,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1178,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10170,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1179,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+1178,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10170,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1179,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10128,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10129,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10130,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10131,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10132,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10133,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10134,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10135,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10136,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1181,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1182,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1183,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1184,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1185,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1186,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1187,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1188,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1189,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10171,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10172,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10173,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10174,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10175,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10176,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10177,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10178,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10179,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1190,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1191,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1192,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1193,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1194,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1195,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1196,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1197,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1198,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10180,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1199,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10181,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+10180,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1199,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10181,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1200,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10184,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1201,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+1200,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10184,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1201,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3428,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3429,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3430,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3431,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3432,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3433,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3434,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3435,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3436,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3542,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3543,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3544,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3545,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3546,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3547,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3548,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3549,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3550,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3551,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3552,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3553,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3554,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3555,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3556,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3557,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3558,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3559,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3560,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3561,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3562,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3563,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3564,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3565,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3566,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3567,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3568,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3569,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3570,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3571,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+3569,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3570,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3571,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3574,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3575,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3576,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+3574,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3575,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3576,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3439,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3440,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3441,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3442,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3443,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3444,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3445,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3446,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3447,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3578,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3579,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3580,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3581,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3582,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3583,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3584,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3585,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3586,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3587,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3588,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3589,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3590,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3591,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3592,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3593,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3594,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3595,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3596,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3597,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3598,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3599,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3600,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3601,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3602,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3603,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3604,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3605,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3606,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3607,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+3605,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3606,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3607,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3610,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3611,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3612,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+3610,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3611,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3612,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4251,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4252,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4253,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4254,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4255,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4256,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4257,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4258,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4259,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6360,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6361,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6362,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6363,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6364,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6365,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6366,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6367,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6368,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4292,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4296,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4297,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4299,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4300,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6369,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6370,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6371,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6372,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6373,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6374,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6375,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6376,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6377,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4301,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6378,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4302,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4301,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6378,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4302,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6379,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4305,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6380,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+6379,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4305,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6380,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4262,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4263,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4264,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4265,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4268,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4269,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4270,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6382,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6383,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6384,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6385,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6386,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6387,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6388,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6389,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6390,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4306,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4307,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4308,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4309,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4310,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4311,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4312,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4313,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4314,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6391,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6392,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6393,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6394,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6395,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6396,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6397,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6398,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6399,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4315,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6400,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4316,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4315,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6400,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4316,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6401,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4319,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6402,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+6401,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4319,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6402,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4661,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4662,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4663,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4664,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4665,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4666,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4667,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4668,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4669,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8390,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8391,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8392,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8393,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8394,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8395,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8396,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8397,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8398,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4703,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4704,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4705,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4706,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4707,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4708,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4709,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4710,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4711,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8399,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8400,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8401,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8402,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8403,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8404,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8405,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8406,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8407,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4712,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8408,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4713,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4712,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8408,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4713,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8409,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4716,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8410,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8409,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4716,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8410,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4672,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4673,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4674,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4675,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4676,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4677,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4679,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4680,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8412,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8413,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8414,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8415,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8416,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8417,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8418,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8419,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8420,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4717,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4718,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4719,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4720,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4721,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4722,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4723,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4724,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4725,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8421,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8422,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8423,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8424,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8425,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8426,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8427,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8428,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8429,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4726,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8430,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4727,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4726,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8430,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4727,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8431,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4730,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8432,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8431,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4730,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8432,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5770,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5771,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5772,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5773,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5774,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5775,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5776,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5777,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5778,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7934,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7935,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7936,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7937,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7938,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7939,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7940,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7941,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7942,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5779,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5780,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5781,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5782,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5783,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5784,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5785,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5786,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5787,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7943,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7944,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7945,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7946,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7947,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7948,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7949,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7950,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7951,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5788,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7952,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5789,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+5788,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7952,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5789,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7953,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5792,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+7954,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+7953,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5792,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+7954,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5793,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5794,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5795,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5796,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5797,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5798,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5799,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5800,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5801,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7956,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7957,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7958,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7959,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7960,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7961,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7962,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7963,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7964,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5802,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5803,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5804,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5805,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5806,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5807,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5808,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5809,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5810,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7965,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7966,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7967,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7968,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7969,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7970,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7971,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7972,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7973,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5811,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7974,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5812,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+5811,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7974,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5812,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7975,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5815,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+7976,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+7975,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5815,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+7976,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5816,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5817,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5818,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5819,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5820,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5821,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5822,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5823,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5824,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7978,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7979,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7980,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7981,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7982,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7983,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7984,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7985,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7986,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5825,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5826,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5827,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5828,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5829,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5830,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5831,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5832,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5833,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7987,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7988,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7989,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7990,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7991,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7992,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7993,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7994,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7995,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5834,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7996,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5835,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+5834,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7996,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5835,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7997,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5838,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+7998,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+7997,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5838,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+7998,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2853,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2854,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2856,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2857,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2858,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2860,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2861,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9800,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9801,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9802,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9803,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9804,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9805,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9806,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9807,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9808,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2862,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2863,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2864,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2865,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2866,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2869,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2870,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8434,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8435,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8436,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8437,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8438,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8439,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8440,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8441,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8442,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2871,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8443,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2871,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8443,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8444,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2875,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8445,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8444,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2875,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8445,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2876,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2879,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2880,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2881,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2882,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2883,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2884,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9809,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9810,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9811,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9812,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9813,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9814,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9815,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9816,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9817,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2885,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2886,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2887,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2889,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2890,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2891,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2892,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2893,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8447,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8448,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8449,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8450,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8451,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8452,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8453,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8454,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8455,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2894,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8456,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2895,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2894,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8456,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2895,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2898,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8458,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2898,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8458,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2899,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2900,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2901,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2902,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2903,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2904,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2905,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2906,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2907,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9818,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9819,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9820,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9821,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9822,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9823,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9824,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9825,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9826,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2908,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2909,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2910,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2911,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2912,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2913,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2914,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2915,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2916,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8460,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8461,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8462,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8463,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8464,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8465,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8466,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8467,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8468,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2917,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8469,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2918,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2917,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8469,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2918,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8470,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2921,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8471,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8470,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2921,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8471,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2922,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2923,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2924,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2925,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2926,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2927,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2928,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2929,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2930,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9827,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9828,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9829,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9830,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9831,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9832,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9833,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9834,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9835,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2931,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2932,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2933,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2934,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2935,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2936,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2937,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2938,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2939,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8473,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8474,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8475,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8476,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8477,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8478,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8479,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8480,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8481,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2940,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8482,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2941,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2940,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8482,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2941,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8483,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2944,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8484,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8483,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2944,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8484,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2945,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2946,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2947,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2948,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2949,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2950,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2951,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2952,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2953,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9836,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9837,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9838,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9839,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9840,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9841,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9842,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9843,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9844,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2954,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2955,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2956,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2957,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2958,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2959,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2960,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2961,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2962,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8486,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8487,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8488,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8489,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8490,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8491,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8492,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8493,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8494,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2963,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8495,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2964,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2963,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8495,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2964,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8496,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2967,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8496,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2967,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2968,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2969,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2970,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2971,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2972,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2973,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2974,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2975,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2976,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9845,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9846,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9847,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9848,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9849,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9851,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9852,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9853,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2977,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2978,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2979,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2980,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2981,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2982,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2983,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2984,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2985,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8499,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8501,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8502,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8503,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8504,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8506,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8507,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8508,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2987,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8508,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2987,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2990,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8510,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2990,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8510,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2991,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2992,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2993,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2994,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2995,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2996,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2998,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2999,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9854,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9856,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9857,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9858,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9860,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9861,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9862,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3000,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3001,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3002,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3003,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3004,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3005,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3006,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3008,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8512,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8513,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8514,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8515,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8516,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8517,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8518,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8519,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8520,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3009,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8521,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3010,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+3009,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8521,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3010,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8522,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3013,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8523,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8522,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3013,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8523,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3014,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3015,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3016,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3017,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3018,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3019,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3020,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3021,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3022,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9863,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9864,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9865,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9866,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9869,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9870,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9871,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3023,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3024,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3025,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3026,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3027,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3028,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3029,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3030,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3031,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8525,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8527,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8528,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8529,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8530,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8531,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8532,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8533,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3032,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8534,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3033,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+3032,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8534,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3033,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8535,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3036,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8536,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8535,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3036,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8536,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3037,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3038,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3039,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3040,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3041,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3042,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3043,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3044,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3045,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9873,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9874,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9875,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9876,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9878,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9879,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9880,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3046,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3047,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3048,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3049,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3050,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3051,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3052,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3053,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3054,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8538,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8539,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8540,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8541,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8542,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8543,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8545,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8546,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3055,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8547,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3056,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+3055,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8547,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3056,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3059,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8549,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3059,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8549,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3060,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3061,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3062,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3063,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3064,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3065,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3066,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3067,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3068,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9881,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9882,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9883,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9884,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9885,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9886,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9887,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9889,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3069,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3070,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3071,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3072,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3073,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3074,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3075,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3076,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3077,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8551,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8552,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8553,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8554,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8555,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8556,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8557,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8558,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8559,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3078,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8560,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+3078,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8560,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3079,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8561,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3082,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8562,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8561,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3082,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8562,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3083,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3084,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3085,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3086,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3087,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3088,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3089,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3090,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3091,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9890,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9891,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9892,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9893,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9894,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9895,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9896,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9897,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9898,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3092,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3093,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3094,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3095,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3096,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3097,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3098,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3099,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3100,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8564,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8565,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8566,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8567,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8568,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8569,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8570,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8571,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8572,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3101,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8573,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3102,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+3101,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8573,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3102,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8574,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8575,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8574,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8575,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2401,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2402,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2403,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2404,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2405,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2406,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2407,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2408,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2409,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9407,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9408,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9409,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9410,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9411,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9412,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9413,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9414,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9415,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2410,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2411,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2412,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2413,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2414,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2415,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2416,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2417,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2418,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9416,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9417,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9418,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9419,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9420,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9421,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9422,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9423,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9424,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2419,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9425,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2420,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2419,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9425,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2420,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9426,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2423,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9427,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9426,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2423,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9427,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2424,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2425,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2426,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2427,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2428,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2429,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2430,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2431,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2432,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9429,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9430,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9431,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9432,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9433,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9434,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9435,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9436,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9437,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2433,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2434,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2435,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2436,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2437,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2438,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2439,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2440,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2441,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9438,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9439,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9440,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9441,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9442,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9443,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9444,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9445,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9446,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2442,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9447,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2443,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2442,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9447,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2443,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9448,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2446,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9449,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9448,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2446,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9449,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2447,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2448,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2449,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2450,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2451,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2452,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2453,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2454,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2455,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9451,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9452,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9453,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9454,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9455,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9456,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9458,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9459,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2456,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2458,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2459,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2460,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2461,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2462,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2463,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2464,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9460,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9461,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9462,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9463,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9464,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9465,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9466,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9467,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9468,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2465,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9469,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2466,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2465,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9469,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2466,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9470,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2469,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9471,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9470,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2469,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9471,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2470,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2471,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2472,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2473,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2474,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2475,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2476,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2477,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2478,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9473,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9474,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9475,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9476,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9477,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9478,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9479,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9480,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9481,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2479,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2480,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2481,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2482,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2483,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2484,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2485,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2486,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2487,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9482,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9483,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9484,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9485,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9486,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9487,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9488,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9489,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9490,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2488,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9491,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2489,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2488,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9491,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2489,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9492,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2492,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9493,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9492,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2492,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9493,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2493,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2494,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2495,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2496,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2498,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2499,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2501,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9495,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9496,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9497,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9498,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9499,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9501,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9502,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9503,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2502,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2503,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2504,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2506,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2507,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2508,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2510,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9504,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9506,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9507,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9508,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9510,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9511,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9512,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2511,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9513,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2512,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2511,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9513,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2512,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9514,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2515,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9515,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9514,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2515,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9515,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2516,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2517,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2518,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2519,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2520,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2521,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2522,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2523,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2524,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9517,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9518,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9519,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9520,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9521,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9522,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9523,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9524,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9525,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2525,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2526,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2527,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2528,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2529,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2530,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2531,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2532,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2533,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9526,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9527,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9528,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9529,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9530,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9531,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9532,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9533,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9534,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2534,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9535,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2535,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2534,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9535,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2535,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9536,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2538,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9537,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9536,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2538,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9537,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2539,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2540,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2541,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2542,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2543,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2544,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2545,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2546,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2547,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9539,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9540,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9541,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9542,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9543,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9544,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9545,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9546,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9547,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2549,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2550,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2551,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2552,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2553,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2554,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2555,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2556,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9549,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9550,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9551,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9552,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9553,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9554,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9555,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9556,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2557,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9557,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2558,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2557,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9557,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2558,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9558,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2561,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9559,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9558,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2561,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9559,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2562,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2563,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2564,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2565,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2566,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2567,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2568,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2569,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2570,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9561,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9562,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9563,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9564,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9565,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9566,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9567,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9568,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9569,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2571,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2572,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2573,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2574,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2575,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2576,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2577,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2578,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2579,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9570,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9571,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9572,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9573,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9574,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9575,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9576,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9577,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9578,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2580,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9579,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2581,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2580,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9579,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2581,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9580,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2584,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9581,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9580,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2584,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9581,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2585,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2586,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2588,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2589,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2590,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2591,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2592,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2593,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9583,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9584,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9585,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9586,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9588,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9589,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9590,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9591,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2595,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2596,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2597,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2598,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2599,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2600,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2601,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2602,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9592,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9593,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9594,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9595,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9596,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9597,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9598,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9599,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9600,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2603,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9601,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2604,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2603,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9601,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2604,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9602,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2607,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9603,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9602,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2607,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9603,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2608,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2609,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2610,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2611,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2612,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2613,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2614,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2615,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2616,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9605,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9606,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9607,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9608,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9609,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9610,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9611,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9612,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9613,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2617,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2618,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2619,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2620,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2621,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2622,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2623,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2624,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2625,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9614,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9615,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9616,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9617,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9618,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9619,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9620,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9621,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9622,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2626,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9623,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2627,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+2626,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9623,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2627,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9624,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2630,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9625,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9624,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2630,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9625,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6280,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6281,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6282,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6283,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6284,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6285,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6286,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6287,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6288,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6404,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6405,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6406,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6407,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6408,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6409,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6410,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6411,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6412,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6413,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6414,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6415,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6416,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6417,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6418,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6419,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6420,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6421,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6422,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6423,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6424,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6425,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6426,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6427,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6428,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6429,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6430,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6431,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6432,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6433,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6431,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6432,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6433,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6436,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6437,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6438,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+6436,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6437,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6438,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6291,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6292,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6293,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6294,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6295,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6296,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6297,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6298,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6299,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6440,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6441,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6442,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6443,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6444,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6445,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6446,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6447,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6448,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6449,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6450,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6451,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6452,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6453,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6454,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6455,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6456,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6457,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6458,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6459,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6460,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6461,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6462,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6463,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6464,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6465,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6466,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6467,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6468,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6469,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6467,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6468,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6469,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6472,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6473,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6474,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+6472,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6473,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6474,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6302,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6303,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6304,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6305,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6306,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6307,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6308,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6309,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6310,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6476,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6477,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6478,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6479,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6480,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6481,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6482,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6483,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6484,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6485,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6486,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6487,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6488,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6489,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6490,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6491,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6492,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6493,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6494,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6495,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6496,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6497,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6498,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6499,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6501,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6502,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6503,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6504,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6503,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6504,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6508,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6510,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+6508,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6510,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6015,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6016,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6017,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6018,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6019,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6020,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6021,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6022,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6023,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6512,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6513,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6514,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6515,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6516,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6517,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6518,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6519,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6520,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6070,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6071,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6072,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6073,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6074,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6075,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6076,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6077,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6078,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6079,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6080,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6081,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6082,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6083,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6084,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6085,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6086,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6087,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6088,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6089,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6090,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6088,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6089,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6090,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6093,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6094,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6095,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+6093,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6094,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6095,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6026,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6027,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6028,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6029,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6030,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6031,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6032,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6033,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6034,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6521,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6522,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6523,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6524,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6525,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6526,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6527,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6528,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6529,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6097,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6098,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6099,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6100,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6101,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6102,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6103,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6104,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6105,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6106,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6107,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6108,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6109,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6110,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6111,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6112,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6113,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6114,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6115,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6116,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6117,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6115,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6116,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6117,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6120,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6121,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6122,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+6120,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6121,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6122,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6037,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6038,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6039,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6040,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6041,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6042,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6043,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6044,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6045,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6530,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6531,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6532,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6533,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6534,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6535,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6536,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6537,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6538,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6124,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6125,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6126,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6127,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6128,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6129,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6130,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6131,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6132,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6133,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6134,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6135,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6136,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6137,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6138,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6139,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6140,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6141,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6142,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6143,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6144,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6142,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6143,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6144,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6147,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6148,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6149,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+6147,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6148,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+6149,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4732,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4733,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4734,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4735,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4736,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4737,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4738,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4739,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+653,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+655,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+656,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+657,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+658,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+659,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+660,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+661,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9053,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9054,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9055,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9056,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9057,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9058,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9059,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9060,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9061,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+662,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+663,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+664,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+665,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+666,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+667,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+668,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+670,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4740,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+671,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4741,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4740,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+671,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4741,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+672,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4744,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+673,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+672,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4744,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+673,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4745,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4747,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4748,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4749,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4750,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4751,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4752,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4753,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+675,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+676,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+677,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+678,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+679,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+680,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+681,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+682,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+683,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9062,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9063,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9064,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9065,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9066,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9067,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9068,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9069,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9070,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+685,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+686,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+687,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+688,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+690,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+691,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4754,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+693,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4755,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4754,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+693,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4755,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+694,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4758,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+695,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+694,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4758,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+695,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4759,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4760,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4761,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4762,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4763,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4764,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4765,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4766,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4767,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+697,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+698,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+699,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+701,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+702,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+703,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+704,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+705,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9071,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9072,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9073,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9074,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9075,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9076,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9077,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9078,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+706,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+707,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+708,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+709,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+710,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+711,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+712,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+713,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+714,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4768,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+715,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4769,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4768,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+715,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4769,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+716,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4772,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+717,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+716,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4772,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+717,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4773,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4774,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4775,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4776,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4777,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4778,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4779,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4780,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4781,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+719,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+720,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+721,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+722,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+723,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+725,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+726,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+727,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9080,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9081,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9082,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9083,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9084,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9085,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9086,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9087,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9088,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+728,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+729,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+730,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+732,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+733,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+734,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+735,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+736,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4782,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+737,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4783,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4782,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+737,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4783,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+738,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4786,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+739,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+738,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4786,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+739,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4787,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4789,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4791,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4792,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4793,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4794,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4795,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+741,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+742,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+743,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+744,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+745,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+747,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+748,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+749,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9089,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9090,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9091,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9092,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9093,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9094,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9095,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9096,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9097,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+750,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+751,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+752,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+753,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+754,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+755,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+756,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+757,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+758,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4796,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+759,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4797,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4796,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+759,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4797,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+760,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4800,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+761,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+760,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4800,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+761,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4801,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4802,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4803,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4804,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4805,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4806,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4807,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4808,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4809,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+763,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+764,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+766,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+767,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+768,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+769,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+770,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+771,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9098,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9099,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9100,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9101,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9102,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9103,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9104,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9106,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+772,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+773,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+774,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+775,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+776,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+777,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+778,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+779,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+780,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+781,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4811,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+781,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4811,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+782,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+783,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+782,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+783,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4815,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4816,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4817,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4818,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4820,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4821,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4822,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4823,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+785,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+787,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+788,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+789,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+791,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+792,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+793,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9107,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9108,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9109,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9110,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9111,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9112,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9113,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9114,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9115,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+794,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+795,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+796,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+797,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+798,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+799,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+800,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+801,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+802,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4824,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+803,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4825,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4824,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+803,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4825,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+804,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4828,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+805,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+804,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4828,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+805,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4829,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4830,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4831,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4832,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4833,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4834,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4835,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4836,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4837,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+807,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+808,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+809,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+811,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+813,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+815,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9116,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9117,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9118,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9119,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9120,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9121,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9122,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9123,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9124,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+816,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+817,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+818,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+820,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+821,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+822,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+823,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+824,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4838,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+825,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4839,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4838,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+825,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4839,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+826,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4842,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+827,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+826,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4842,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+827,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4843,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4844,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4845,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4846,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4847,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4848,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4849,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4851,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+829,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+830,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+831,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+832,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+833,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+834,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+835,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+836,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+837,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9125,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9127,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9128,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9129,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9130,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9131,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9133,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+838,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+839,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+840,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+841,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+842,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+843,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+844,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+845,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+846,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4852,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+847,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4853,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4852,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+847,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4853,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+848,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4856,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+849,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+848,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4856,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+849,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4857,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4858,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4860,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4861,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4862,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4863,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4864,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4865,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+851,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+852,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+853,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+854,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+856,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+857,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+858,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9134,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9135,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9136,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9137,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9138,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9139,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9140,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9141,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9142,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+860,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+861,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+862,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+863,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+864,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+865,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+866,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4866,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+869,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4866,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+869,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+870,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4870,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+871,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+870,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4870,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+871,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4871,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4873,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4874,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4875,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4876,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4879,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+873,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+874,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+875,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+876,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+879,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+880,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+881,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9143,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9144,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9145,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9146,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9147,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9148,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9149,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9150,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9151,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+882,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+883,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+884,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+885,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+886,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+887,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+889,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+890,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4880,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+891,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4881,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4880,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+891,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4881,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+892,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4884,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+893,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+892,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4884,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+893,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4885,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4886,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4887,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4889,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4890,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4891,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4892,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4893,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+895,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+896,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+897,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+898,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+899,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+900,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+901,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+902,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+903,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9152,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9153,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9155,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9156,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9159,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9160,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+904,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+905,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+906,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+907,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+908,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+909,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+910,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+911,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+912,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4894,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+913,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4895,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4894,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+913,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4895,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+914,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+915,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+914,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+915,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4900,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4901,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4902,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4903,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4904,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4905,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4906,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4907,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+917,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+918,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+919,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+920,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+921,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+922,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+923,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+924,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+925,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9161,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9162,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9164,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9166,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9167,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9168,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9169,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+926,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+927,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+928,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+929,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+930,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+931,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+932,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+933,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+934,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4908,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+935,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4909,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4908,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+935,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4909,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+936,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4912,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+937,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+936,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4912,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+937,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10869,"brq_pkg PMP_MAX_REGIONS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10743,"brq_pkg PMP_CFG_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10500,"brq_pkg PMP_I",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10548,"brq_pkg PMP_D",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11115,"brq_pkg CSR_OFF_PMP_CFG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+11116,"brq_pkg CSR_OFF_PMP_ADDR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+10520,"brq_pkg CSR_MSTATUS_MIE_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11117,"brq_pkg CSR_MSTATUS_MPIE_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10732,"brq_pkg CSR_MSTATUS_MPP_BIT_LOW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10600,"brq_pkg CSR_MSTATUS_MPP_BIT_HIGH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11118,"brq_pkg CSR_MSTATUS_MPRV_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11119,"brq_pkg CSR_MSTATUS_TW_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10744,"brq_pkg CSR_MISA_MXL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+10520,"brq_pkg CSR_MSIX_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11117,"brq_pkg CSR_MTIX_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10732,"brq_pkg CSR_MEIX_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10869,"brq_pkg CSR_MFIX_BIT_LOW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10597,"brq_pkg CSR_MFIX_BIT_HIGH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11120,"tlul_pkg ArbiterImpl",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBus(c+10589,"tlul_pkg TL_AW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10589,"tlul_pkg TL_DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10666,"tlul_pkg TL_AIW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10587,"tlul_pkg TL_DIW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10661,"tlul_pkg TL_DBW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10586,"tlul_pkg TL_SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11121,"tlul_pkg TL_H2D_DEFAULT a_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+11122,"tlul_pkg TL_H2D_DEFAULT a_opcode",1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+11123,"tlul_pkg TL_H2D_DEFAULT a_param",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+11124,"tlul_pkg TL_H2D_DEFAULT a_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11125,"tlul_pkg TL_H2D_DEFAULT a_source",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+11126,"tlul_pkg TL_H2D_DEFAULT a_address",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11127,"tlul_pkg TL_H2D_DEFAULT a_mask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+11128,"tlul_pkg TL_H2D_DEFAULT a_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11129,"tlul_pkg TL_H2D_DEFAULT d_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+11130,"tlul_pkg TL_D2H_DEFAULT d_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+11131,"tlul_pkg TL_D2H_DEFAULT d_opcode",2, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+11132,"tlul_pkg TL_D2H_DEFAULT d_param",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+11133,"tlul_pkg TL_D2H_DEFAULT d_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+11134,"tlul_pkg TL_D2H_DEFAULT d_source",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+11135,"tlul_pkg TL_D2H_DEFAULT d_sink",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBus(c+11136,"tlul_pkg TL_D2H_DEFAULT d_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11137,"tlul_pkg TL_D2H_DEFAULT d_error",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+11138,"tlul_pkg TL_D2H_DEFAULT a_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
    }
}
