{
  "nodes":
  [
    {
      "name":"device"
      , "id":3209
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"4096 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel device Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"device"
          , "id":3211
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000000000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":3212
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000200000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":3213
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000400000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":3214
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000600000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":3210
      , "parent":"3209"
      , "bw":"76800.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":3215
      , "parent":"3209"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":3216
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":3219
          , "details":
          [
            {
              "type":"table"
              , "Name":"device"
              , "Interconnect Style":"ring"
              , "Writes":"6"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":3217
          , "details":
          [
            {
              "type":"table"
              , "Name":"device"
              , "Interconnect Style":"ring"
              , "Reads":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":3218
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":3232
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":3233
              , "type":"memsys"
            }
            , {
              "name":"Bus 2"
              , "id":3234
              , "type":"memsys"
            }
            , {
              "name":"Bus 3"
              , "id":3235
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":3220
      , "parent":"3209"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":3221
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"887 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV3"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v3/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":595
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":3222
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"887 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV3"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v3/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":595
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":3223
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"887 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV3"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v3/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":595
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":3224
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"887 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV3"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v3/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":595
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":3225
      , "parent":"3209"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":3226
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"17"
              , "Latency":"42 cycles"
              , "Width":"32 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernelV3"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v3/kernel.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3227
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"17"
              , "Latency":"42 cycles"
              , "Width":"32 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernelV3"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v3/kernel.cpp"
                , "line":308
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3228
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"59"
              , "Latency":"186 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV3"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v3/kernel.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3229
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"59"
              , "Latency":"179 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV3"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v3/kernel.cpp"
                , "line":307
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3230
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"59"
              , "Latency":"186 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV3"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v3/kernel.cpp"
                , "line":308
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3231
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"59"
              , "Latency":"179 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV3"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v3/kernel.cpp"
                , "line":308
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"host"
      , "id":3236
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"No"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel host Width (bits)":"512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"host"
          , "id":3238
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"48"
              , "Latency":"800"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":3237
      , "parent":"3236"
      , "bw":"30000.00"
      , "num_channels":"1"
      , "interleave":"0"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":3239
      , "parent":"3236"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":3240
          , "type":"arb"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":3211
      , "to":3210
    }
    , {
      "from":3210
      , "to":3211
    }
    , {
      "from":3212
      , "to":3210
    }
    , {
      "from":3210
      , "to":3212
    }
    , {
      "from":3213
      , "to":3210
    }
    , {
      "from":3210
      , "to":3213
    }
    , {
      "from":3214
      , "to":3210
    }
    , {
      "from":3210
      , "to":3214
    }
    , {
      "from":3217
      , "to":3216
    }
    , {
      "from":3219
      , "to":3216
    }
    , {
      "from":3216
      , "to":3210
    }
    , {
      "from":3221
      , "to":3217
    }
    , {
      "from":3222
      , "to":3217
    }
    , {
      "from":3223
      , "to":3217
    }
    , {
      "from":3224
      , "to":3217
    }
    , {
      "from":3226
      , "to":3219
    }
    , {
      "from":3227
      , "to":3219
    }
    , {
      "from":3228
      , "to":3219
    }
    , {
      "from":3229
      , "to":3219
    }
    , {
      "from":3230
      , "to":3219
    }
    , {
      "from":3231
      , "to":3219
    }
    , {
      "from":3210
      , "to":3232
    }
    , {
      "from":3210
      , "to":3233
    }
    , {
      "from":3210
      , "to":3234
    }
    , {
      "from":3210
      , "to":3235
    }
    , {
      "from":3232
      , "to":3221
      , "reverse":1
    }
    , {
      "from":3233
      , "to":3222
      , "reverse":1
    }
    , {
      "from":3234
      , "to":3223
      , "reverse":1
    }
    , {
      "from":3235
      , "to":3224
      , "reverse":1
    }
    , {
      "from":3238
      , "to":3237
    }
    , {
      "from":3237
      , "to":3238
    }
    , {
      "from":3240
      , "to":3237
    }
  ]
}
