# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../RTL/adder3_n.v" \
"../../../../../RTL/butterfly2_n.v" \
"../../../../../RTL/clk_div.v" \
"../../../../../RTL/control_unit.v" \
"../../../../../RTL/get_negative_n.v" \
"../../../../../RTL/multiplier_n.v" \
"../../../../../RTL/mux_n.v" \
"../../../../../RTL/pipling_stage_n.v" \
"../../../../../RTL/top_n.v" \
"../../../../../RTL/twiddle_rom_imag_n.v" \
"../../../../../RTL/twiddle_rom_real_n.v" \
"../../../../fft_dev.srcs/sim_1/imports/TB/top_tb_n.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
