set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 842 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 944 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 616 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 1371 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 698 16
set_location Controler_0/Answer_Encoder_0/periph_data_2[6] 708 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 803 22
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[10] 1246 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 988 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 743 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 2151 73
set_location Controler_0/Answer_Encoder_0/periph_data_7[15] 729 63
set_location Data_Block_0/Communication_Builder_0/next_state_1[1] 1103 150
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[6] 737 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 711 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[8] 659 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 796 28
set_location Controler_0/ADI_SPI_1/data_counter[15] 772 34
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[9] 1362 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 660 28
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[0] 841 43
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 659 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 2041 159
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 1876 181
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 787 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 842 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 984 142
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 770 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[21] 889 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4] 1173 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[31] 910 57
set_location Controler_0/ADI_SPI_0/addr_counter[19] 800 46
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 606 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 673 24
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 867 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 1130 166
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 831 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 768 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 805 75
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 645 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 895 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1570 96
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 1225 175
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 744 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1390 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1241 288
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1552 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 2042 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[37] 831 48
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 693 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 911 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 605 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 892 91
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 704 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1554 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 805 79
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 747 42
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 878 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1077 274
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 853 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 844 76
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 1401 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 542 25
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 902 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 798 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[7] 650 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 706 16
set_location Controler_0/ADI_SPI_0/data_counter[12] 781 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 505 130
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 1088 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout 846 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 657 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 719 55
set_location Controler_0/Reset_Controler_0/un10_write_signal_2_0 701 63
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 1156 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 955 64
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 858 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 822 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 884 91
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 647 19
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 687 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 886 91
set_location Controler_0/Reset_Controler_0/state_reg[1] 691 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 2119 70
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 657 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 872 63
set_location Controler_0/gpio_controler_0/read_data_frame_8[7] 661 69
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 649 81
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 815 109
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[1] 666 60
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 625 82
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 772 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 780 82
set_location UART_Protocol_1/mko_0/counter[20] 620 70
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 721 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 2033 166
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 452 153
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 533 229
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 699 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1016 142
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 541 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 950 63
set_location Controler_0/gpio_controler_0/read_data_frame[0] 663 70
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 791 48
set_location Controler_0/ADI_SPI_0/data_counter[25] 794 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 650 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 938 70
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 723 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 885 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 685 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11] 830 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 827 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 620 21
set_location UART_Protocol_1/mko_0/counter[9] 609 70
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 697 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[11] 891 82
set_location Controler_0/gpio_controler_0/un19_read_signal_0_a2 671 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1074 274
set_location Controler_0/gpio_controler_0/read_data_frame[13] 687 76
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 681 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 804 75
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 701 57
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 941 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 779 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 992 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[11] 1372 106
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 849 42
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 559 25
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 614 28
set_location UART_Protocol_1/mko_0/counter[24] 624 70
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 655 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 510 115
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10] 1180 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 950 225
set_location Controler_0/Answer_Encoder_0/periph_data_3[7] 741 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 648 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1043 247
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 921 60
set_location Controler_0/Answer_Encoder_0/CD_busy_i_a2 802 48
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[10] 755 48
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 1098 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 672 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 869 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 664 19
set_location Controler_0/Command_Decoder_0/cmd_data_RNIQG531[14] 754 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 766 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 838 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 831 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 854 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 871 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 781 22
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 844 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19] 915 159
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[7] 891 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 808 52
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 909 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4] 844 75
set_location Controler_0/Reset_Controler_0/un1_write_signal_1 696 63
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 655 69
set_location Controler_0/Command_Decoder_0/counter[28] 760 61
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 658 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 630 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 2112 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[36] 974 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 1099 282
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 691 16
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 664 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 916 145
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1252 193
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 556 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 830 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 950 55
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 876 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 845 45
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 724 61
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 678 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 890 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1383 124
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 722 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 507 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 751 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 623 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 765 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 715 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[8] 1047 112
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 623 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 510 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 689 73
set_location Controler_0/Answer_Encoder_0/periph_data_7[6] 709 69
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[30] 618 52
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1232 189
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 504 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO 809 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[8] 807 100
set_location Controler_0/Command_Decoder_0/cmd_data_RNIEH4S2[14] 650 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 622 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 2158 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 707 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 227 228
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[7] 869 109
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 658 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 776 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 760 82
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[3] 683 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 753 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 660 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 1099 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 906 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1754 124
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 721 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 923 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 907 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 852 117
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 863 52
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 793 57
set_location Controler_0/ADI_SPI_0/addr_counter[10] 791 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 825 255
set_location Controler_0/REGISTERS_0/state_reg[4] 746 52
set_location UART_Protocol_0/mko_0/counter[19] 445 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1726 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 697 15
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIJ8MV1[3] 742 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[4] 901 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 513 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1002 142
set_location Controler_0/ADI_SPI_0/data_counter[21] 790 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 664 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 2145 96
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_c1 764 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 980 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 874 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 746 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 855 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 604 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1679 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 666 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[14] 846 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 791 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 716 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16] 847 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 894 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 901 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 954 115
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 552 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 999 61
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[2] 739 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 700 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 951 64
set_location Controler_0/gpio_controler_0/read_data_frame_8[6] 680 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 794 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 956 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 779 43
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 759 43
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 1084 151
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 1130 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 545 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 793 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 912 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r 936 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 668 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1072 274
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 867 106
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 1103 153
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 878 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 759 52
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[14] 643 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1568 97
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_0 688 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 713 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 220 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 852 78
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[2] 902 73
set_location Controler_0/gpio_controler_0/read_data_frame[5] 690 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 863 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 786 84
set_location Controler_0/ADI_SPI_0/data_counter[15] 784 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 919 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1073 256
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 699 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 695 37
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 1204 262
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 605 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 681 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 872 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1761 342
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 714 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 855 124
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 1135 150
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 746 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 2102 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 899 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 636 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 1867 303
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 753 57
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 763 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1259 174
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 711 46
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 432 150
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 869 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 777 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1371 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 862 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 570 19
set_location Controler_0/ADI_SPI_0/addr_counter[9] 790 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 696 16
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 684 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[28] 935 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 725 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[8] 810 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 560 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 864 57
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 909 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 602 33
set_location Controler_0/Answer_Encoder_0/state_reg_Z[1] 801 49
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 677 52
set_location Controler_0/Command_Decoder_0/decode_vector[8] 708 52
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 894 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 791 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 686 30
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 1121 153
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 964 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 669 25
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 609 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 932 64
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 563 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 505 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 772 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 678 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 775 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1082 262
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1565 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[0] 952 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 719 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 818 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 913 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 2040 123
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 669 9
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI3QD7[6] 841 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 859 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 908 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 859 117
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 707 57
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 798 54
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[22] 733 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 667 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 895 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 855 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 797 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 974 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1559 105
set_location Controler_0/Answer_Encoder_0/periph_data[7] 737 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1001 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[32] 959 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 829 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[18] 846 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 708 16
set_location Controler_0/Reset_Controler_0/state_reg_RNO[4] 685 51
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 753 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1868 211
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 604 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 621 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 547 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[27] 927 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1053 247
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 839 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 863 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO 824 87
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[8] 656 7
set_location Controler_0/gpio_controler_0/un11_read_signal_4_0_a2_RNIOCS52 670 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1678 123
set_location Controler_0/ADI_SPI_0/addr_counter[31] 812 46
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 781 57
set_location Controler_0/ADI_SPI_1/addr_counter[8] 789 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 795 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1580 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 707 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 973 52
set_location Controler_0/Command_Decoder_0/state_reg[9] 741 49
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 642 46
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 774 36
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[14] 670 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 817 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 860 58
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[6] 760 42
set_location Controler_0/gpio_controler_0/state_reg_RNO[0] 690 51
set_location Controler_0/ADI_SPI_0/data_counter[11] 780 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 902 79
set_location Controler_0/gpio_controler_0/un11_read_signal_0_a2 669 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 775 43
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 1204 150
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 736 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 890 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1754 45
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17] 865 192
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 917 73
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 811 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 782 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 2159 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 939 150
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 654 33
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 818 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1409 97
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 674 79
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 647 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 825 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 706 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 648 27
set_location Controler_0/Answer_Encoder_0/periph_data[6] 728 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18] 1188 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 678 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 931 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 953 43
set_location Controler_0/ADI_SPI_0/counter_3[3] 733 36
set_location Controler_0/Answer_Encoder_0/periph_data[8] 736 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[11] 1636 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 832 42
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 788 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 659 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1767 42
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 626 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 666 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 646 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 661 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 846 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 662 25
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 850 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1593 115
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[10] 830 109
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 1215 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 622 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 830 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 888 52
set_location Controler_0/Command_Decoder_0/counter[20] 752 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 713 60
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 894 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 630 21
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 693 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 930 63
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[22] 670 7
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 729 46
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 788 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 951 183
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 758 43
set_location Controler_0/gpio_controler_0/read_data_frame[2] 665 70
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 1144 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_4 834 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15] 804 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 698 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 1154 151
set_location Controler_0/ADI_SPI_0/counter_3[1] 732 36
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 777 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 862 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9] 1177 174
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 666 9
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 1097 150
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 842 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1763 142
set_location Controler_0/ADI_SPI_0/addr_counter[25] 806 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 921 52
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 911 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 728 30
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[12] 600 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 787 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 911 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[9] 911 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1079 252
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1548 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 797 31
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 721 45
set_location Controler_0/Answer_Encoder_0/periph_data_3[3] 714 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1770 142
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 685 57
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[6] 1085 153
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 675 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 976 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 883 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 812 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 691 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[0] 952 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 1077 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1093 283
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 647 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 925 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 977 58
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 1139 150
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 667 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1596 115
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 697 34
set_location UART_Protocol_0/mko_0/counter[18] 444 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[11] 1036 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 742 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 698 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1455 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19] 842 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 845 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 817 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[31] 920 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 963 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 967 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 815 61
set_location Controler_0/Answer_Encoder_0/periph_data[3] 720 51
set_location Controler_0/ADI_SPI_0/sclk_4 763 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1536 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 774 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 814 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 657 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 515 132
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1101 154
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1099 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 406 300
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 795 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 643 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 779 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 718 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 857 61
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39] 724 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 754 58
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 765 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 828 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[18] 973 51
set_location Controler_0/Answer_Encoder_0/periph_data_2[0] 742 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 548 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 925 63
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 903 63
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 690 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1041 244
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 852 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 607 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2279 255
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 793 21
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[15] 672 57
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 676 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 745 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G 1348 117
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 869 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 672 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 2161 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1802 142
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 851 96
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 653 27
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 608 34
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 700 63
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 721 55
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[28] 616 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 829 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2] 854 75
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 801 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 682 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 2158 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 832 109
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 661 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11] 1169 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 800 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 778 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 739 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[3] 980 51
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 1181 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 2159 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 923 75
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 560 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 810 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 626 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 467 315
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 920 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 804 49
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 640 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 1300 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 950 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 770 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1809 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1406 97
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 666 61
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 651 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[9] 948 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 532 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 2157 318
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 964 51
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 594 16
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 751 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2124 64
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 954 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 2149 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1861 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 957 43
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 619 27
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 757 45
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 821 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1363 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 745 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 805 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 612 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 2113 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 695 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 681 24
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 1176 175
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[33] 948 49
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 786 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1399 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 796 58
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 713 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1782 181
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1224 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 696 21
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 701 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 824 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1574 201
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[35] 673 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 735 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 656 48
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 702 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 967 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 997 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 663 16
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 643 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[9] 866 106
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 904 70
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1104 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 848 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 731 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 839 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 936 64
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2_0[3] 850 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 733 336
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 817 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1559 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[1] 912 72
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 649 61
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[39] 719 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 993 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 673 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 934 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 781 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 866 181
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[20] 912 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 912 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 920 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[21] 944 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 826 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2126 64
set_location Controler_0/ADI_SPI_1/counter[0] 721 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[10] 910 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1351 117
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 700 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 690 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1204 183
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 750 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[5] 969 54
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2 759 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 762 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1589 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1739 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 788 25
set_location UART_Protocol_1/mko_0/counter[11] 611 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 821 58
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 913 54
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 900 69
set_location Controler_0/gpio_controler_0/state_reg[1] 688 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1039 252
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 679 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 796 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 565 22
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 1101 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 927 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 840 360
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 995 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 931 64
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[4] 1168 109
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 658 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 849 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 693 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 692 22
set_location Controler_0/Command_Decoder_0/decode_vector[2] 714 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 922 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[11] 1635 97
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 714 46
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 956 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1380 124
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIB3031 855 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[9] 806 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1080 274
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[20] 951 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[38] 852 51
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 1110 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 859 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 826 87
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 765 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 634 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 886 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1562 97
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 640 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1344 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 680 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 2116 124
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 696 57
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 637 45
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 646 82
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 925 57
set_location Controler_0/gpio_controler_0/state_reg[5] 689 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 603 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 811 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 803 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[23] 837 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[2] 937 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 694 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 806 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 604 16
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 685 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 635 76
set_location Controler_0/Answer_Encoder_0/periph_data_9[0] 722 51
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 785 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 923 81
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[4] 800 48
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 655 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1546 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 807 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 912 46
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 705 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 614 25
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ_2 728 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19] 884 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 824 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[28] 972 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 910 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 925 79
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 720 52
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 696 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 899 49
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0] 1882 180
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 828 52
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 1105 150
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 708 42
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 1142 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 602 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[14] 831 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1554 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 848 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[35] 937 48
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 877 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 931 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 989 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 871 118
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1253 193
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 881 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 883 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 703 60
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 699 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6] 1175 171
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 831 42
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 1102 159
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 616 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1074 253
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 645 82
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 600 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 513 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1677 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 794 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 807 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 626 18
set_location Controler_0/Answer_Encoder_0/periph_data[2] 731 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 970 63
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[3] 764 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 522 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 804 64
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 722 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1069 273
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 741 28
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 652 27
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 742 64
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 1086 153
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[8] 865 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 792 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1357 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1573 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1731 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 653 58
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 692 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 561 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 752 24
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 665 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 858 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 940 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 892 118
set_location Controler_0/Answer_Encoder_0/periph_data_6[5] 731 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[27] 864 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 510 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1865 183
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 969 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 535 25
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 558 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 889 118
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2 662 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1070 273
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[9] 879 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 840 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[3] 860 75
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 743 55
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 626 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 518 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 965 61
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 786 57
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 1765 139
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 939 64
set_location Controler_0/ADI_SPI_1/addr_counter[6] 787 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 673 58
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n4 900 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 629 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 724 57
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[5] 629 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 797 79
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[5] 593 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 840 123
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 915 70
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[1] 842 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 839 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 962 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1017 142
set_location Controler_0/Answer_Encoder_0/periph_data_6[1] 725 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1582 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 938 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 676 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 789 22
set_location Controler_0/Answer_Encoder_0/state_reg_Z[0] 800 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1455 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 998 142
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[15] 646 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 896 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[25] 933 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 912 165
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 649 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1347 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 838 64
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 703 18
set_location Controler_0/ADI_SPI_1/divider_enable 743 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 827 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 1090 274
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 790 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 619 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 558 16
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 914 70
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 672 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 824 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 878 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 711 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 573 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[18] 960 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 620 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 815 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[16] 931 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 680 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 810 52
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 624 75
set_location Controler_0/Answer_Encoder_0/periph_data_6[7] 738 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 965 70
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 1238 175
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[7] 1360 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 2154 70
set_location Data_Block_0/Communication_Builder_0/next_state[10] 1098 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 564 22
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 650 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7] 1758 171
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25] 1075 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1089 283
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[4] 652 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1555 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 977 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 634 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 799 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1789 160
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 698 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 683 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9 941 57
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME 1114 150
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1111 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 704 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1369 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[0] 920 72
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 709 57
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 1214 174
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 700 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 843 64
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[5] 685 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 1167 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1341 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 526 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[5] 937 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 993 55
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 1209 150
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 776 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 836 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 589 21
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 883 70
set_location Controler_0/ADI_SPI_1/addr_counter[20] 801 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 996 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 957 168
set_location Controler_0/Communication_ANW_MUX_0/state_reg_RNO[0] 841 42
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 684 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 1254 174
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 845 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 608 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 678 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 2047 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[7] 925 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 640 270
set_location UART_Protocol_0/mko_0/counter[10] 436 154
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 766 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 795 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1556 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1076 274
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 922 73
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 1080 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 841 82
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 554 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[3] 856 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 575 25
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 888 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 703 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 932 79
set_location Controler_0/Reset_Controler_0/un8_write_signal_2_0_a2 704 63
set_location Controler_0/Command_Decoder_0/counter[9] 741 61
set_location Controler_0/Command_Decoder_0/decode_vector[5] 717 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 717 21
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 706 55
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 902 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[33] 854 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1001 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 653 33
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 625 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 824 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8 848 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 728 97
set_location Controler_0/Answer_Encoder_0/periph_data_3[1] 741 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 799 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 525 118
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 575 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 660 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 950 58
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 906 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 959 42
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 811 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 938 61
set_location UART_Protocol_0/mko_0/counter[14] 440 154
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 658 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 950 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1345 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 796 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[17] 963 55
set_location Controler_0/Answer_Encoder_0/periph_data_6[0] 727 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1097 283
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 943 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1065 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 530 118
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 570 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1753 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 662 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[33] 936 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 2048 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 2174 180
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 884 76
set_location Controler_0/ADI_SPI_0/counter[4] 724 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 990 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1811 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[4] 890 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1776 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1736 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 932 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 918 63
set_location Controler_0/ADI_SPI_1/busy 765 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[31] 912 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 795 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 875 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 989 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16[1] 838 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1037 244
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1972 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 905 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 792 31
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 1188 175
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 695 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 504 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 509 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 929 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 717 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 724 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 903 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[21] 942 54
set_location UART_Protocol_1/mko_0/counter[13] 613 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 636 21
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 697 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 614 16
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 677 70
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[3] 670 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 821 42
set_location UART_Protocol_0/mko_0/counter[22] 448 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 813 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 724 124
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 692 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 836 58
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 645 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2122 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1540 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 589 22
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 802 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 679 22
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 875 69
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[11] 599 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 926 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 510 123
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 687 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 849 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 830 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 704 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 906 90
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 1395 106
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 954 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[10] 908 61
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 891 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 778 43
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[27] 675 7
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 792 55
set_location Controler_0/Answer_Encoder_0/periph_data_9[7] 733 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 748 58
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[3] 907 73
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 643 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 943 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 773 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 823 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 2155 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 626 25
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 912 70
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 693 63
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 753 48
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 589 30
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[0] 756 64
set_location Controler_0/Command_Decoder_0/counter[21] 753 61
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 886 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 663 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 827 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1345 118
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12] 852 180
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 916 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[24] 922 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 777 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 570 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 815 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 624 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 1239 175
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[10] 1363 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 1851 303
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 567 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 978 58
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[0] 842 55
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 779 48
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 782 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1345 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 919 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 616 19
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 701 55
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 841 337
set_location Controler_0/ADI_SPI_0/state_reg[1] 766 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 1089 274
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 940 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[12] 780 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 875 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 1354 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 520 127
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 872 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1010 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 821 72
set_location UART_Protocol_0/mko_0/MKO_OUT 421 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 826 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5 835 84
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 645 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1347 118
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[10] 1174 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 612 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 818 52
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1240 199
set_location Controler_0/gpio_controler_0/un20_write_signal_2 669 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 573 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 778 123
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 772 61
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 700 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 761 124
set_location Controler_0/ADI_SPI_1/addr_counter[12] 793 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 698 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 818 61
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O 698 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 669 16
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 802 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8] 839 75
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 882 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 592 34
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01 767 45
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[5] 844 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 948 234
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 958 51
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 674 70
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 732 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 834 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 830 64
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 1155 151
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0_a2_0_0[1] 929 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 543 22
set_location Controler_0/Answer_Encoder_0/periph_data_9[3] 726 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 1734 123
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 820 46
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 410 226
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 983 60
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 897 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1866 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 821 76
set_location Controler_0/ADI_SPI_1/addr_counter[7] 788 37
set_location Controler_0/ADI_SPI_0/addr_counter[27] 808 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 878 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 1156 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 836 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 788 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 816 60
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 1147 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1002 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[10] 838 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1801 142
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 710 63
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1192 172
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 624 82
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1244 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 544 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_1_a3 823 87
set_location Controler_0/Answer_Encoder_0/periph_data_3[0] 735 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 946 60
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 720 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 847 64
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 638 69
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 668 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1102 282
set_location Controler_0/ADI_SPI_1/data_counter[21] 778 34
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 603 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 619 19
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 605 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 954 43
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 650 19
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 649 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 967 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 787 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 809 81
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 639 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 862 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1347 114
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[4] 658 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 662 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 834 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 2152 72
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 602 202
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 829 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1330 117
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 1141 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1095 282
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 705 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 691 21
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 674 16
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 759 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2 784 69
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 601 28
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 1164 151
set_location Controler_0/ADI_SPI_0/data_counter[0] 769 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 881 70
set_location Controler_0/gpio_controler_0/read_data_frame_8[9] 672 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 517 126
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[1] 930 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 860 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 830 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 821 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 903 90
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 1161 151
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[3] 591 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 954 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 741 123
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 746 58
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 777 57
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 753 49
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 1146 151
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 424 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 781 75
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[1] 649 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1344 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 702 18
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[5] 928 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[9] 948 52
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 824 48
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 643 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[1] 894 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 765 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1754 133
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[8] 1557 106
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 661 9
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 665 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 671 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 912 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 550 19
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 665 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 1396 103
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 799 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 1097 282
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 848 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 639 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 998 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 2044 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 877 91
set_location Controler_0/ADI_SPI_1/data_counter[30] 787 34
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 640 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[8] 872 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1488 63
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 1092 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1303 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 668 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1800 142
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout_RNIAUEH 843 96
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 623 220
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 623 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 603 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 1149 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 680 24
set_location Controler_0/gpio_controler_0/Outputs[4] 647 76
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 753 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 954 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 748 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 846 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 553 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[30] 946 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 616 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 715 36
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 762 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10] 833 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 949 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 870 118
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 889 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 825 60
set_location Controler_0/ADI_SPI_0/ss_n 757 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 2150 70
set_location Controler_0/ADI_SPI_1/addr_counter[16] 797 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 860 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1227 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 634 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2123 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 763 82
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 761 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 979 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[11] 1642 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 764 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 851 82
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 885 54
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_5 741 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 572 25
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIPTHI 753 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 919 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 820 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 690 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 620 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 726 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 794 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 732 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 952 225
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 560 30
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 673 73
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 688 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1762 132
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 1089 327
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 1394 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 663 18
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 611 33
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 823 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 882 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 872 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 862 52
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 970 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 981 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 711 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 975 70
set_location UART_Protocol_1/mko_0/counter[2] 602 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 650 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 733 28
set_location Controler_0/Answer_Encoder_0/periph_data[1] 721 51
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[12] 662 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5] 1170 171
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 890 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 636 24
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 944 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 969 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 963 70
set_location Controler_0/ADI_SPI_0/addr_counter[8] 789 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 671 52
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1230 174
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 712 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 834 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 434 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 914 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 990 87
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 613 28
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 1098 154
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 763 57
set_location Controler_0/ADI_SPI_0/data_counter[27] 796 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 868 64
set_location Controler_0/Answer_Encoder_0/periph_data[9] 732 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 658 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 615 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 775 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 923 46
set_location Controler_0/gpio_controler_0/Outputs[14] 651 73
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 557 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 1370 106
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[11] 1247 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 808 79
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 801 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 483 175
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 687 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 900 49
set_location Controler_0/ADI_SPI_1/data_counter[11] 768 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 613 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 921 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 2148 63
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[1] 757 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 758 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 969 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1677 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 874 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20] 602 201
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 751 36
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1234 189
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[8] 1355 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 689 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23] 998 156
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 918 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 1166 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 835 58
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 754 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 819 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 917 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 564 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 819 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 737 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 904 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 826 42
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 713 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 514 126
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 476 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 714 25
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 698 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 603 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 298 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 745 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 627 18
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 588 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 763 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 714 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14] 1005 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2117 64
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 655 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 850 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1006 141
set_location Controler_0/Reset_Controler_0/un10_write_signal 668 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 959 55
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 624 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 898 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 812 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 820 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 920 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 773 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 853 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 918 166
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[26] 674 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 661 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 631 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 693 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1348 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 875 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1258 198
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 935 61
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1245 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 618 262
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[11] 531 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 913 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 799 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 800 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 589 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 921 144
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 651 46
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 686 18
set_location Data_Block_0/Communication_Builder_0/next_state[0] 1098 150
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 901 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 759 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 679 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 614 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 667 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 656 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 832 52
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 730 61
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 831 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[38] 852 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1264 193
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 695 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 833 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 826 37
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 727 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 574 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 524 124
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 726 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 825 58
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 671 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 747 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 1068 274
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[24] 612 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 674 27
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 559 30
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 875 51
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 787 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 902 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 873 64
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 649 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 152 228
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 766 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[0] 657 60
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 823 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 724 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 1150 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 715 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 522 114
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 836 43
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 687 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1296 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 893 55
set_location Controler_0/Answer_Encoder_0/periph_data_3[2] 734 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1756 117
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1232 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 790 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 805 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3] 1880 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 823 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 809 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 758 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 641 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1601 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 807 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1040 252
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 815 79
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 729 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 913 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 970 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 837 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 659 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 887 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 930 61
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 889 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1597 115
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 904 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1446 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 2048 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 708 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1040 243
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 842 57
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[13] 601 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 707 24
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.10.un132_inputs 612 75
set_location Controler_0/Command_Decoder_0/cmd_data_RNIHDCU3[14] 651 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 744 124
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 650 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 666 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 764 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 845 82
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[9] 597 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1003 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 851 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 664 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1] 853 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[1] 931 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 944 63
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 925 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 2114 64
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 678 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 934 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 756 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1347 91
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 702 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 955 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 753 25
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 850 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 739 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 861 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1605 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 699 16
set_location Controler_0/ADI_SPI_0/data_counter[17] 786 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1895 138
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[9] 1349 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 2040 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 832 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 510 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1038 246
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 1093 150
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 825 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 660 57
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 616 235
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 693 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 921 145
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 843 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 511 130
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 860 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 530 24
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 702 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1388 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 768 21
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 719 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 671 58
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1273 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1075 255
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 879 54
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 645 45
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 736 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 787 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 945 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1678 124
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[14] 722 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1133 336
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15] 851 78
set_location Controler_0/ADI_SPI_1/state_reg_RNIOKVG1[4] 751 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1203 282
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 865 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 822 97
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 907 57
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[5] 844 55
set_location Data_Block_0/Communication_Builder_0/next_state[12] 1106 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 695 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[26] 917 58
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 561 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1754 127
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 672 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1752 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 727 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[2] 676 57
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 1158 151
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 598 54
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 674 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 779 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 808 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 818 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 934 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1078 274
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[29] 617 52
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[4] 900 73
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 758 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 620 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 796 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 528 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 540 25
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 875 70
set_location UART_Protocol_1/mko_0/counter[0] 600 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1075 274
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1 861 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 987 141
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 1179 172
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 1232 174
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 685 18
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[31] 619 52
set_location Data_Block_0/Communication_Builder_0/next_state_1[5] 1092 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 512 151
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 2009 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 692 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 2156 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[1] 847 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 985 54
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_4 720 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 552 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 641 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 2153 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 2049 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[29] 861 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[11] 979 51
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 684 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 877 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 772 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 925 82
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 779 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 861 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 766 82
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 725 61
set_location Controler_0/ADI_SPI_0/data_counter[5] 774 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 955 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 964 63
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 644 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 759 82
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1228 175
set_location Data_Block_0/Communication_Builder_0/next_state_1[11] 1101 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 716 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 972 55
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 793 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 824 42
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1] 1094 150
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[2] 666 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 776 123
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 743 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1207 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13] 861 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1091 283
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 544 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 826 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 816 42
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 867 73
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 639 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 814 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 995 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 784 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 626 21
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 721 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 511 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 508 126
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 856 64
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI3KNC[0] 736 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 865 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 926 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 941 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1206 183
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 656 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 829 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1757 133
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 792 57
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 680 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 721 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 508 115
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 789 33
set_location Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0] 722 27
set_location Controler_0/ADI_SPI_1/counter_3[0] 721 33
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 636 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 699 34
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 628 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 769 22
set_location Data_Block_0/Test_Generator_0/Test_Data_0__4_fast[3] 871 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1254 198
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 1133 150
set_location Controler_0/Answer_Encoder_0/periph_data_3[11] 722 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 967 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 719 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 832 97
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 903 57
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 650 61
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 682 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 979 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 627 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[13] 861 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 987 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 827 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 406 327
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 806 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 537 127
set_location Controler_0/Command_Decoder_0/decode_vector[3] 714 49
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[34] 692 30
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1247 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1676 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 2007 69
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 711 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 2042 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[8] 924 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 609 19
set_location Data_Block_0/Communication_Builder_0/next_state_1[2] 1104 150
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_2_0_0_a2_0 700 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 765 75
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0[6] 732 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 793 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 860 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1569 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1068 253
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 798 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 909 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 662 52
set_location Controler_0/Command_Decoder_0/counter[30] 762 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1033 253
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 527 118
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 939 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 529 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 847 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[9] 1447 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1563 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 839 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 765 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 826 63
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1248 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 958 55
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 773 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 825 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 812 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 776 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 644 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 944 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 869 73
set_location Controler_0/gpio_controler_0/read_data_frame[1] 682 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 609 34
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 911 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 621 15
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 752 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 809 58
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1770 141
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 1236 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1525 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 717 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 937 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 996 60
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 593 54
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 879 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 913 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 511 129
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 422 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 744 123
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[10] 625 73
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 636 19
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 713 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 945 81
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 775 46
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[5] 725 54
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 798 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 798 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 881 91
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI0E541[20] 950 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 730 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[2] 939 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 658 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[7] 968 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14] 851 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 907 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 821 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1010 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[3] 912 75
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 689 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 881 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 510 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 618 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 2018 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 755 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7] 832 75
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 728 45
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 588 16
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 884 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 2174 117
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 865 70
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[5] 842 54
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 708 46
set_location Controler_0/Answer_Encoder_0/periph_data_9[10] 728 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 663 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 656 21
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 722 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 492 126
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 646 76
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 865 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 712 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 747 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 637 70
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1198 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 810 43
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 769 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 722 30
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[1] 1400 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1047 247
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 784 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 782 42
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0[4] 735 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 986 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 947 169
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1237 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 601 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 862 118
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 749 57
set_location Controler_0/gpio_controler_0/read_data_frame[14] 662 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[9] 880 79
set_location UART_Protocol_0/mko_0/counter[17] 443 154
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 610 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 216 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[13] 945 54
set_location Controler_0/gpio_controler_0/Outputs_6[3] 667 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 957 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIV9MC2 830 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 782 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 2116 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 935 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 740 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 673 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 838 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1759 127
set_location Controler_0/Answer_Encoder_0/periph_data_9[9] 737 57
set_location Controler_0/ADI_SPI_0/addr_counter[6] 787 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 838 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1676 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1299 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 496 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 932 61
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 655 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 924 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 805 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 676 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 854 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1381 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1762 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 685 22
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 1100 159
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 420 118
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 872 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 912 52
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1230 190
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 1218 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 803 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 886 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0] 719 33
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 693 18
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 556 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 669 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[10] 833 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 519 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1345 363
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 900 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 886 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 836 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 670 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 642 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 2152 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 667 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 637 25
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNIH29D1 676 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 720 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 918 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 818 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 913 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1001 57
set_location Controler_0/ADI_SPI_0/data_counter[24] 793 52
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 780 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 711 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[4] 930 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[34] 855 45
set_location Controler_0/ADI_SPI_1/addr_counter[5] 786 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 802 100
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1242 181
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 1210 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 604 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1710 123
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 854 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[18] 848 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[8] 1218 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1374 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 807 58
set_location UART_Protocol_1/mko_0/counter[21] 621 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1705 124
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 788 58
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 1135 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 494 127
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[12] 842 52
set_location Controler_0/ADI_SPI_1/counter[2] 731 34
set_location Data_Block_0/Communication_Builder_0/next_state[8] 1083 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 639 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 823 60
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 2005 175
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 802 58
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 690 18
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 864 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 686 24
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 748 46
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 706 58
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 642 45
set_location Controler_0/ADI_SPI_1/sdio_cl 750 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 841 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 1670 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 751 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 795 31
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 1453 58
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI7VV21 973 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 944 168
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[4] 903 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 716 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 728 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 995 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIEI291 905 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 967 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 963 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[15] 845 52
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI5TV21 865 51
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 712 24
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 639 45
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 1182 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 851 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1 910 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1051 247
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 744 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 2050 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1771 138
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 552 25
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 646 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 879 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 2082 336
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 894 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 2103 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 554 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1371 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 957 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 729 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 639 28
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 1131 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1033 252
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 873 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 631 24
set_location UART_Protocol_0/mko_0/counter[3] 429 154
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 884 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 2159 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1752 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 885 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 2057 69
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[7] 595 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[19] 880 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 894 55
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[10] 626 72
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 654 19
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 677 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 892 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 776 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 860 76
set_location Controler_0/ADI_SPI_0/addr_counter[15] 796 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 668 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1258 174
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10] 1470 198
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1498 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 943 168
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 1966 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1008 141
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n3 907 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 919 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 780 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1669 118
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4[0] 736 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1032 253
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 946 69
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 1159 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 825 64
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[2] 590 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1368 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 888 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[10] 876 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 548 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1343 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 793 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 804 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO 816 87
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 592 16
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 762 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 628 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 716 123
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 638 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[34] 979 49
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 752 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 572 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa 664 60
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIVMV21 854 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 860 63
set_location Controler_0/Answer_Encoder_0/periph_data[11] 735 54
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 932 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 621 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 2061 315
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1861 183
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[6] 654 7
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 1132 337
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 930 48
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 882 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 696 15
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 682 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 860 123
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1250 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1034 253
set_location Controler_0/Reset_Controler_0/un11_write_signal 699 63
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 698 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 918 52
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 628 69
set_location UART_Protocol_0/mko_0/counter[16] 442 154
set_location UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 762 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1673 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 920 144
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 655 48
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 619 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 717 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 715 34
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 656 52
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 709 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 943 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 805 58
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 745 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 612 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[9] 646 73
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[0] 746 42
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[10] 727 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 534 25
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 712 18
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 1140 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 291 192
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 885 64
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 739 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 505 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 506 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1807 142
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 1861 303
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[19] 928 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 988 61
set_location Controler_0/Answer_Encoder_0/periph_data[12] 734 54
set_location Controler_0/Command_Decoder_0/counter[8] 740 61
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 630 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 765 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1448 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 799 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 462 42
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 1210 151
set_location Controler_0/ADI_SPI_0/data_counter[14] 783 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 657 30
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[1] 797 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 2107 70
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 653 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 710 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6] 800 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 511 126
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 740 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 908 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 709 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 882 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 708 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 1353 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 952 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 718 34
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 652 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 851 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 610 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 813 109
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[7] 1084 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 780 24
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 1177 175
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 727 46
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 744 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 833 37
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 1155 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 864 118
set_location Controler_0/Command_Decoder_0/cmd_data_RNIOE531[13] 778 48
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[3] 846 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 705 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 679 70
set_location Controler_0/ADI_SPI_1/counter[6] 735 34
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[1] 681 69
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 695 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 921 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1090 283
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 697 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1012 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1369 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 798 79
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 643 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 932 82
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1241 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 823 57
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 724 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 546 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 614 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 792 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 662 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 914 60
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[2] 1398 103
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 924 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 817 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5] 1108 156
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1883 282
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 879 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 617 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 253 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 803 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 714 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6] 1183 174
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 929 48
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 745 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 600 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 1088 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1045 247
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 701 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[22] 934 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 837 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 918 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[3] 966 52
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 740 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 782 76
set_location Controler_0/Communication_ANW_MUX_0/DEST_3_Fifo_Write_Enable 840 42
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 651 21
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[13] 657 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 824 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 625 18
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 1131 151
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 564 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 913 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1382 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 936 52
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 601 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 892 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 734 124
set_location Controler_0/ADI_SPI_0/data_counter[28] 797 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 680 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 608 16
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[10] 881 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 781 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 943 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 710 25
set_location Controler_0/ADI_SPI_0/addr_counter[7] 788 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 791 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 568 19
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 889 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1572 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 777 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 629 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 487 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 223 228
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_RNO[13] 635 75
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI717O3[0] 654 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 866 63
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 638 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[11] 868 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 677 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1575 115
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 376 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 526 118
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 638 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 945 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 702 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 916 52
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 900 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 794 31
set_location Controler_0/gpio_controler_0/read_data_frame[10] 684 76
set_location Controler_0/ADI_SPI_1/state_reg[2] 767 37
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 900 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 868 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 637 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1408 96
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 679 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1074 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 714 124
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 736 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 963 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1267 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 823 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 610 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 2111 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 559 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 715 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 864 64
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 712 75
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37] 731 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[11] 944 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1043 244
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 918 145
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 1151 144
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10] 896 72
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 710 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 748 24
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 649 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 2153 73
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 1240 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 844 342
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 744 27
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 1250 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 660 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 500 127
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 692 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 810 64
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 663 46
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 790 60
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[0] 807 109
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 756 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 764 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 791 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23] 1077 165
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 749 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 950 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14] 769 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 530 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1395 97
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 878 54
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 599 16
set_location UART_Protocol_1/mko_0/counter[23] 623 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 741 124
set_location Controler_0/gpio_controler_0/Outputs_6[11] 638 75
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI1PV21 860 54
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 604 72
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 683 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1757 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 753 55
set_location Controler_0/Command_Decoder_0/state_reg_ns[6] 743 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 837 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 714 34
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 730 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 709 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 839 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1562 117
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 675 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 844 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 1112 157
set_location Controler_0/gpio_controler_0/Outputs_6[10] 645 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set 914 76
set_location Controler_0/gpio_controler_0/Outputs_RNO_0[4] 646 75
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 881 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28] 1088 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 998 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2129 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1351 115
set_location Controler_0/ADI_SPI_0/counter[1] 732 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 673 49
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 903 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1074 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 771 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 860 46
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[4] 793 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 808 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 406 291
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 1172 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 828 43
set_location Controler_0/REGISTERS_0/state_reg_ns[0] 744 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 889 55
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 739 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1783 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11 830 78
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 669 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 923 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 711 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 859 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 2040 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1 840 90
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 1185 151
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[25] 613 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 838 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 844 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 607 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 864 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 944 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18] 606 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 786 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 903 69
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n2 902 72
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 688 43
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[10] 643 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 801 22
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa 673 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1574 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 775 123
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 725 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 981 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 777 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 870 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 801 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 672 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 630 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 992 142
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[0] 659 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1760 124
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 783 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1448 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 857 78
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 709 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1584 114
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 716 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 819 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[0] 937 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 800 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 885 69
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 1181 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 689 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 714 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[20] 914 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2] 839 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[9] 921 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 809 61
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 573 16
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 888 82
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 663 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 825 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[9] 869 106
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 869 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2120 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 1125 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8] 802 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 724 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 809 52
set_location Controler_0/ADI_SPI_0/data_counter[18] 787 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 506 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1711 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 693 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 817 61
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 742 28
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 725 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1570 97
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 680 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1423 336
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 728 61
set_location Controler_0/Command_Decoder_0/cmd_data[13] 714 43
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 1130 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 659 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 991 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 616 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout 841 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 776 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 821 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 540 21
set_location UART_Protocol_0/mko_0/counter[20] 446 154
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 754 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1675 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 806 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 945 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 678 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 756 123
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 608 31
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 686 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 680 46
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 1221 160
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 652 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 714 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 834 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[11] 893 82
set_location Controler_0/Answer_Encoder_0/periph_data_9[2] 730 51
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 1189 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 2008 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 924 82
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 915 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 619 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1346 118
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI7J8M_0[17] 661 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1355 115
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 892 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 2105 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 825 88
set_location UART_Protocol_0/mko_0/counter[24] 450 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 858 76
set_location Controler_0/Command_Decoder_0/counter[31] 763 61
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 723 21
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 651 25
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 729 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[9] 871 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 832 76
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 958 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 678 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 881 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 788 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[23] 947 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 608 33
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 884 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 653 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 899 64
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 1085 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 901 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 515 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 2060 315
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1069 255
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 946 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22] 1063 165
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 620 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 704 45
set_location Controler_0/gpio_controler_0/state_reg[2] 694 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 915 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 826 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 832 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 996 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1257 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 979 55
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 901 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21] 618 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1670 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1070 253
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 687 19
set_location Controler_0/ADI_SPI_1/addr_counter[10] 791 37
set_location Controler_0/REGISTERS_0/state_reg_ns_a2[4] 693 42
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[0] 656 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 863 54
set_location Controler_0/ADI_SPI_1/counter[4] 733 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15] 866 180
set_location Controler_0/Answer_Encoder_0/periph_data_9[4] 726 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[9] 839 106
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 700 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[16] 931 55
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 653 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1786 277
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1387 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 872 91
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 782 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 559 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1776 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1732 124
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 746 63
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 731 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 747 123
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 1866 303
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 691 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 816 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 702 19
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 916 57
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 903 73
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 644 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1805 142
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 744 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1378 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1442 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 799 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 782 25
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 1242 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1085 283
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 937 169
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 770 25
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 726 21
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 675 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 968 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 529 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 776 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 623 19
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 682 6
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 652 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 667 60
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 1137 154
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1254 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 778 46
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 646 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 821 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 798 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 527 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 792 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 495 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 770 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 568 22
set_location Controler_0/ADI_SPI_1/addr_counter[27] 808 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 696 60
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 1233 175
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 701 60
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 801 55
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 1132 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 2153 72
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 712 58
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_24_i 763 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1755 133
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 699 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 738 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 665 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6] 802 72
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 733 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 874 70
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 924 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 819 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1390 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1882 282
set_location Controler_0/gpio_controler_0/read_data_frame[9] 672 76
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 720 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 675 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 667 16
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 558 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[6] 900 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 897 70
set_location Controler_0/Answer_Encoder_0/periph_data_9[1] 724 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 910 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 681 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[4] 916 82
set_location Controler_0/ADI_SPI_1/counter[3] 742 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 800 30
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 663 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1414 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 690 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 850 73
set_location Controler_0/gpio_controler_0/un3_write_signal 667 72
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[2] 759 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1796 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1079 253
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1230 189
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 843 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1717 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 521 118
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[10] 872 109
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 920 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1805 141
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 378 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 914 165
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 655 79
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1237 199
set_location Data_Block_0/Communication_Builder_0/next_state[13] 1112 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[3] 940 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 767 82
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 643 76
set_location Controler_0/Command_Decoder_0/counter[23] 755 61
set_location Controler_0/Answer_Encoder_0/periph_data_7[3] 712 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 956 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1035 244
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1349 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1809 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 793 48
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 788 63
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 663 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 871 58
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI91031 858 54
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 729 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 931 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1003 60
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 767 36
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIKV421[7] 765 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1758 133
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 2176 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1377 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 808 64
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 675 61
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 724 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 965 63
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 775 60
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 649 52
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 809 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[22] 909 58
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 792 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 868 118
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 803 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 735 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 2041 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 832 58
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 1180 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1370 117
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[3] 648 60
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 620 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 607 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1373 342
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 635 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 975 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 814 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 698 22
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 713 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 2042 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1082 283
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 799 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 849 336
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 872 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 603 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1446 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1407 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 680 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 990 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 1214 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 591 234
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 668 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 740 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8] 1164 171
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 709 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 846 43
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 935 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 828 109
set_location Controler_0/ADI_SPI_0/data_counter[29] 798 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 717 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 802 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 934 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 772 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 623 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1004 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 854 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1870 195
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 797 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 714 36
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.10.un52_inputs 613 75
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 1206 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 637 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 715 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 944 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 707 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[21] 857 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 897 55
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNITKV21 852 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[8] 1030 118
set_location Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 699 24
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 909 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 712 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1755 126
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 640 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[11] 897 82
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 720 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 684 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 880 76
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 902 64
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 1089 153
set_location Controler_0/gpio_controler_0/read_data_frame[3] 674 76
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1241 199
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[8] 596 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 642 22
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 782 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[10] 1367 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1780 181
set_location Controler_0/ADI_SPI_0/addr_counter[17] 798 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 507 130
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 789 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 954 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 674 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 648 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 702 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 678 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 934 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 698 201
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 868 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 497 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6] 836 75
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 1222 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 518 118
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 747 36
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 617 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 932 76
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 1882 181
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 779 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 503 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[2] 784 84
set_location UART_Protocol_1/mko_0/counter[7] 607 70
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 797 42
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 724 46
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 1716 202
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 900 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 661 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 852 82
set_location UART_Protocol_1/mko_0/counter[3] 603 70
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 1092 150
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI3RV21 840 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 814 63
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 568 16
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 772 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 804 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[5] 803 75
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 844 337
set_location Controler_0/ADI_SPI_1/counter[8] 737 34
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 880 72
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 962 51
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 624 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 683 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1371 118
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1244 181
set_location Controler_0/ADI_SPI_0/data_counter[20] 789 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 979 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 603 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 837 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 821 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 619 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1674 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 571 25
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[4] 1240 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[22] 943 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1676 117
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 697 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1236 180
set_location Data_Block_0/Communication_Builder_0/next_state_1[4] 1099 153
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 708 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 915 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 796 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[23] 848 52
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.9.un47_inputs 636 72
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1231 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 835 96
set_location Controler_0/gpio_controler_0/read_data_frame[7] 661 70
set_location Controler_0/Command_Decoder_0/Perif_BUSY 760 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 509 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 837 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 666 25
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 684 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[31] 900 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 774 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 789 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 644 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 968 63
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 718 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1341 118
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 820 37
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_i_a2 840 54
set_location Controler_0/Answer_Encoder_0/periph_data_7[1] 738 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 848 82
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 638 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto3_0 942 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 912 60
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 788 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1722 336
set_location UART_Protocol_0/mko_0/counter[11] 437 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 951 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 991 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1757 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 830 82
set_location Controler_0/Command_Decoder_0/counter[22] 754 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 895 64
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 923 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2[3] 761 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 679 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 953 115
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 1108 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 847 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[21] 944 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 2120 123
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI8KTD2[1] 657 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 615 31
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 1235 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 520 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 777 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1076 252
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[1] 938 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 824 37
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIRHVG[0] 732 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[3] 859 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_1[0] 787 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 566 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 685 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[30] 915 55
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1246 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 2157 69
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[3] 801 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 987 61
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 767 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 942 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1373 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 845 124
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 910 63
set_location Controler_0/ADI_SPI_0/data_counter[19] 788 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 823 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 832 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1570 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[15] 956 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 760 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 842 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 660 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 952 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 671 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 597 96
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 644 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 510 126
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1272 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 684 25
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 655 24
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 685 64
set_location Controler_0/Command_Decoder_0/state_reg[2] 735 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[33] 853 48
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 752 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 622 22
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 898 72
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI2G541[21] 943 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1078 256
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1344 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 766 124
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 879 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 813 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 930 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 2136 69
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[14] 664 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 750 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 853 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 1046 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1753 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 816 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 826 78
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 751 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 693 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 2011 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 618 18
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 921 69
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n1 909 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 2157 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 838 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 931 61
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[11] 659 7
set_location Controler_0/Command_Decoder_0/cmd_data[14] 708 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1976 69
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 1148 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 700 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 1071 151
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 693 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 613 22
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 915 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 786 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1674 123
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 1255 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 679 28
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13] 753 45
set_location Controler_0/ADI_SPI_0/addr_counter[5] 786 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 890 49
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 615 75
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 1967 103
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 1187 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 818 79
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 655 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[8] 920 82
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[2] 730 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 505 129
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 909 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 2046 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 994 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 690 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 767 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 730 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 672 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[8] 866 91
set_location Controler_0/Command_Decoder_0/cmd_data_RNIQDD81[13] 773 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[38] 858 55
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 692 55
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2 931 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 618 31
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1236 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 630 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[28] 975 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1084 283
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 702 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 1166 172
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 723 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1365 114
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 965 54
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 663 52
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 678 78
set_location Controler_0/ADI_SPI_1/addr_counter[0] 781 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[8] 833 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 851 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[13] 785 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1260 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 645 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 703 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 552 21
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[15] 767 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 825 36
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 727 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 700 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 641 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 2275 261
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 653 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[5] 969 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 824 46
set_location Controler_0/Communication_CMD_MUX_0/state_reg[1] 729 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9 882 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 764 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNIQT9F 845 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1761 60
set_location Controler_0/ADI_SPI_0/addr_counter[26] 807 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1038 244
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 512 118
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 791 33
set_location Controler_0/ADI_SPI_1/addr_counter[4] 785 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 1396 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 717 34
set_location Controler_0/ADI_SPI_0/data_counter[10] 779 52
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 789 60
set_location Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 721 27
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 1128 153
set_location Controler_0/Command_Decoder_0/counter[26] 758 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 1759 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1579 114
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 880 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 851 124
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 728 46
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2 766 45
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 751 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 669 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 889 82
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1758 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 953 225
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[21] 743 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[12] 965 51
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[9] 662 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1040 246
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[13] 789 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 708 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1076 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1759 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1017 141
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 901 82
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 1185 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 854 58
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 677 61
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 633 16
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 848 51
set_location Controler_0/Command_Decoder_0/counter[3] 735 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 921 49
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 687 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1194 172
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 703 30
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 951 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 847 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 633 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 513 126
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 735 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 520 118
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 885 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 329 309
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 851 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 633 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 536 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 737 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10] 1156 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 710 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 617 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 1131 150
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 847 51
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 718 61
set_location Controler_0/Command_Decoder_0/cmd_data_RNISFD81[14] 750 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1779 181
set_location Controler_0/ADI_SPI_0/state_reg[0] 761 49
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 708 57
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 641 82
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 654 69
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 1201 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1769 138
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 703 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_a3 857 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 707 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 918 61
set_location Controler_0/gpio_controler_0/read_data_frame_8_5_1[15] 645 78
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 772 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2301 255
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1828 180
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26] 1071 150
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2_RNI1QSO[4] 629 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 506 151
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 634 73
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 624 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 910 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 1134 150
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 648 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[17] 877 55
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 1162 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 1216 160
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 947 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 914 145
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1096 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 817 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[4] 907 78
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 681 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 841 45
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 700 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 2045 124
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 633 73
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 693 15
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 748 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIEI291 812 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 816 76
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 657 19
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 742 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[8] 837 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 691 48
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 1157 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 670 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 791 72
set_location Data_Block_0/Communication_Builder_0/next_state_1[9] 1094 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 655 21
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 716 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1604 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1370 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 852 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 951 55
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 707 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 931 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 907 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[15] 954 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 2047 159
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 683 64
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 851 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 812 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 909 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 842 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 699 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 839 82
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1281 192
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 1008 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 732 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1375 118
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 662 31
set_location Controler_0/Command_Decoder_0/counter[24] 756 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1073 253
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 818 57
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 644 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 701 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 687 30
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1227 189
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 657 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1266 193
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 921 70
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 649 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 692 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1060 246
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 883 52
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 654 18
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 720 31
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 755 45
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 870 73
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 644 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 700 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 698 15
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 1138 150
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 713 31
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 701 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 2078 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 843 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 846 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 2156 73
set_location Controler_0/gpio_controler_0/read_data_frame_8_sn_m6 666 72
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 627 72
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 755 42
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 653 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 667 18
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 736 55
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 885 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto3 866 60
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 937 70
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1245 199
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 917 57
set_location Controler_0/ADI_SPI_1/data_counter[28] 785 34
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 433 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 898 91
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 710 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 849 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 821 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1606 114
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 674 19
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 651 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[6] 920 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 826 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 990 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 832 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 855 52
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 724 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 642 28
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 650 21
set_location Controler_0/gpio_controler_0/Inputs_Last[9] 637 73
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0[2] 924 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 656 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 929 82
set_location UART_Protocol_0/mko_0/counter[13] 439 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 857 55
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1225 189
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 898 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 953 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 866 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1557 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 879 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1881 282
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 708 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1549 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 671 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 978 55
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 856 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[38] 939 48
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 678 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 703 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1673 123
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 802 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 936 169
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 706 54
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 691 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 811 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 638 25
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 954 48
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 801 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2118 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1564 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4 703 42
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG[0] 741 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1070 255
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 844 42
set_location Controler_0/Command_Decoder_0/state_reg[3] 743 52
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 731 43
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1193 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[29] 926 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1270 198
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 1184 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 820 97
set_location Controler_0/ADI_SPI_0/addr_counter[21] 802 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 692 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1265 193
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 905 57
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1239 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 656 24
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 852 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 854 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 828 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1759 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1773 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1042 243
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 943 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 844 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1040 253
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 781 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 847 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 761 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAP3R1[4] 983 69
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 643 81
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[11] 870 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1739 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 918 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 813 42
set_location Controler_0/ADI_SPI_0/divider_enable 735 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 913 166
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 882 49
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 704 60
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 1179 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1021 243
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 564 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1230 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 697 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 841 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 658 69
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK 758 45
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[4] 592 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 2154 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 930 76
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 423 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 787 82
set_location UART_Protocol_1/OR2_0 631 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2 906 48
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 872 70
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 934 48
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 678 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 851 228
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 938 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 793 73
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 552 24
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 603 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 691 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[10] 881 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 881 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 688 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 973 55
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 686 51
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 844 46
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 1145 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 769 82
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[9] 632 72
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 738 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 746 123
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 664 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 865 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 547 19
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[26] 614 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 624 19
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 1135 160
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 1094 160
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1283 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1222 292
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 689 15
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 600 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 755 82
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 663 33
set_location Controler_0/gpio_controler_0/read_data_frame_8[10] 684 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 716 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[5] 663 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 928 60
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 794 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 694 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 565 25
set_location UART_Protocol_0/mko_0/counter[0] 426 154
set_location Controler_0/gpio_controler_0/state_reg[4] 693 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 953 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 805 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1279 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 771 43
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_WE_i_a2 927 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 757 52
set_location Controler_0/Communication_CMD_MUX_0/state_reg[0] 722 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 927 64
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 647 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 557 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1006 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 822 46
set_location Controler_0/Command_Decoder_0/counter[0] 748 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 801 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[3] 653 60
set_location Controler_0/ADI_SPI_1/data_counter[18] 775 34
set_location Controler_0/Answer_Encoder_0/periph_data_9[8] 728 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1] 1879 180
set_location Controler_0/ADI_SPI_0/counter[3] 733 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[8] 916 55
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 648 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 705 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 917 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 556 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 642 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 562 16
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 717 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 770 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 936 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 910 64
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 726 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1761 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11] 822 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 908 49
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 603 30
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 688 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 809 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[26] 921 45
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 657 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 603 21
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 751 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 2047 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 958 64
set_location Controler_0/REGISTERS_0/state_reg[0] 755 52
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[0] 811 109
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 617 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1038 253
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 931 52
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 436 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 770 43
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 715 21
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0[1] 933 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 602 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 808 61
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 771 36
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 1184 151
set_location Controler_0/ADI_SPI_1/addr_counter[31] 812 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1784 181
set_location Controler_0/ADI_SPI_1/data_counter[0] 757 34
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 800 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 824 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 659 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[23] 938 55
set_location Controler_0/Command_Decoder_0/counter[6] 738 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[8] 900 58
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 1000 157
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 678 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 917 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1350 117
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_11_1 740 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 811 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 813 79
set_location Controler_0/Reset_Controler_0/un15_write_signal_0_a2 667 63
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[3] 737 42
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 788 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1735 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 939 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 682 43
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[13] 661 7
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 971 49
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 782 60
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 774 57
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[4] 830 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 1114 157
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 836 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 983 55
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[3] 758 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[9] 908 91
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 737 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 827 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 606 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[6] 938 75
set_location Controler_0/ADI_SPI_1/counter[7] 736 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 958 79
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 652 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 604 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 621 25
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 756 48
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 1128 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 859 123
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 871 51
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 688 16
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 727 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 680 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 611 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25] 1070 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1088 283
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2 764 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 517 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1019 141
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 697 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 1419 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 711 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 811 49
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 751 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 884 69
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[36] 694 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[37] 973 49
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 703 54
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 696 54
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 639 270
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 700 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 1249 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 810 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[21] 942 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 1091 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 934 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 810 63
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI7J8M[17] 665 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 527 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[4] 878 51
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 655 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 941 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1393 97
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 685 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 614 234
set_location Data_Block_0/Communication_Builder_0/next_state[11] 1099 150
set_location Controler_0/gpio_controler_0/state_reg[3] 695 52
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 628 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 806 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 783 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[10] 860 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 794 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 865 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 739 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1410 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 810 76
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 695 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[9] 853 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 951 58
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[25] 673 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 493 126
set_location Controler_0/gpio_controler_0/un16_write_signal_2 686 69
set_location Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable 723 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 855 75
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[31] 679 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 972 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1672 123
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 727 31
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n2 759 63
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 819 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 618 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 507 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8] 828 81
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 2009 307
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 818 37
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[0] 724 54
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 790 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 571 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 944 60
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 748 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1587 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 524 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout_RNIICUL 806 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 720 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 712 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 682 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 758 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 774 46
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 1095 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 937 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 786 31
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 706 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1391 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 990 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 871 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_o2_0 822 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 800 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 893 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 918 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 549 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1758 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 557 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 874 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1760 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 783 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1375 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 937 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1756 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[2] 937 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 664 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1379 118
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 745 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 871 49
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 729 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 829 61
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 656 81
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[4] 723 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 794 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1372 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 929 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 514 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 838 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 694 22
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 745 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[8] 829 109
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 892 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 644 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 701 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 936 168
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 819 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1052 247
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 940 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 2043 145
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 596 16
set_location Controler_0/gpio_controler_0/Inputs_Last[10] 613 76
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1243 199
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 563 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 718 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 798 72
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 739 55
set_location UART_Protocol_1/mko_0/counter_5_axb_4 627 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 705 22
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 764 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 743 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 690 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1] 817 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 865 54
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 637 19
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 768 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 854 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 983 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 634 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1771 139
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 704 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 600 18
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 745 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 1164 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 876 52
set_location Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4] 683 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1752 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 605 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 643 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27] 1091 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 545 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 730 57
set_location UART_Protocol_0/OR2_0 589 54
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 750 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 663 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 736 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 821 37
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 796 42
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[1] 589 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 925 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 976 52
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_0 685 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 2158 72
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 825 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 819 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 778 28
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 655 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 814 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2] 1110 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 907 90
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 709 18
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36] 731 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 900 51
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 822 49
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 595 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 924 70
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 554 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 619 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 696 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 914 166
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 828 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 955 226
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[6] 638 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 498 126
set_location Controler_0/Command_Decoder_0/cmd_data_RNI8COE1[16] 656 72
set_location Controler_0/REGISTERS_0/state_reg[1] 693 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 817 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 703 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 682 46
set_location Controler_0/Answer_Encoder_0/periph_data_7[11] 713 63
set_location Controler_0/ADI_SPI_1/state_reg[0] 766 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 855 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1349 91
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 698 63
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 766 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 898 51
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[0] 887 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 778 82
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 724 64
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[13] 642 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 805 28
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[0] 657 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 861 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 700 45
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 699 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1327 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1032 252
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 1246 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 514 124
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 1507 310
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 866 51
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 907 63
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 723 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 608 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1726 336
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 566 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 971 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 802 28
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 722 43
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 646 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 818 49
set_location Controler_0/ADI_SPI_0/data_counter[8] 777 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 722 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 711 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 847 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 2046 124
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 727 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 801 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 861 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 859 55
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[12] 664 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 1175 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1009 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 825 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 804 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 944 169
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIB3031 961 51
set_location UART_Protocol_0/mko_0/counter[7] 433 154
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 780 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 942 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 874 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 667 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 684 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[11] 840 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[1] 929 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 702 34
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 659 19
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt 715 51
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 708 48
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[4] 877 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1042 253
set_location Controler_0/Command_Decoder_0/decode_vector_12_5dflt 717 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 927 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 613 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 833 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 407 291
set_location Data_Block_0/Communication_Builder_0/next_state_1[13] 1107 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 2164 64
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[10] 625 72
set_location Controler_0/ADI_SPI_1/addr_counter[23] 804 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1387 114
set_location Controler_0/Reset_Controler_0/state_reg_RNO[0] 687 51
set_location Controler_0/Command_Decoder_0/counter[25] 757 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16 829 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 919 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1565 97
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 814 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 926 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 1134 336
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[2] 933 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 543 21
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIJNTP3[12] 663 75
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 732 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 947 64
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 750 63
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1241 153
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 1187 172
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24] 1079 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 973 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 615 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 679 21
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 678 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 761 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1602 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 933 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 876 91
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 723 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 697 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 770 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[11] 679 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 494 126
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 1096 160
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1224 175
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38] 728 21
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[0] 671 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 877 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 864 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 547 21
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 855 72
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 718 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 822 37
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[37] 658 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 612 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 752 27
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 651 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 914 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 628 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1572 115
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 689 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 563 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 945 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 1154 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 868 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 709 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 714 58
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 1191 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 883 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 564 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 632 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1238 199
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 846 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 950 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 671 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 179 150
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 1131 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 510 129
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 755 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 942 169
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 1083 151
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 1243 175
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 572 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[12] 922 45
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 872 72
set_location Controler_0/gpio_controler_0/read_data_frame_8[14] 662 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 669 18
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 787 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[6] 918 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1000 58
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 692 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 2167 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 836 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1600 115
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 602 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 505 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 717 25
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 827 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 977 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1567 97
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[14] 764 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 750 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 828 48
set_location Controler_0/ADI_SPI_1/data_counter[5] 762 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 773 55
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 761 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 850 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 668 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 853 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1752 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1761 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1077 256
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 702 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 713 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 690 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 944 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 618 15
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 654 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 802 64
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 749 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[22] 861 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 2112 70
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 699 54
set_location Controler_0/gpio_controler_0/read_data_frame_8_sn_N_5_i_i_o2 694 75
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 453 153
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 879 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 946 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 676 153
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 440 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1039 253
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[3] 759 42
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6 699 42
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 1183 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[16] 886 55
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1250 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNICEDJ1[0] 798 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 858 117
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 653 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 669 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 860 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 678 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 838 49
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[24] 672 7
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 1078 151
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1236 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 506 309
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 826 76
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 777 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[24] 924 49
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 896 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 626 78
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 695 15
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 2002 142
set_location Controler_0/ADI_SPI_0/addr_counter[28] 809 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 638 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 989 61
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 1129 154
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO 721 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[14] 957 51
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 878 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 712 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 619 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 543 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1455 57
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 752 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 707 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 505 117
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[6] 919 48
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 1218 160
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 937 49
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 1074 150
set_location UART_Protocol_1/mko_0/counter[6] 606 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 786 24
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 710 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 658 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 610 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1260 192
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 911 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 892 37
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 747 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 874 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 703 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[5] 917 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 862 49
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 734 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1225 198
set_location Controler_0/gpio_controler_0/read_data_frame[6] 680 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 923 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 708 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 790 75
set_location UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 903 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 575 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1752 141
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 656 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 886 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 701 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 855 49
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 1145 151
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 644 52
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 718 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1346 114
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 1164 172
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 1098 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 803 55
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 885 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 1399 103
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 853 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 799 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 681 43
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 686 64
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 890 72
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 657 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[18] 974 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 646 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 794 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 101 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1401 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 701 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 842 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 608 19
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 676 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 2046 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 793 60
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[0] 809 109
set_location Controler_0/Command_Decoder_0/decode_vector_12_3dflt 714 48
set_location Controler_0/ADI_SPI_0/addr_counter[0] 781 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 668 27
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 902 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 828 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 2151 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 773 28
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 908 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 869 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 2051 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 558 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[4] 896 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 1090 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 916 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[10] 2170 64
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 931 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 703 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 859 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 894 64
set_location Controler_0/ADI_SPI_0/addr_counter[4] 785 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 926 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 634 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 703 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 785 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1085 274
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 694 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 895 118
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 692 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 2147 70
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[4] 866 109
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[4] 763 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[1] 929 54
set_location Controler_0/Reset_Controler_0/un16_write_signal_0_a2 666 63
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 933 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 662 48
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 722 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 1760 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 638 24
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 764 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 716 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 758 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 612 19
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 719 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1571 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 787 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 788 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26] 1076 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 924 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 621 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 601 30
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 910 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 773 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[0] 949 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 678 46
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 655 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1639 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1356 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[2] 919 72
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 895 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1754 132
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 748 49
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 571 16
set_location Controler_0/ADI_SPI_1/state_reg[1] 757 37
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 690 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[9] 930 75
set_location Controler_0/ADI_SPI_0/state_reg_RNIKQGI1[4] 764 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1229 192
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 681 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 907 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 2156 72
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 705 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1278 193
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 645 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 469 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 492 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 752 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1386 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 728 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 783 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1342 118
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 657 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 720 123
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 823 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1362 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1369 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1366 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 702 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[4] 942 75
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 1128 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1754 123
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 1160 151
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[20] 608 52
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 613 235
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 917 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 665 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 822 57
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 784 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 657 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 2046 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 902 91
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 768 60
set_location UART_Protocol_0/mko_0/counter[4] 430 154
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[0] 1096 150
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 674 55
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 782 57
set_location UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 562 28
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 901 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1063 246
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 656 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 997 142
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 682 64
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n1 757 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 723 27
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0 694 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1383 115
set_location Controler_0/ADI_SPI_1/addr_counter[17] 798 37
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[9] 647 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 1169 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 842 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29] 1090 150
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 613 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 1138 336
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9_0 947 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 1082 261
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 541 22
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 897 63
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 731 61
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[2] 665 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 718 22
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[10] 658 7
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 866 55
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 772 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 726 123
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 689 49
set_location Controler_0/Command_Decoder_0/decode_vector_12_7dflt 718 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1031 336
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[8] 792 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 712 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 681 78
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1497 180
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 906 69
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 781 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1035 247
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0] 1186 174
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 707 61
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 657 52
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 813 36
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 1633 235
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 699 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 771 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 839 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 715 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 1130 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1671 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 639 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 679 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1373 118
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 1248 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1367 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1083 274
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 1091 153
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 560 24
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[30] 708 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 861 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 819 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1360 115
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1195 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1444 105
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[2] 918 51
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[17] 605 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 634 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 2048 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1567 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1864 183
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 618 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[29] 884 51
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[5] 778 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 938 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1043 253
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1297 115
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 597 54
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[5] 773 49
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 619 31
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 768 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 843 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 637 27
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 741 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 737 70
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 656 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[24] 864 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 560 22
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 1081 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 698 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 699 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 770 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1824 253
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 631 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15] 850 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 873 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 757 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 820 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 908 70
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[18] 739 42
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 1147 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 719 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1041 246
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 636 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1381 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1076 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 791 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 781 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 919 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 615 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[8] 942 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 679 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7] 807 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1704 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 916 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 606 19
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 569 16
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 780 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 933 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 636 22
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 1233 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 933 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 643 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2298 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 880 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 762 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 2152 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 699 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 840 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 949 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 739 123
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 771 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 929 61
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 783 60
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 651 52
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 654 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 824 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 777 76
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 921 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1735 114
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 668 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 666 169
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 669 27
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 756 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 630 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 704 34
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 743 43
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 782 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 1335 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 843 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 839 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 695 42
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 637 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 808 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 848 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 925 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 798 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1077 252
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNIH29D1 563 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 808 109
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 720 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 841 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 919 166
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 655 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1202 261
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 758 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 572 19
set_location UART_Protocol_0/mko_0/counter[21] 447 154
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 695 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 823 76
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 720 55
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 919 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 984 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 2148 70
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 759 48
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 904 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 653 21
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 729 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 690 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 809 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1205 261
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 553 27
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[5] 864 79
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[6] 1170 109
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[3] 1167 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 691 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 655 60
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 658 58
set_location Controler_0/gpio_controler_0/read_data_frame[8] 688 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 1034 256
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[5] 926 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 852 91
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 899 72
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[11] 619 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 867 55
set_location Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable 731 27
set_location Controler_0/ADI_SPI_1/addr_counter[3] 784 37
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 957 48
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 1197 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 2115 64
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 679 52
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG_0[0] 735 42
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 606 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 2103 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[27] 969 48
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 867 51
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 653 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 898 118
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 652 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1302 114
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 833 85
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 642 82
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 1754 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 798 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9] 811 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 841 70
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1239 180
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 691 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 753 63
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 625 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 505 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 648 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 926 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 819 58
set_location Controler_0/gpio_controler_0/Outputs[12] 663 76
set_location Controler_0/Command_Decoder_0/decode_vector[0] 716 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 768 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 645 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 767 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 716 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 901 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto3_0 864 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17] 851 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 961 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 689 21
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 887 73
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 777 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 553 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 626 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[4] 852 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 914 49
set_location Controler_0/Command_Decoder_0/cmd_data[15] 715 43
set_location Controler_0/gpio_controler_0/Outputs_6[6] 660 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 504 126
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 749 34
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[9] 645 72
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 882 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 638 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 652 60
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35] 743 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 856 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 960 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[10] 2271 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 978 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2 791 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 855 82
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1] 1170 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 970 234
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[4] 777 49
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 1213 160
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[4] 769 49
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 680 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 787 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 530 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 601 18
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 1639 208
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 633 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 640 70
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 660 60
set_location Controler_0/Command_Decoder_0/counter[19] 751 61
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI6K541[23] 841 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 974 49
set_location Controler_0/Answer_Encoder_0/periph_data_2[13] 715 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 774 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 1216 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[16] 918 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 2134 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 685 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 812 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 850 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 885 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[12] 935 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 2158 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1024 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9] 849 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1205 183
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 622 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[22] 882 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 773 43
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 652 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_a2 837 96
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[6] 594 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 942 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 801 64
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 647 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 913 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 625 22
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 564 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 2265 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 792 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 985 57
set_location Controler_0/gpio_controler_0/un7_read_signal 663 72
set_location UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 552 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 863 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1752 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1015 141
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 654 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 542 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 645 16
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 689 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 926 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 747 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 672 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 891 37
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 664 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2] 819 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 601 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 827 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 919 144
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 561 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1753 127
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[6] 754 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 913 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1337 118
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[6] 750 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[3] 870 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 697 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 705 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 655 27
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[11] 681 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 680 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 2122 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 606 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1541 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 574 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 549 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 618 25
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 657 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1718 363
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 692 28
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 2011 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 979 54
set_location Controler_0/Reset_Controler_0/un14_write_signal_0_a2 665 63
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 806 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 2113 64
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1234 190
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[5] 1169 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 851 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1343 118
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 922 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 687 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 694 45
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 748 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1269 198
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 939 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 602 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 819 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1199 184
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 2149 165
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 913 57
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 949 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 260 291
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 915 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 989 58
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[3] 674 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1057 247
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[20] 914 58
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38 743 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 687 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 946 169
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[23] 734 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 863 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1100 282
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 721 43
set_location Controler_0/ADI_SPI_0/state_reg[2] 762 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 956 225
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 869 49
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 669 52
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 719 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 607 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 2004 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 785 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1294 115
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 558 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[38] 958 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4] 821 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1760 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 823 63
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 942 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1 912 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQ83R1[0] 957 69
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 748 34
set_location Controler_0/ADI_SPI_0/addr_counter[16] 797 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 690 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 2049 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1545 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_1 780 69
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 679 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 646 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 872 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1786 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 972 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 668 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 663 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 859 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 644 25
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI91031 958 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 975 58
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 743 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 779 58
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 1756 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1569 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 818 72
set_location Controler_0/ADI_SPI_0/write_read_buffer 763 46
set_location Controler_0/Command_Decoder_0/counter[1] 733 61
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[6] 664 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 631 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 856 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 814 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 695 31
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.9.un127_inputs 637 72
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 654 25
set_location UART_Protocol_0/mko_0/counter[5] 431 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1382 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 217 255
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 842 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 822 43
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 609 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 846 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 614 18
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 660 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 939 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 404 291
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 887 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 797 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 717 22
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 702 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1002 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 851 58
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 1196 175
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 645 52
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 771 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 915 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 683 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 667 31
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 730 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 818 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2[5] 766 51
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 1138 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 681 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 801 73
set_location Data_Block_0/Communication_Builder_0/next_state_1[8] 1080 153
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21] 601 171
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 853 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 692 45
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 654 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/un1_re_set6_i_o2 849 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 771 22
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 628 73
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI6ITD2[0] 649 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 877 43
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[1] 932 58
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1242 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1334 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 779 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1293 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 793 82
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2_0[3] 935 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 863 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 840 57
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 706 57
set_location Controler_0/Command_Decoder_0/counter[2] 734 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 850 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 628 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 820 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 858 46
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 902 63
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0] 695 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 961 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 820 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 617 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1758 126
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 775 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 859 64
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 709 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 837 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 973 70
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 559 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 2047 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 890 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 793 55
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[8] 692 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 853 46
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 772 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 1034 247
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 804 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 858 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 822 64
set_location UART_Protocol_0/mko_0/counter[23] 449 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 867 91
set_location UART_Protocol_1/mko_0/counter[8] 608 70
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 653 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 709 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9 850 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1339 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[5] 970 55
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 571 27
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 691 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 864 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 792 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1723 336
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 830 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1808 141
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 936 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 890 37
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0] 692 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 897 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 730 70
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 554 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 845 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1787 180
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[30] 853 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1642 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 899 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 620 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1031 244
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 901 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 604 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 687 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[10] 809 100
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 1244 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 684 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 835 82
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 761 55
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 1177 172
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1277 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 2102 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 930 52
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 560 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 896 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 945 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1016 141
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[10] 1102 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 2118 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 802 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 820 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 655 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 836 82
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[10] 641 78
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 590 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 624 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 570 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 900 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 813 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[5] 879 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 846 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[13] 939 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 680 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1704 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 835 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1135 363
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 680 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[8] 2230 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 648 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 1214 118
set_location Controler_0/gpio_controler_0/un11_read_signal_4_0_a2 706 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 972 57
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 747 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 2133 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 515 309
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1716 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 722 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1573 115
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 721 57
set_location Controler_0/REGISTERS_0/state_reg[5] 744 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 938 169
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 697 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1728 135
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[20] 951 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1391 114
set_location Controler_0/ADI_SPI_1/addr_counter[1] 782 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[9] 955 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[28] 935 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 834 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 846 82
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[30] 678 7
set_location Controler_0/gpio_controler_0/un23_read_signal_0_a2 668 72
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 709 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[8] 926 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 542 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 835 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 711 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 647 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 799 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 852 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[9] 1448 124
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1101 153
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 686 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1388 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 884 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 849 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 997 61
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[19] 667 7
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 686 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 943 60
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 690 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 495 126
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 921 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 472 126
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 978 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1755 142
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 701 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 955 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1761 127
set_location Controler_0/Reset_Controler_0/state_reg_ns[0] 684 51
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 652 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 861 118
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[4] 1357 106
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 737 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1075 256
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 614 27
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 937 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 861 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 966 70
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1199 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 514 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 783 61
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 850 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 769 124
set_location Controler_0/Answer_Encoder_0/periph_data[13] 766 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 661 61
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 630 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 599 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 617 22
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 695 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[11] 1035 115
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8] 1173 171
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 268 144
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[5] 640 78
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 848 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 772 82
set_location Controler_0/ADI_SPI_0/addr_counter[11] 792 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 863 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 551 22
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 671 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 833 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[28] 869 52
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 1227 174
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[10] 721 69
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 689 30
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 694 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[29] 923 45
set_location Controler_0/ADI_SPI_1/addr_counter[24] 805 37
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 655 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 955 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 961 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1878 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 803 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_o3 852 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1271 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 770 124
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 425 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 2116 70
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 795 58
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 745 58
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 625 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[8] 906 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2119 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 815 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_2 739 96
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 685 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 2049 124
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 620 28
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 1186 172
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1231 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1078 253
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[7] 872 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 633 25
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 713 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[27] 927 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 821 63
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 687 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1590 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 899 118
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 753 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1081 274
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[3] 722 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 945 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 923 73
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[18] 666 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 876 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 715 18
set_location Controler_0/Command_Decoder_0/counter[17] 749 61
set_location Controler_0/Command_Decoder_0/decode_vector_12_2dflt 714 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 950 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 917 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 729 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 638 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 916 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 569 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 2156 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1599 115
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1224 190
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 686 46
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2 851 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12] 849 78
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 599 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 853 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 626 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 810 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 786 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 929 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1004 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 802 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[7] 919 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 681 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2] 803 81
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 763 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 871 90
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 662 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 895 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 710 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[12] 830 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[31] 858 45
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 1133 151
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 716 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto3 944 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 714 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1336 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 878 57
set_location Controler_0/ADI_SPI_0/data_counter[31] 800 52
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 766 55
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 666 55
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 1201 262
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 791 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 927 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 978 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[27] 870 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 923 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1275 193
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 661 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 2080 166
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 642 76
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 810 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 607 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 883 64
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[3] 670 78
set_location Controler_0/gpio_controler_0/read_data_frame_8[11] 678 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 897 118
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 889 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 891 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 943 109
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 912 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 642 24
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 784 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 936 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1286 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 912 145
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 683 27
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 678 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 514 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 512 150
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 657 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 654 46
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 1165 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1787 181
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 729 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 795 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 691 45
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 670 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1675 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 918 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 717 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 639 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 905 64
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 677 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 843 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 774 123
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 865 58
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 906 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 901 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 1213 118
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 675 58
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 606 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1] 826 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 895 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 688 21
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 667 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 704 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1256 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 785 31
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 801 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 980 49
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1280 192
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 654 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 797 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3] 1175 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 848 336
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 883 54
set_location Controler_0/Answer_Encoder_0/cmd_CDb_2 728 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 925 60
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 657 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 686 28
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 723 43
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34] 720 18
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 802 54
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 695 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 877 117
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[32] 904 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6] 788 81
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 1143 145
set_location Controler_0/Reset_Controler_0/un9_write_signal_1 706 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_1[3] 832 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[36] 978 49
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 684 55
set_location Data_Block_0/Communication_Builder_0/next_state[7] 1090 153
set_location Data_Block_0/Communication_Builder_0/next_state[1] 1100 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 2117 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 648 21
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[4] 933 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[1] 849 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 661 48
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 776 49
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 671 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 954 192
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 930 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 511 127
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 965 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1372 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 704 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 775 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 786 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[4] 901 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 808 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 921 75
set_location UART_Protocol_0/mko_0/counter_5_axb_4 420 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 833 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6] 835 75
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 573 28
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 781 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 735 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[10] 620 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 1468 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 613 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 831 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 679 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1548 106
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 652 82
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 1150 150
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[22] 610 52
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 622 28
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1113 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 799 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 921 63
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ 728 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 617 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 706 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 801 79
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 716 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 924 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 627 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 932 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[11] 534 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 811 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 2146 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 853 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 1825 252
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 820 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1240 192
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 940 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 962 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 658 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 686 22
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 1877 253
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4_0_a2 919 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 877 57
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 1137 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 921 73
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 670 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 846 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 828 97
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 642 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[13] 894 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 744 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1194 184
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 730 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 612 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 787 64
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIVMV21 948 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 844 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1556 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 590 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1056 247
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 1101 282
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 799 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 626 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 845 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 549 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 844 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 986 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[8] 1555 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 996 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 970 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 947 70
set_location Controler_0/ADI_SPI_1/addr_counter[2] 783 37
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[38] 661 24
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[9] 644 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 780 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 666 49
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 898 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1077 253
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 544 22
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 1139 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[9] 646 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 931 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 844 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 867 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 656 28
set_location Controler_0/ADI_SPI_0/state_reg[4] 760 49
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 667 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[11] 1042 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 827 58
set_location Controler_0/gpio_controler_0/read_data_frame[15] 689 76
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 1495 184
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 891 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[11] 968 52
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO_0[10] 749 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 710 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 914 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 848 49
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 859 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 692 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 1037 246
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 995 58
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 664 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 754 123
set_location Controler_0/gpio_controler_0/Counter_RF_Input 671 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 617 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 822 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9_2_0 959 60
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 1460 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 663 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 697 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 999 58
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 808 54
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 795 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 574 19
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 1247 175
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[38] 938 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22] 930 165
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 836 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 533 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 923 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 992 55
set_location Controler_0/ADI_SPI_0/busy 758 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1377 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 793 63
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 1082 151
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 969 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 794 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1547 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[8] 948 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 1095 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1084 274
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 746 43
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 798 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 660 24
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 560 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 788 76
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 650 69
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0_a2_0_0[1] 843 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 878 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 620 30
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 1129 151
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 753 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 793 64
set_location Controler_0/ADI_SPI_1/write_read_buffer 756 43
set_location Controler_0/gpio_controler_0/Outputs[15] 669 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 407 292
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1058 247
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1863 256
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[10] 1164 109
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 686 55
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 726 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 870 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 791 31
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 556 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 946 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 822 61
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 767 43
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 1190 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[26] 866 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1566 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 882 117
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 1217 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 869 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 770 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 541 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 649 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 956 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 922 49
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 692 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 806 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 1467 99
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 941 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 989 261
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 856 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 679 43
set_location Controler_0/Command_Decoder_0/state_reg[7] 739 49
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 599 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 505 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 612 16
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 601 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9] 1166 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 792 58
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 667 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 543 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 795 22
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 655 25
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 1189 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 712 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 918 165
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 700 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1522 180
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 966 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 650 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 818 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1444 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 782 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 829 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1870 196
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 794 79
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 735 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 678 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 642 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 988 58
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 664 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1191 184
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 687 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 779 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 948 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 926 60
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[8] 638 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 927 60
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 760 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 828 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 644 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 2162 64
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 681 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 631 21
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[1] 845 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 2166 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 2057 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 841 57
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[14] 668 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 914 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1292 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 797 75
set_location Controler_0/Reset_Controler_0/un1_write_signal_4 663 63
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 643 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9] 845 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 615 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 813 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 663 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 719 61
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 1095 160
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 707 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 982 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 1397 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 766 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 772 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 710 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 706 46
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 638 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 764 75
set_location Controler_0/Command_Decoder_0/state_reg[8] 737 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 888 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 704 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 817 63
set_location Controler_0/ADI_SPI_0/counter[7] 727 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 949 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 683 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[15] 956 52
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 768 58
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 718 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 844 124
set_location Controler_0/Reset_Controler_0/un9_write_signal 707 63
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[8] 1172 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 831 64
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 865 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1804 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1036 244
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 725 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 884 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 782 58
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 708 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 640 198
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 723 61
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 692 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[24] 915 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9_0 867 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 985 58
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 710 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 666 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1552 96
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 776 48
set_location Controler_0/ADI_SPI_1/addr_counter[13] 794 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 948 79
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_1[0] 723 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 846 58
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 556 25
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 1178 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 800 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 1173 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1274 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 607 18
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 787 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 500 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 934 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 679 48
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 796 54
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 749 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 644 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[8] 1165 106
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[7] 669 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 569 22
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 731 46
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 817 36
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 722 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 2168 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 783 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1389 114
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 604 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 709 34
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 619 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1594 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 593 234
set_location Controler_0/Answer_Encoder_0/periph_data[4] 725 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1032 244
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2_0 670 63
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[2] 775 48
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 612 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[27] 953 52
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 571 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1267 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 506 117
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 846 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1078 252
set_location Controler_0/ADI_SPI_1/addr_counter[29] 810 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 654 58
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 591 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 1069 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1803 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 760 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 772 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 1462 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 436 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 915 166
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[20] 760 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 805 76
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 1211 150
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[5] 720 69
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[2] 848 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 663 48
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 692 15
set_location Controler_0/ADI_SPI_0/addr_counter[3] 784 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 995 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 776 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[17] 903 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout 908 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 1092 279
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 718 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 665 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1006 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 548 24
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 841 46
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 673 18
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 662 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 822 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 890 55
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 686 19
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 636 18
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 1101 159
set_location UART_Protocol_0/mko_0/counter[6] 432 154
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 756 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[3] 924 81
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIP3VU 755 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 811 57
set_location UART_Protocol_1/mko_0/counter[15] 615 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 920 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 926 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 879 52
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[6] 865 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 819 36
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 565 16
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 595 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[1] 925 55
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 694 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 810 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 776 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1036 253
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 841 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 649 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 666 57
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 765 36
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 693 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1033 244
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 649 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 885 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 857 58
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1224 189
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 559 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1_0 788 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 703 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1340 118
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 655 82
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 1183 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 945 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 627 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 633 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1_1 841 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 800 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 1098 282
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 839 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 510 130
set_location Controler_0/Command_Decoder_0/decode_vector[7] 718 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 621 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 827 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 629 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 952 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 896 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 797 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 768 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 762 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[9] 1082 154
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 629 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[18] 960 54
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 555 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1083 283
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 825 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 300 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 652 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 875 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[1] 884 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 660 25
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 675 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 1394 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 853 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 622 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[5] 902 78
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 919 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 555 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 726 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 1939 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 555 16
set_location Controler_0/ADI_SPI_0/addr_counter[18] 799 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1384 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1808 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 857 46
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 796 57
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 733 43
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 651 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 826 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[10] 1558 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 632 18
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 696 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 951 43
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 790 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 938 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 922 145
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 721 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 945 169
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 882 315
set_location Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 795 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 954 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24] 1069 150
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 656 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[0] 932 55
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_RNO[5] 926 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 701 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 863 55
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 774 48
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 1145 154
set_location Controler_0/gpio_controler_0/Outputs[11] 638 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 861 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 666 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[15] 782 75
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 926 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 563 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 818 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 799 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 2043 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 796 64
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 624 72
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 735 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 788 75
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 698 27
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_5_0 690 69
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 868 51
set_location Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8] 753 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 960 49
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[8] 641 75
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 667 9
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[8] 804 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 875 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 880 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 917 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 915 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 519 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 817 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 620 25
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 665 46
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 1097 160
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 789 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[17] 963 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 636 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1849 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 613 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 727 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[0] 881 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1373 117
set_location Controler_0/Answer_Encoder_0/periph_data_9[13] 731 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 649 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 943 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 668 18
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 570 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 714 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_0_o3 858 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 609 21
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 749 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 901 51
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 899 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 1168 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 893 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 915 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 858 58
set_location Controler_0/ADI_SPI_0/data_counter[4] 773 52
set_location Controler_0/Answer_Encoder_0/periph_data[5] 723 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 654 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3] 1112 156
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 686 57
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 643 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[39] 961 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 296 192
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 1102 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 554 22
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 637 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[10] 656 57
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 736 64
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 680 6
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1257 183
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 973 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 916 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[9] 814 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1560 97
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 719 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 641 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1042 246
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 541 25
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 553 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 843 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 547 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 250 150
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 688 64
set_location Controler_0/Reset_Controler_0/un10_write_signal_0_0 661 63
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 649 64
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 659 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[36] 917 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 891 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 793 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 767 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[26] 862 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 713 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 794 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[21] 859 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1361 115
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 650 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[10] 620 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 949 82
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 990 157
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIB57O3[1] 655 72
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 746 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1567 115
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 639 69
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 1181 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 914 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 549 21
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 732 43
set_location Controler_0/ADI_SPI_0/counter[6] 726 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 865 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1543 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1081 283
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 823 36
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 556 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 914 52
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 745 36
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 597 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 1172 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1189 184
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[21] 609 52
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[0] 669 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 992 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 981 49
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 690 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 630 27
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 949 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1224 198
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 748 48
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 700 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1396 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 952 180
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 849 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1495 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 606 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 649 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 2130 63
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 733 48
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 710 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[9] 1352 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 733 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 874 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 645 21
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 674 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 912 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 697 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 2140 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 895 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 2406 255
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 778 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 830 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 800 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 735 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 819 48
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 889 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 675 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1868 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1202 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 518 115
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1251 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1277 336
set_location Controler_0/REGISTERS_0/state_reg[2] 687 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0 856 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 874 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50_i_a2[13] 630 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 681 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 825 49
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 641 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 517 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 986 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 985 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 858 82
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 721 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 879 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 963 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 890 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 880 73
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 803 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1592 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 802 61
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 759 55
set_location UART_Protocol_0/mko_0/counter_3_i_0_a2_RNI1QSO[4] 421 153
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 614 75
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[3] 770 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 738 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 2181 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 817 58
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[3] 774 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1440 105
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 803 33
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 1219 174
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 676 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 668 22
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 693 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 798 73
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 1132 154
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 1188 172
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[6] 657 63
set_location Controler_0/ADI_SPI_0/sdio_1 761 46
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 698 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 916 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 719 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 936 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 883 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 561 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 710 21
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 785 58
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 757 43
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1233 189
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 694 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1562 115
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_1[6] 740 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 768 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 723 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 524 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5] 837 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[11] 877 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 676 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 675 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1729 124
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 642 52
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[10] 635 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 786 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1026 244
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 800 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 826 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 697 30
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 771 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1075 252
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1575 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 911 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 956 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 858 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1562 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0[0] 767 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[5] 828 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 798 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 944 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 614 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 970 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 683 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 964 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 709 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7] 1184 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 1526 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 852 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1969 282
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 890 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 918 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 941 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 734 342
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 710 22
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 714 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 955 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 725 97
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 764 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 712 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 850 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1227 192
set_location Controler_0/ADI_SPI_0/addr_counter[1] 782 46
set_location Controler_0/Command_Decoder_0/state_reg[6] 740 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 812 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1381 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 959 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 810 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 833 52
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 746 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 878 43
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 594 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 2135 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_m4[2] 837 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 974 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 510 117
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 1186 175
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 1170 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 775 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[26] 919 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 2154 69
set_location Controler_0/ADI_SPI_0/addr_counter[30] 811 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 564 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 800 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 1377 106
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 796 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 962 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1800 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 838 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 984 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 801 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1002 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 607 30
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 673 19
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 864 69
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIF6TP2[12] 665 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 720 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 715 55
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0] 751 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1576 105
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[3] 740 48
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[10] 640 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 794 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 916 166
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_i_0_0[0] 934 57
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI3RV21 953 48
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2 744 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 684 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 701 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1030 244
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 796 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 774 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 861 64
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1248 193
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 723 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 851 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 792 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1055 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1285 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 679 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 721 30
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 870 51
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[7] 658 57
set_location Controler_0/ADI_SPI_1/tx_data_buffer_Z[6] 762 43
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 715 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1270 193
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[8] 867 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1190 184
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 401 291
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 625 19
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 890 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 965 58
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 716 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 666 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 968 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 1781 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 2128 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 810 55
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 888 69
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[9] 673 75
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 743 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1086 273
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 780 31
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 652 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 659 82
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[7] 660 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[25] 876 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1563 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1072 256
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 778 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 964 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 741 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 640 69
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[6] 650 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 690 49
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 1095 150
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 695 49
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 588 34
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[9] 656 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1734 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 931 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 631 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 976 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 958 226
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 872 106
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 1147 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1544 108
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 1141 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1762 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1758 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 640 16
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 627 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0_0 790 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 727 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 947 75
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 1182 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 782 30
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 899 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 835 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1007 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1068 273
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 773 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 651 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 813 60
set_location Controler_0/Command_Decoder_0/cmd_CDb 709 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 2041 124
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 882 73
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 731 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 986 234
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 684 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 714 55
set_location Controler_0/ADI_SPI_0/addr_counter[23] 804 46
set_location Controler_0/Answer_Encoder_0/periph_data_9[15] 739 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 557 22
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 902 70
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 1136 151
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 710 48
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 684 19
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[12] 743 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 918 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 1352 106
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 373 157
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 709 75
set_location Controler_0/ADI_SPI_1/data_counter[8] 765 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 948 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1563 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1792 133
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 702 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 440 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1786 142
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 1135 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 689 43
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 633 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1595 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 713 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 756 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[10] 889 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 702 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 853 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 815 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1558 97
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 721 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 723 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 825 37
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 643 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1400 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 669 19
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[12] 660 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1394 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1087 283
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 895 37
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[1] 1402 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 656 22
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 619 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 1091 274
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 813 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 881 58
set_location Controler_0/ADI_SPI_1/data_counter[31] 788 34
set_location Controler_0/ADI_SPI_0/data_counter[9] 778 52
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[9] 1173 109
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 702 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 642 70
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[2] 846 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1380 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 564 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 796 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1 911 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 758 76
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 720 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 853 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1000 142
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[6] 795 100
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[3] 792 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 631 25
set_location Controler_0/ADI_SPI_1/data_counter[29] 786 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 985 64
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 680 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 2077 144
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 757 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 2292 255
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[10] 675 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 791 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 910 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 1171 106
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 761 63
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 781 63
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 1134 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1153 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 643 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[10] 674 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 720 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 1759 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 784 76
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 897 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 1467 100
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 664 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1760 132
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 773 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 837 49
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[11] 639 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 833 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1553 105
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 650 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 2157 73
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[4] 655 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 839 60
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 672 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 630 81
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 767 55
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[5] 766 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 696 43
set_location Controler_0/ADI_SPI_0/data_counter[3] 772 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 887 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 955 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 621 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 523 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 2165 64
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 675 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 853 91
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 558 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 840 82
set_location Controler_0/Communication_CMD_MUX_0/un2_communication_req 720 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1098 283
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 645 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 780 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 565 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 859 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[1] 665 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1718 201
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 661 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 920 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 672 22
set_location Controler_0/Command_Decoder_0/counter[5] 737 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 856 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 730 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 683 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 839 85
set_location Controler_0/ADI_SPI_1/tx_data_buffer_Z[5] 766 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 857 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 817 48
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 589 16
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[1] 737 48
set_location Controler_0/ADI_SPI_0/data_counter[7] 776 52
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[19] 756 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 781 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 939 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 789 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 614 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUDP11[4] 971 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 509 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[32] 858 48
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 691 42
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 669 30
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 568 28
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[18] 606 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG 1586 114
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_2_0_0_a2_1 698 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 728 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 954 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 919 165
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 749 36
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 765 55
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 750 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 774 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 808 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 850 64
set_location Controler_0/Command_Decoder_0/counter[4] 736 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1403 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1727 336
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 920 49
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 1144 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 763 124
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 610 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 561 22
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 653 31
set_location Controler_0/ADI_SPI_1/counter[1] 722 34
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 920 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 806 79
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[2] 930 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 716 18
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 557 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[23] 836 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 695 234
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 847 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 537 126
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 686 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[2] 917 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIETO11[0] 948 69
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[0] 663 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 930 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 816 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 857 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[30] 876 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 511 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 715 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 843 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 916 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1096 283
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 877 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 896 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1138 342
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 672 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 975 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 1212 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 805 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 846 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 555 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1724 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 623 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1342 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 917 70
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 672 18
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 700 42
set_location Controler_0/ADI_SPI_0/addr_counter[2] 783 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 855 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 900 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 950 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 823 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 808 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 783 76
set_location UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 662 10
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 1403 103
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[5] 794 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 588 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1261 180
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 707 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 522 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 684 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_0 752 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1421 207
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[23] 611 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 980 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[2] 867 52
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1197 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1605 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 923 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1398 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 707 54
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 681 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 921 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 906 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 849 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 686 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1561 97
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 667 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 630 25
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 1253 175
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 790 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 968 70
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 632 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 627 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[34] 860 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 813 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[14] 959 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 697 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 838 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 718 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 624 21
set_location Controler_0/ADI_SPI_1/data_counter[19] 776 34
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[1] 841 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 711 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 926 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1566 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1761 133
set_location Controler_0/gpio_controler_0/read_data_frame[12] 693 76
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 904 69
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 794 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIN92P2[7] 648 72
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 682 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 749 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1966 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1387 123
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 1194 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 757 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 625 21
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_3 691 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 930 51
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 928 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 653 79
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 561 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 630 18
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 757 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 870 55
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 744 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 2138 70
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1] 1226 189
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 679 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert 936 57
set_location Controler_0/Command_Decoder_0/counter[18] 750 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[13] 657 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 799 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 722 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 571 19
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 696 61
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[4] 767 42
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 801 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 829 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[11] 970 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 1206 261
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 912 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 623 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11] 1178 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[10] 821 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 930 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 698 21
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 681 6
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[7] 949 78
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 779 60
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 710 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 973 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 731 97
set_location Controler_0/Answer_Encoder_0/state_reg[4] 796 49
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[4] 863 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 766 73
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 888 72
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 724 42
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 727 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 974 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 762 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 804 48
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 662 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[9] 951 52
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 661 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1863 255
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 696 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 835 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1779 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 406 292
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 697 60
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 852 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1286 115
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 614 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1752 123
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 668 9
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 473 234
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 553 30
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 1099 160
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[8] 1053 112
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 714 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 914 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1276 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 660 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2118 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 551 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 2156 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 944 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 508 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 505 126
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[3] 680 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 788 82
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 722 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 646 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 711 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 2043 124
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 606 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 938 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 961 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 501 127
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 838 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 830 49
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 709 24
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 748 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 656 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[9] 905 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 509 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 512 130
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 619 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1035 253
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 688 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 611 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 810 27
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 554 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 561 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 624 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 924 69
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIATCE1[6] 756 42
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 687 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 546 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 687 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 884 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 547 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 763 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 812 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 764 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 718 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 655 22
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 565 28
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n4 763 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 655 57
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1253 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1069 256
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 955 58
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 891 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 885 52
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 754 36
set_location Controler_0/ADI_SPI_1/addr_counter[21] 802 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 938 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 834 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 915 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 676 154
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 746 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 829 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 714 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 922 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 959 64
set_location UART_Protocol_1/mko_0/counter[1] 601 70
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 749 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 516 115
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2[4] 691 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 729 57
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 1143 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 993 61
set_location Controler_0/Answer_Encoder_0/periph_data_9[14] 731 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 858 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[14] 909 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 894 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 832 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 913 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[3] 962 52
set_location Controler_0/ADI_SPI_0/data_counter[2] 771 52
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 760 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 689 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 797 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 542 21
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[3] 676 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[2] 925 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 873 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 673 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 512 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 897 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1079 256
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[12] 670 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 668 19
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 752 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 614 15
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 705 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 777 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 876 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 808 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 712 55
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 756 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 812 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 770 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 712 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1022 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1079 274
set_location Controler_0/Answer_Encoder_0/state_reg[2] 799 49
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4] 716 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[26] 919 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1082 274
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 641 70
set_location Controler_0/ADI_SPI_1/counter[5] 734 34
set_location Controler_0/ADI_SPI_1/addr_counter[14] 795 37
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 753 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 676 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 662 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[3] 847 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 964 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1379 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 954 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 854 57
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 936 54
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 718 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_0 819 87
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 738 55
set_location Controler_0/Command_Decoder_0/cmd_data_RNIGJ4S2[15] 671 75
set_location Controler_0/ADI_SPI_0/state_reg[3] 767 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 390 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 844 58
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 713 58
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[8] 637 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[28] 964 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 954 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 1782 180
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 752 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13] 815 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 845 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 881 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 2139 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 849 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 786 64
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 671 9
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1777 180
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 768 57
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 1225 174
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[10] 641 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[10] 947 79
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 1102 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18] 846 75
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 612 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIHC4R1[2] 830 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 613 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 1075 151
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[12] 740 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 661 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1268 193
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 691 19
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 734 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0] 1130 159
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_2[0] 738 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 774 28
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 754 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 639 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1574 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 884 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 703 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 681 52
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 750 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 668 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 512 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 2046 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 633 22
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[6] 1242 100
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[3] 1239 100
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 1095 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 816 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 961 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 941 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18] 850 75
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_1 705 51
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 606 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 826 36
set_location Controler_0/gpio_controler_0/Outputs[5] 637 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 647 16
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 878 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 622 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 515 115
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 658 33
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 650 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 517 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1824 252
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 1087 154
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[2] 649 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 874 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 515 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 847 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 967 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[11] 884 79
set_location Controler_0/Reset_Controler_0/state_reg[5] 684 52
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIKSCN[6] 762 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 668 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 815 76
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 722 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 790 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 706 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 963 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 907 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1544 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1669 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 793 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 755 55
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 955 69
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 666 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 540 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 972 49
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 632 73
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 955 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[7] 931 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[14] 912 51
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 798 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 665 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4] 1179 174
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 555 27
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 564 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 620 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 932 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 513 130
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 890 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 781 21
set_location UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 685 19
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23] 1000 156
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 668 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 909 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[6] 908 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/memre_i_o2 922 75
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 780 61
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 936 69
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 703 57
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 650 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 779 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 682 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 802 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 610 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 1369 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 812 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 785 22
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 685 24
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 774 60
set_location Controler_0/Command_Decoder_0/counter[10] 742 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 866 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 887 118
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 940 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 708 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 662 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 714 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 899 51
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 685 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[37] 920 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 854 61
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 699 18
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 795 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 2047 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 487 309
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[4] 724 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 836 63
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 675 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 821 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 295 192
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[5] 661 57
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 726 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 811 43
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 644 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 958 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 696 22
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 662 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1866 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 850 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1722 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 683 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 880 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 649 30
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 621 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[9] 871 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1973 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 772 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 2154 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 790 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIDDJ32[3] 843 87
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6] 719 51
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 893 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[9] 2227 46
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[17] 665 7
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 676 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1002 58
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 745 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 685 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 540 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 827 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 606 22
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 954 70
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 665 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1198 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 787 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 688 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1385 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 711 34
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_9 748 75
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 639 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1074 252
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 813 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 854 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 612 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5] 1185 174
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 648 16
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 719 37
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 1175 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 816 58
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 649 82
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 954 168
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 778 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 845 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1] 820 75
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 728 52
set_location Controler_0/gpio_controler_0/Outputs[0] 654 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 1152 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[16] 863 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 922 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 771 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 705 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 847 228
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 816 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 819 64
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 932 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 807 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 833 42
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 928 202
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa 1108 150
set_location Controler_0/ADI_SPI_1/addr_counter[25] 806 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 625 24
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[5] 1241 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1762 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 787 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[10] 888 48
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 906 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 677 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1387 124
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 730 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 904 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2] 1474 165
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 605 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 2228 201
set_location Controler_0/ADI_SPI_1/data_counter[20] 777 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 712 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 292 180
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 652 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 541 24
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[0] 928 58
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n3 758 63
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[10] 742 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 944 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIPRHP 826 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 830 52
set_location UART_Protocol_0/INV_0 771 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 719 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 924 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 559 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 835 57
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 816 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8] 1760 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 679 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 529 25
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 1136 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 949 58
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 673 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 625 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1791 336
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 670 46
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 700 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 534 127
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1246 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 865 90
set_location UART_Protocol_1/mko_0/counter[25] 625 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 716 36
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 765 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 654 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 450 114
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 705 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 524 114
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 648 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1013 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 835 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 721 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 692 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 794 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[9] 946 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 673 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1291 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 876 49
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 920 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 696 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1024 244
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 893 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 846 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 913 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1348 115
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 717 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 776 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 832 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[34] 872 54
set_location Controler_0/gpio_controler_0/read_data_frame_8[12] 693 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 1066 246
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 590 27
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 590 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 690 31
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 814 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 661 79
set_location Controler_0/Reset_Controler_0/state_reg[4] 685 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 976 55
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 671 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 1213 174
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 752 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 657 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 794 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[31] 910 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 788 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 695 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[29] 926 51
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[10] 659 57
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 658 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 687 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 1170 106
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 657 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 804 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 990 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22] 928 201
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 914 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 997 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 675 27
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 681 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[24] 920 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 936 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 680 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[12] 925 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 877 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 752 124
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 697 54
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 745 46
set_location Controler_0/ADI_SPI_0/addr_counter[24] 805 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 431 118
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 707 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 622 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 822 81
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 845 100
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 760 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 685 45
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 670 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1287 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 737 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 953 226
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 601 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[23] 938 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[10] 859 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[8] 884 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 957 58
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 709 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1451 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 730 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 850 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 734 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 717 18
set_location Controler_0/gpio_controler_0/un13_write_signal_1115_tz 661 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1671 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 978 54
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 750 42
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 726 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 554 19
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 621 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1251 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 826 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1049 247
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 821 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[10] 1537 106
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 820 42
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 876 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 766 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 914 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1005 142
set_location Controler_0/gpio_controler_0/Outputs[10] 645 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 942 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 661 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 659 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15] 1195 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 663 22
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 898 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 2047 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 506 150
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI0E541[20] 918 57
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 665 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1378 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 953 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 797 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 718 21
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 713 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1673 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 817 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 710 16
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 645 46
set_location Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5] 710 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1359 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 1399 106
set_location Controler_0/gpio_controler_0/Outputs[1] 655 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1397 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 818 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 511 117
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 708 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 807 57
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 720 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1131 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H 1669 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 807 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 801 100
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 702 30
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 562 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 664 16
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[6] 654 75
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 628 82
set_location Controler_0/ADI_SPI_1/data_counter[10] 767 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 887 52
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 773 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 689 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 604 30
set_location Controler_0/gpio_controler_0/read_data_frame_8_5[15] 689 75
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 673 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 651 31
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 648 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 816 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 862 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1752 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[26] 954 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1041 253
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 637 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1395 90
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI4I541[22] 904 57
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[1] 721 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 962 61
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 688 37
set_location Controler_0/gpio_controler_0/Outputs_6[8] 644 75
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 600 72
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 1166 151
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 704 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 595 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 795 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 520 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 746 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17] 849 72
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 729 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO 908 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 525 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 783 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 820 36
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 759 36
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 687 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1041 243
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 994 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 336 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9] 1770 144
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[7] 1171 109
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[4] 649 63
set_location Controler_0/Answer_Encoder_0/periph_data_3[6] 710 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 1132 150
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 694 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 882 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 1345 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 857 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 675 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[4] 941 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 726 57
set_location UART_Protocol_1/mko_0/counter[4] 604 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[25] 919 45
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[11] 800 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 698 19
set_location Controler_0/Command_Decoder_0/decode_vector[4] 709 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIPRHP 898 54
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 675 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 716 19
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 724 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1068 256
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 688 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 519 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0[0] 757 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 839 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[32] 858 51
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 1135 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1 913 76
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[1] 653 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 823 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 892 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 670 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 2145 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1786 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 684 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 662 19
set_location Controler_0/ADI_SPI_1/addr_counter[19] 800 37
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 892 73
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIAT661[4] 738 42
set_location Controler_0/Command_Decoder_0/cmd_data_RNIUHD81[15] 747 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7] 808 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 989 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 870 49
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 738 51
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[8] 797 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 847 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 699 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1671 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 955 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 685 31
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 716 58
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 646 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 766 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 711 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 666 19
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 870 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 666 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 251 309
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 804 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 712 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 2153 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 2141 70
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 726 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 860 52
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 836 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 1766 141
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 651 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 2043 123
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 914 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[22] 936 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 903 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 775 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 600 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 889 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 789 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 917 144
set_location Controler_0/Reset_Controler_0/state_reg[3] 692 52
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[16] 664 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 791 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1796 132
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 738 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 691 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 768 75
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 604 31
set_location Controler_0/gpio_controler_0/un3_write_signal_RNIDQ4U1 660 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 834 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 901 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 761 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 962 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 678 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 672 48
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[2] 748 42
set_location Controler_0/ADI_SPI_0/data_counter[1] 770 52
set_location Controler_0/gpio_controler_0/Outputs_6[13] 636 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 842 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 2151 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 2044 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 984 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[29] 926 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[10] 914 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9_2_0 887 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 910 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 855 64
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[11] 884 82
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIR5U01[12] 777 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1351 91
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 652 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 649 70
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 886 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 915 63
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1245 180
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[11] 883 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 794 22
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 772 48
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 1252 175
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 712 49
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[13] 763 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 640 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[7] 952 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 682 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 903 52
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[14] 602 52
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 770 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1670 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1777 181
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 871 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 827 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 1110 157
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[15] 682 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 853 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 920 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 787 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 558 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 1401 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 951 61
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 803 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1756 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 499 126
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 883 73
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 1163 151
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 718 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1758 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1447 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 870 106
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 704 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 2115 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 839 55
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 553 24
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 888 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[30] 888 58
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[11] 680 57
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 771 48
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 725 64
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 863 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 917 166
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 674 48
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 1120 153
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 705 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 545 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 665 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 1852 303
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 789 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 696 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1332 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1411 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 562 22
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 792 48
set_location Controler_0/ADI_SPI_0/data_counter[6] 775 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 2109 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 711 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 684 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1804 141
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[11] 652 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 833 64
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 684 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 779 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1195 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 943 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 692 268
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[7] 902 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 980 52
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 891 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 870 72
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 710 61
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 703 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 672 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 647 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 982 58
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 1136 154
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 1444 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[18] 870 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 659 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 688 57
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 1169 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 961 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1723 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 891 49
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 780 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1025 244
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 824 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 814 61
set_location Controler_0/Answer_Encoder_0/state_reg_ns[2] 799 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 933 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 650 27
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 939 69
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 699 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 788 21
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 714 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1409 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 638 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 637 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[10] 1398 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20] 600 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 618 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 1020 243
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 936 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 617 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 805 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 650 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 928 61
set_location Controler_0/gpio_controler_0/Outputs[2] 658 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1561 106
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[6] 832 106
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[3] 829 106
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 625 76
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 628 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 930 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 761 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1064 247
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 815 58
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 1132 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 806 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 954 141
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 597 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 509 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 601 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1760 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 914 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1382 115
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 705 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1070 256
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 775 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1758 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 790 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1348 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 942 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 297 193
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 824 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 943 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 571 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 648 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 870 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 733 97
set_location Controler_0/gpio_controler_0/Outputs[6] 660 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 644 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 778 75
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI3U7O3[7] 653 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 736 123
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 610 28
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 880 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2] 1174 171
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 982 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 929 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1673 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 570 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 650 79
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[19] 607 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[5] 960 48
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 851 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 875 49
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 648 46
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 834 43
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 899 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 970 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 565 18
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 746 46
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 712 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1677 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 980 57
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 1083 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI7SIN 1550 96
set_location Controler_0/ADI_SPI_1/addr_counter[28] 809 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 616 15
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 659 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 703 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 2056 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 698 51
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 768 36
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 919 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 516 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 928 52
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 770 60
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[3] 770 48
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 652 63
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a6_0_0[1] 1243 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1719 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 791 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 506 127
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 845 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 956 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 992 64
set_location Controler_0/Command_Decoder_0/counter[11] 743 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 781 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 918 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 912 49
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 659 61
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 656 58
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 877 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[17] 931 51
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 708 30
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[13] 632 75
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1196 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 996 57
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 721 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1306 114
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 1128 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 690 45
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 679 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 292 193
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 777 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 903 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 831 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[6] 929 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 698 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 551 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 939 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 924 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 810 58
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 553 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[10] 835 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 918 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 764 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 493 127
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 618 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1756 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 781 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 806 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 611 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14] 848 78
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[6] 720 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 998 60
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 655 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[8] 945 79
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 1154 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1353 115
set_location Data_Block_0/Communication_Builder_0/next_state_1[12] 1109 150
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1238 181
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 955 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[11] 1633 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 919 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 725 31
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 809 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 832 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 719 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 844 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 707 22
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 719 46
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 678 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 2100 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 924 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1346 91
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 689 19
set_location Controler_0/gpio_controler_0/Outputs[8] 644 76
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 684 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 2056 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 935 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 949 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 703 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20] 608 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 731 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 804 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 642 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[6] 915 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 513 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 926 76
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 895 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1317 261
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 906 79
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 722 55
set_location Controler_0/ADI_SPI_1/data_counter[24] 781 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 785 25
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[5] 831 106
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 896 63
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[1] 682 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 806 109
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 657 64
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 666 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 825 42
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 745 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 947 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1739 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 983 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 849 73
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1247 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 843 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 525 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1783 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1188 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 507 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1549 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14] 806 81
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[10] 799 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 771 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1200 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 994 142
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 659 46
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 1175 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 716 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 715 123
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 1402 109
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1093 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1226 192
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 733 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1027 244
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1037 253
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 672 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 693 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[14] 957 52
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 944 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 653 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[10] 871 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 831 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 780 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 798 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 956 78
set_location Controler_0/Answer_Encoder_0/periph_data_6[3] 729 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 693 22
set_location UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 591 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 622 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1578 114
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[16] 759 54
set_location Controler_0/ADI_SPI_0/sdio_cl 755 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 802 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 676 28
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 561 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 867 49
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 623 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 834 85
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 755 75
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1270 174
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 715 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 2046 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 569 25
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[4] 629 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 702 16
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 649 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 883 58
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 805 55
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 1841 298
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 921 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 945 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 916 144
set_location Controler_0/Command_Decoder_0/decode_vector[6] 713 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 680 51
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 890 63
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 677 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 515 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 501 126
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 805 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 652 57
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1100 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 806 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1086 283
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 725 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1350 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1073 274
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 888 64
set_location Controler_0/Answer_Encoder_0/state_reg[3] 797 49
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 1099 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 834 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 833 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[9] 722 97
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector8 843 42
set_location Controler_0/Command_Decoder_0/cmd_data_RNISI531[15] 746 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 639 82
set_location UART_Protocol_1/mko_0/counter_5_s_25_RNO 630 69
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 769 36
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 722 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1269 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 938 64
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 661 52
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 552 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 847 58
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 730 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12] 848 72
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[11] 741 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 788 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 878 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 682 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 813 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 864 58
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1233 190
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 954 61
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 1212 174
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 950 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 829 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[37] 834 48
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[6] 879 82
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[3] 876 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 923 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 2049 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 947 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1335 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 846 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1389 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 707 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 709 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 663 28
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 677 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 1395 103
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 592 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 706 24
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 728 49
set_location Controler_0/ADI_SPI_1/data_counter[27] 784 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[8] 1400 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 700 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 822 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1388 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 812 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 676 25
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 784 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 785 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 716 24
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 652 46
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 691 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 631 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 793 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 642 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 771 25
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1255 193
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[29] 971 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 556 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 2057 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9 945 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1361 96
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[8] 1244 100
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 1107 151
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[4] 683 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 684 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 727 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 1223 174
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 687 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 830 37
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 1209 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 799 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1568 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 984 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14] 1191 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[27] 966 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 862 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 613 18
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 709 43
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 776 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 522 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 880 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 506 115
set_location Controler_0/ADI_SPI_1/data_counter[26] 783 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 680 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 624 198
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30] 1072 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 706 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 2144 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 784 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 885 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 909 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 512 124
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 662 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 805 100
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 596 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1780 123
set_location Controler_0/ADI_SPI_0/counter[8] 728 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 529 127
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 704 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1301 115
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 1148 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13] 990 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 787 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 1443 124
set_location Controler_0/ADI_SPI_0/addr_counter[13] 794 46
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 665 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 600 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 859 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 801 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1004 61
set_location Controler_0/ADI_SPI_1/data_counter[14] 771 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 892 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1878 234
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 1084 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 798 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 964 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 708 123
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 746 55
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 1097 154
set_location Controler_0/Answer_Encoder_0/periph_data_2[8] 732 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 941 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11] 834 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[9] 667 57
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIF97O3[2] 658 72
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 963 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 962 58
set_location Controler_0/Answer_Encoder_0/periph_data[10] 733 54
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 575 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 688 25
set_location UART_Protocol_1/mko_0/counter[12] 612 70
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 748 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[16] 919 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[9] 629 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 676 27
set_location Controler_0/gpio_controler_0/Outputs[3] 667 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1215 174
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 681 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[10] 1165 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 632 19
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 1130 154
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 681 64
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0 763 48
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 761 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[34] 911 48
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 704 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 670 22
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[10] 883 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 820 61
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 1139 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 2133 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 566 25
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1227 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 690 36
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 710 43
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[21] 669 7
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 783 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 828 63
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIEHJ6[12] 728 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1001 142
set_location Controler_0/Command_Decoder_0/decode_vector[1] 715 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1412 96
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[3] 924 58
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 716 31
set_location Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 846 45
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 689 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 548 22
set_location Controler_0/Reset_Controler_0/un8_write_signal 703 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 540 19
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[12] 746 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 940 60
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 892 63
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[11] 745 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 792 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 679 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[10] 616 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1062 246
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1384 114
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_a2_2 827 87
set_location Controler_0/ADI_SPI_0/data_counter[30] 799 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 849 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 606 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[25] 860 45
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 883 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 792 82
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 1133 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1493 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 666 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 915 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 827 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1333 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 2041 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1340 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 991 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1408 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 513 133
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[7] 650 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1569 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 937 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 806 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 640 22
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 752 57
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[5] 878 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 601 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[10] 910 60
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 690 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 759 58
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[9] 798 100
set_location Controler_0/gpio_controler_0/Outputs_6[9] 666 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[6] 829 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 588 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 790 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 804 57
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 725 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 708 18
set_location UART_Protocol_0/mko_0/counter[15] 441 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 748 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 618 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 660 52
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 1178 172
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 657 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 776 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 731 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 605 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 856 82
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 730 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 786 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1445 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 828 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 677 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 2007 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert 881 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1073 252
set_location Controler_0/ADI_SPI_1/data_counter[17] 774 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 570 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1337 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[17] 965 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 966 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 751 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1577 115
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 1471 199
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 684 58
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 612 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[2] 914 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 2127 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 864 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 829 55
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 891 63
set_location Controler_0/Reset_Controler_0/un1_state_reg_1_1 660 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 789 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 827 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 1238 100
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 652 31
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 656 34
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 1101 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1044 247
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 866 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 701 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 710 55
set_location Controler_0/ADI_SPI_0/counter_3[0] 734 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 784 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 875 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 662 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 974 55
set_location Controler_0/ADI_SPI_1/data_counter[16] 773 34
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 657 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 804 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 816 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 710 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1335 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 683 46
set_location Controler_0/Answer_Encoder_0/periph_data_7[8] 727 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 790 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1203 184
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 787 63
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 724 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1717 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1716 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 926 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 779 318
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 689 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 854 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 507 129
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1100 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 847 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 513 124
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 672 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 644 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1792 132
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 813 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 836 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 628 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 770 55
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNIVUTH[2] 847 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 889 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[36] 864 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 680 42
set_location Controler_0/Answer_Encoder_0/periph_data_7[7] 742 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 840 96
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 743 48
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[0] 668 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 639 21
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 780 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 652 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1674 282
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 919 61
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[6] 868 109
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[3] 865 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 723 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 771 76
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1241 196
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 766 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 646 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13] 862 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 1401 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 932 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 712 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 905 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r 948 82
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 648 82
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 1138 151
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 567 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1238 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1760 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[26] 943 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 948 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1038 252
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16] 1190 174
set_location Controler_0/Command_Decoder_0/decode_vector_12_4dflt 709 51
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 930 54
set_location Controler_0/Answer_Encoder_0/periph_data_3[13] 718 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[9] 1393 106
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10] 769 60
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 907 70
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 659 51
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 774 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1450 106
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 566 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[30] 946 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 662 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 929 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 794 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 618 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1068 255
set_location Controler_0/Command_Decoder_0/decode_vector_12_8dflt 708 51
set_location Controler_0/ADI_SPI_1/data_counter[4] 761 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 714 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1012 142
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 710 58
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 645 81
set_location Controler_0/Answer_Encoder_0/periph_data_6[4] 728 48
set_location Controler_0/Answer_Encoder_0/cmd_status_err 744 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 751 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 795 73
set_location Controler_0/ADI_SPI_0/assert_data 765 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 980 58
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 743 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 641 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 951 70
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 648 45
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 967 54
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 657 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 773 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 567 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 709 16
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 1178 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12] 1189 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1671 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[11] 834 109
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIT4661[12] 769 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 855 91
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 779 61
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 563 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[36] 859 48
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[6] 651 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 861 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 673 21
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 894 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 861 61
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 574 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2] 1172 171
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 557 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_0_o4 829 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 800 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 702 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 721 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1447 105
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 511 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 896 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[30] 912 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 902 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 878 58
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1115 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 769 55
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 776 57
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 895 57
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 773 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1565 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1672 118
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[10] 1166 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[25] 901 57
set_location Controler_0/Command_Decoder_0/state_reg[0] 738 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1761 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 2048 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 768 124
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1250 199
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI1PV21 979 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 697 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 903 49
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 725 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 571 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 568 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 803 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 704 19
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[2] 651 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 991 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1442 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1005 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1759 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1099 283
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 809 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 1014 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 811 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 644 28
set_location Controler_0/Answer_Encoder_0/periph_data_7[2] 740 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 507 126
set_location UART_Protocol_1/INV_0 868 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 864 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[23] 915 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 728 57
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[5] 690 75
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 670 49
set_location Controler_0/Answer_Encoder_0/periph_data_3[8] 720 63
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 765 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 946 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 658 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 1376 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 800 61
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 971 54
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 1143 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 754 25
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[15] 603 52
set_location Controler_0/ADI_SPI_1/state_reg[4] 759 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 535 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 912 166
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 649 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 825 87
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[5] 867 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 922 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10] 818 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 896 52
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 752 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 795 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 648 25
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 908 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 539 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 827 78
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 868 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 513 129
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 721 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 822 58
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 740 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 2134 64
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 1142 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 805 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1339 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 691 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 624 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2114 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 662 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[11] 981 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 873 49
set_location Controler_0/ADI_SPI_1/addr_counter[11] 792 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 991 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 650 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[27] 859 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 550 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 877 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 617 16
set_location Controler_0/gpio_controler_0/un16_write_signal 695 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 913 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 684 22
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[2] 667 69
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 1093 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 645 22
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_3[0] 734 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[8] 1353 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 1403 106
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 1081 153
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 641 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout 811 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[14] 830 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1762 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1752 124
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 648 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1720 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[22] 909 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 661 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 666 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 800 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 859 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[32] 852 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 834 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 2085 315
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 611 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 2044 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 824 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 771 28
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 691 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2 815 48
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 843 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[15] 961 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 896 49
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 887 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1028 244
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1757 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 685 27
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa 692 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 539 25
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 849 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 971 64
set_location Controler_0/ADI_SPI_1/data_counter[23] 780 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 796 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1050 247
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 1154 172
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1261 192
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_3[0] 732 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 706 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 997 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 589 34
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 755 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[5] 967 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 783 64
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 658 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 854 76
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 656 54
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[17] 765 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 941 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 784 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 865 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1007 141
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[35] 840 52
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 784 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 656 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1] 861 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1] 1182 174
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 1089 154
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1244 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 812 79
set_location Controler_0/Command_Decoder_0/counter[7] 739 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 678 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1622 168
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 895 63
set_location Controler_0/Command_Decoder_0/cmd_status_err 729 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1003 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 928 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 939 169
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[3] 871 79
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 694 15
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[6] 679 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13] 1197 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 884 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1762 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[39] 855 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 789 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 993 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 863 49
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 750 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1066 150
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 1137 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 703 16
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 667 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1825 280
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[8] 914 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2229 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 735 123
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 728 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 716 15
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 1219 160
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 754 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 516 126
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 823 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 662 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 734 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5] 812 75
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 746 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 839 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[29] 714 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 2123 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 857 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 649 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[24] 916 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 807 76
set_location Controler_0/Answer_Encoder_0/periph_data[0] 729 51
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 670 58
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1256 174
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 661 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 675 28
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[0] 594 55
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 555 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 659 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 982 52
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 633 72
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[23] 671 7
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 724 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_0[0] 786 69
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 753 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 705 16
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 799 33
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 666 48
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 734 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 441 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 924 76
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 892 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 817 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 922 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 664 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 938 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 875 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 633 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1443 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1263 193
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 1442 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 956 226
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 793 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 615 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 692 27
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[7] 866 79
set_location Controler_0/Answer_Encoder_0/periph_data_7[0] 743 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 819 52
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 771 60
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[8] 742 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1003 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1290 115
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 730 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 702 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 523 127
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 780 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[4] 901 78
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[9] 1245 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[31] 878 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 791 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 715 57
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 764 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 917 64
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[8] 834 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1899 261
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1198 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 754 55
set_location Controler_0/Answer_Encoder_0/periph_data_3[15] 721 63
set_location UART_Protocol_1/mko_0/counter[19] 619 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 611 19
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 1185 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 855 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 844 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 690 48
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 697 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3] 1176 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1665 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1043 246
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 695 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 632 24
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 806 55
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 648 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 969 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 1397 103
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 771 49
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6] 711 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 769 21
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 817 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 816 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 857 73
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 728 18
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 617 30
set_location Controler_0/Reset_Controler_0/state_reg[0] 687 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[21] 942 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6] 1454 144
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 884 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 823 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 769 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 886 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1019 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQCCE1[2] 739 45
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 637 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 889 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 805 109
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 951 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[9] 645 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 2131 63
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 673 55
set_location Controler_0/ADI_SPI_1/addr_counter[30] 811 37
set_location Controler_0/ADI_SPI_1/data_counter[13] 770 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 733 123
set_location Controler_0/ADI_SPI_1/data_counter[9] 766 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 1860 303
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 512 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 860 61
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 657 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 665 28
set_location Controler_0/Command_Decoder_0/state_reg[5] 733 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[12] 829 48
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 769 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[6] 943 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1760 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[3] 978 51
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 886 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 987 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 807 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 638 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1668 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[15] 962 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 687 21
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[12] 750 45
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 822 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 736 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 521 127
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5] 739 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 704 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 792 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 845 58
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 656 69
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 816 36
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 876 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 848 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 790 22
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 642 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 504 151
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 1183 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[0] 923 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 710 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 521 124
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 679 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 843 49
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11] 1638 207
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 624 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 597 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 1236 100
set_location Controler_0/ADI_SPI_1/data_counter[3] 760 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 2143 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 866 58
set_location Controler_0/ADI_SPI_1/addr_counter[15] 796 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 952 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 2058 315
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 1096 282
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 733 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[31] 907 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 624 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 668 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 653 25
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 555 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 2110 70
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 781 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 980 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 729 124
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1192 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 915 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 852 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIUHH41 2132 63
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 697 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 593 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 698 57
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 626 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 2101 70
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[8] 740 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 937 64
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 659 25
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[4] 695 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 870 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 676 70
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 741 64
set_location UART_Protocol_1/mko_0/counter[5] 605 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1397 90
set_location Controler_0/ADI_SPI_1/data_counter[7] 764 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 704 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 983 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 790 72
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNITKV21 959 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 696 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1064 246
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 1146 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1386 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 624 28
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 686 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1769 139
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[5] 942 79
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 1177 151
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2[4] 626 69
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[10] 836 106
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 1179 175
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 651 61
set_location Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 842 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 618 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 709 123
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 1180 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1539 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 534 24
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 654 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 686 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 952 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 908 52
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 1134 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 774 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 704 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 803 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 705 57
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[1] 680 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 894 52
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 1086 154
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1260 193
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 946 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 768 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 531 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 588 27
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 705 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 677 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1669 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNI8BPD 1868 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 837 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 711 60
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 932 57
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 730 64
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 949 48
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1113 150
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 1072 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 682 25
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 770 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 928 79
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 688 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 775 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 807 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1352 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 702 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 829 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1192 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1005 58
set_location Controler_0/ADI_SPI_1/sclk_4 762 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 814 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[2] 916 45
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 660 58
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 715 31
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 598 16
set_location Controler_0/Reset_Controler_0/un11_write_signal_2_0_a2 671 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 616 25
set_location Controler_0/ADI_SPI_0/addr_counter[14] 795 46
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 762 75
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 744 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 297 192
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 663 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 546 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 922 79
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 686 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1672 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 726 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 761 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1376 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[28] 883 51
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 818 48
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 1168 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 921 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1003 142
set_location Controler_0/gpio_controler_0/state_reg_ns[0] 689 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1349 15
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 731 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 799 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1862 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 686 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 858 52
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 713 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[35] 835 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1725 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[5] 836 51
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 842 45
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 659 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 822 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 989 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 940 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 662 60
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 829 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 774 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 804 28
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 939 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 932 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21] 607 171
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18] 896 171
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[1] 682 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 791 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 697 48
set_location Controler_0/Answer_Encoder_0/periph_data_7[9] 739 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 865 73
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 669 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 662 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 622 16
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_0[0] 849 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 882 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 722 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 910 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 696 48
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 711 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1721 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 667 19
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[8] 881 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 955 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[12] 668 57
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 794 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 811 52
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[7] 642 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 846 91
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 761 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 920 76
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 662 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 811 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 792 22
set_location Controler_0/ADI_SPI_1/state_reg[3] 763 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[25] 924 51
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 737 97
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 861 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 774 43
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 615 76
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 905 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 612 21
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 791 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 811 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 925 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 681 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[13] 913 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1733 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 643 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[5] 906 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 777 25
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 891 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[8] 854 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 2049 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 678 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 756 82
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 2045 159
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 672 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 661 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1354 115
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 629 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 621 30
set_location Controler_0/Command_Decoder_0/counter[29] 761 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 615 30
set_location UART_Protocol_1/mko_0/counter[18] 618 70
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 636 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 894 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 694 43
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 918 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 785 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 2100 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1197 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1334 90
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38 730 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 1226 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 786 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 762 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 559 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 771 73
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 707 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 814 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 873 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19] 841 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 671 28
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[1] 745 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 931 63
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 904 63
set_location Controler_0/ADI_SPI_0/addr_counter[22] 803 46
set_location Controler_0/gpio_controler_0/Outputs[13] 636 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 799 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 532 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[3] 915 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1383 123
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[6] 1359 106
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[3] 1356 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 780 76
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 908 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 602 16
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 729 48
set_location UART_Protocol_0/mko_0/counter_3_i_0_a2[4] 454 153
set_location Controler_0/Answer_Encoder_0/periph_data_2[2] 736 69
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[9] 631 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1262 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 995 142
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 1146 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 809 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 632 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 800 64
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 794 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 2155 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 713 16
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 915 54
set_location Controler_0/Answer_Encoder_0/periph_data_9[5] 723 69
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 656 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 789 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 918 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 968 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 922 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 852 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 1526 123
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_RNIVUTH[2] 930 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 751 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 694 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 827 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 891 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[4] 810 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 519 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 688 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 685 21
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 726 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 723 57
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 934 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 923 166
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 1138 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 632 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7] 1168 171
set_location Controler_0/Command_Decoder_0/cmd_data_RNILHCU3[15] 669 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 811 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 673 45
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 830 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 2137 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 698 45
set_location Controler_0/gpio_controler_0/Outputs_6[5] 637 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1004 60
set_location Controler_0/ADI_SPI_0/addr_counter[29] 810 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 740 58
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[9] 650 75
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 766 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[8] 906 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 673 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 792 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 956 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 933 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 974 58
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 651 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 508 118
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 1451 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 825 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4] 843 75
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 731 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_a6_0_2 817 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 609 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 760 124
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 745 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[10] 839 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1054 247
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1643 234
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 919 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 907 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 759 51
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[7] 796 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17] 1194 174
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 636 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 987 64
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 744 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 686 27
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 681 79
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 961 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 717 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1551 106
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 648 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 806 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 678 73
set_location Controler_0/ADI_SPI_1/data_counter[2] 759 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 896 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 773 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 635 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[11] 868 106
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 880 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 948 63
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 711 69
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0 764 48
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 654 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 623 31
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[5] 653 7
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1] 1114 156
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 874 72
set_location UART_Protocol_0/mko_0/counter[9] 435 154
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 691 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 782 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 769 76
set_location Controler_0/Answer_Encoder_0/periph_data_2[3] 717 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 935 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 1393 103
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 728 64
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 689 57
set_location UART_Protocol_0/mko_0/counter[1] 427 154
set_location Controler_0/gpio_controler_0/state_reg[0] 690 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1288 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 935 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 674 21
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[5] 725 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 825 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 975 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[15] 859 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[33] 860 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1067 246
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 674 22
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 630 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1388 114
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 658 31
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 651 34
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 1133 145
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 729 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 223 288
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 781 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 633 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 774 58
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 609 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 793 58
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 1141 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 689 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 986 58
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 647 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 806 57
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 771 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 2266 261
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 956 63
set_location Controler_0/Command_Decoder_0/state_reg[1] 742 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 882 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 2101 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 674 25
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 639 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 789 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 834 76
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[5] 1358 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[23] 938 51
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 890 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 909 49
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 1140 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[17] 843 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 708 61
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 722 61
set_location Controler_0/Command_Decoder_0/state_reg[4] 743 49
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 950 69
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 620 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 855 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[30] 913 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 889 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 623 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 930 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1411 97
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1242 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 690 28
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 752 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 841 124
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[10] 1095 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 932 81
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt 716 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1603 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 684 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 1094 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1072 252
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 990 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 2149 70
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 925 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 994 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 886 49
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI6K541[23] 940 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 518 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 770 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 643 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 822 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1034 252
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 559 24
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 596 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2_0 833 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1679 124
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[8] 870 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1102 283
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1029 244
set_location Data_Block_0/Communication_Builder_0/next_state[6] 1087 153
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 682 58
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 1106 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 1736 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 812 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[18] 966 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 615 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 871 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 188 228
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 882 70
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 667 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 610 22
set_location UART_Protocol_1/mko_0/MKO_OUT 629 70
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 887 54
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 720 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[9] 907 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 935 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 953 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 711 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[1] 913 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 816 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 620 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4] 1135 159
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 916 54
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 786 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 639 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 844 91
set_location Controler_0/ADI_SPI_0/addr_counter[20] 801 46
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI4I541[22] 927 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 835 37
set_location Controler_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 727 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[2] 862 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1196 184
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 736 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1043 243
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 835 52
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 933 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1888 261
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 705 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1865 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 718 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 939 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1039 246
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1246 180
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 894 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 665 180
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1634 234
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 929 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 818 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 2048 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1784 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 958 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 946 70
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[9] 835 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 677 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1036 246
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 789 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 772 25
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[20] 668 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 868 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 911 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIOTQ11 808 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2104 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 617 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 669 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 746 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 553 22
set_location Controler_0/ADI_SPI_0/counter[5] 725 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 666 46
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[4] 841 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 613 15
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 1142 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 2142 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1864 184
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 732 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 946 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 819 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 513 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 2127 64
set_location Controler_0/ADI_SPI_1/addr_counter[18] 799 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 701 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 852 124
set_location UART_Protocol_1/mko_0/counter[22] 622 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 615 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 678 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1061 246
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 671 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 787 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 637 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7] 831 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15] 858 180
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[9] 669 57
set_location Controler_0/Command_Decoder_0/counter[13] 745 61
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[12] 673 78
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 877 70
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 1088 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 986 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 719 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 859 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 508 117
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 846 100
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 649 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 810 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1577 114
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 630 79
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[27] 615 52
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 896 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 971 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0[0] 836 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 2114 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1576 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 706 22
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 705 63
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 674 52
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 692 16
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 741 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 753 123
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 688 45
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 765 57
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 712 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 935 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1289 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1639 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1676 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 830 85
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 1399 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 1392 103
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[0] 901 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 2221 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 507 151
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_1[5] 712 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 1128 169
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse 913 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1570 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 884 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 875 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 933 52
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 696 24
set_location Data_Block_0/Communication_Builder_0/next_state[5] 1097 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 861 52
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 732 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 872 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 797 22
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 648 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 567 19
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 648 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[24] 922 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 686 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 672 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO[0] 759 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 2041 144
set_location Controler_0/ADI_SPI_1/ss_n 761 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1344 115
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 1237 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 879 58
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 561 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 626 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 2112 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 920 165
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 806 27
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 1085 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 682 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 935 79
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 649 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1295 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 1011 141
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 938 60
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 715 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNO[0] 829 84
set_location Controler_0/Command_Decoder_0/counter[27] 759 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[11] 874 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 701 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 562 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 827 64
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 656 51
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 847 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 685 36
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[11] 1175 109
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[16] 604 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1022 243
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[13] 901 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 842 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[9] 1366 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 836 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 541 21
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 772 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1862 184
set_location UART_Protocol_1/mko_0/counter[10] 610 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 657 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8] 796 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 870 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 919 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 515 129
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 747 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4J7S[8] 863 87
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 700 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 776 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 840 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 674 46
set_location Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 848 42
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[13] 651 57
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 958 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 674 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1675 124
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 591 34
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 757 58
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 784 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 793 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[4] 651 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[12] 965 52
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 717 61
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 731 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1011 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19] 1196 174
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1268 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 901 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 498 127
set_location UART_Protocol_1/mko_0/counter[14] 614 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[16] 877 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 627 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[20] 912 58
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 752 76
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 888 63
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 556 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 626 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[9] 914 51
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 616 30
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[12] 686 75
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 567 16
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 731 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 619 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 863 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 887 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 858 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 2040 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1670 124
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 783 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 805 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 953 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[17] 842 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 927 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 442 69
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_807_i 767 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 523 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 825 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 889 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 687 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 949 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 785 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 813 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 889 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1039 243
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 723 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1759 126
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 662 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 738 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 785 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 629 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 671 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 476 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1833 282
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 956 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 781 31
set_location Controler_0/Command_Decoder_0/decode_vector_12_6dflt 713 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 713 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1384 141
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 781 64
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 900 57
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 562 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIM17I 750 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 528 24
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 817 42
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 591 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 940 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 933 82
set_location Controler_0/ADI_SPI_1/assert_data 749 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 834 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1564 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 873 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[2] 883 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 756 76
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 705 61
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 751 75
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 744 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1193 184
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 717 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 819 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 887 79
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[3] 651 7
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 650 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 928 64
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 777 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 937 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1358 115
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 872 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 848 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 681 22
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 775 49
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 689 18
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 754 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1380 123
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 654 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 2160 64
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 778 60
set_location Controler_0/Command_Decoder_0/counter[12] 744 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1368 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 1375 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 707 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 621 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 515 118
set_location UART_Protocol_0/mko_0/counter[2] 428 154
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1237 180
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[14] 730 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 841 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 838 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5] 828 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[14] 669 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 894 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[6] 920 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 862 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 880 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 297 141
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 837 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1364 114
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 1123 153
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 605 30
set_location Controler_0/ADI_SPI_0/counter[0] 734 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 732 123
set_location UART_Protocol_0/mko_0/counter_5_s_25_RNO 455 153
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 658 70
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[9] 882 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 703 43
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 669 55
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[7] 1243 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 799 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 856 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 602 18
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 675 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 800 76
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 655 63
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI7VV21 849 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 927 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 999 142
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[5] 643 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 850 82
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 864 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 2132 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 915 75
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI5TV21 978 48
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 753 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1238 180
set_location Controler_0/Reset_Controler_0/state_reg[2] 686 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 2157 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[11] 1129 166
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 1440 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1301 114
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 720 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 818 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 600 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 106 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 804 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 622 25
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 881 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 772 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 1130 160
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 859 73
set_location UART_Protocol_0/mko_0/counter[25] 451 154
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 916 69
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[15] 663 7
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[37] 849 52
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 613 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 702 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 919 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 1220 160
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 649 51
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_c1 906 72
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 677 57
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 1096 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[9] 856 54
set_location Controler_0/gpio_controler_0/read_data_frame_8[13] 687 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 531 127
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 953 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 1344 106
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 786 61
set_location Controler_0/Command_Decoder_0/Perif_BUSY_5 765 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 958 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[35] 945 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 686 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 789 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 834 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 826 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 991 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[8] 886 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 856 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 953 150
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[5] 757 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1677 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[35] 953 49
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 685 15
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 1100 151
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[1] 909 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[14] 803 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 952 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[16] 930 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16] 921 165
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 677 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 623 25
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 690 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 943 64
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 627 79
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 735 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 506 123
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 912 54
set_location Controler_0/Command_Decoder_0/counter[16] 748 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1048 247
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 707 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 565 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 897 91
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 1184 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 844 82
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 684 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 666 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1069 253
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1063 247
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 699 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 572 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 840 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 828 49
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2[5] 702 42
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 695 58
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 757 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 536 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 878 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1385 114
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 719 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 504 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 668 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 831 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 830 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 791 64
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 908 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 660 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 956 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1462 36
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 649 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 956 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 824 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1867 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 556 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 511 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 811 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 763 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 566 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 816 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 985 141
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 654 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1240 180
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[12] 747 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 809 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 691 73
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 683 18
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 746 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 692 49
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 703 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 2156 69
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 654 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 952 43
set_location Controler_0/ADI_SPI_1/data_counter[1] 758 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[25] 901 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 756 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 679 73
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[11] 1364 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 928 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 803 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 850 70
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 778 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 807 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[7] 944 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1071 252
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1 1383 114
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 932 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 937 60
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 721 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 882 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 514 127
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 864 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 2155 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 913 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 678 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1668 123
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 720 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1379 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 708 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 781 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 1374 106
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 611 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1046 247
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[34] 980 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 1139 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1564 106
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 702 58
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[2] 675 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 706 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 914 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 835 55
set_location Controler_0/ADI_SPI_1/sdio_1 752 37
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 894 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 2121 69
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 729 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 650 28
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 742 51
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 569 28
set_location Controler_0/ADI_SPI_1/sclk 762 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 899 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 509 130
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 876 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 847 57
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 745 51
set_location Controler_0/ADI_SPI_1/data_counter[6] 763 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 936 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 512 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 959 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 966 61
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 730 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 745 124
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 660 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 633 21
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 726 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 848 70
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 1103 151
set_location Controler_0/gpio_controler_0/state_reg_ns_a2[4] 688 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 891 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 718 24
set_location Controler_0/Command_Decoder_0/counter[14] 746 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 684 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2125 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 805 54
set_location Controler_0/Answer_Encoder_0/periph_data_3[9] 735 57
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 793 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 618 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 913 144
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 685 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 699 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 526 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 936 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[6] 918 48
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[9] 657 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 844 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 845 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 566 22
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 959 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1449 106
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 593 16
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 760 48
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 653 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10 828 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 817 52
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 1229 174
set_location Controler_0/Command_Decoder_0/Perif_BUSY_4 764 51
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 704 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1037 247
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1071 256
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 765 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[11] 841 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 981 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 560 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16] 840 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 513 132
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[9] 871 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1040 247
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 966 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 2115 150
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 715 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 1139 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 877 76
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[8] 1175 106
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 648 24
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[4] 761 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1728 124
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 767 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 849 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1338 118
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 773 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1370 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 692 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 921 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 537 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 808 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[8] 1379 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 640 28
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 824 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 628 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 888 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[10] 922 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[11] 683 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 685 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 882 91
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 773 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1754 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1070 252
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 1148 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 874 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[7] 895 48
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 747 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 852 181
set_location Controler_0/ADI_SPI_1/addr_counter[9] 790 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 283 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 937 61
set_location Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 1087 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 785 69
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1111 151
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[9] 868 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 858 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 639 27
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 611 34
set_location Controler_0/ADI_SPI_1/counter_3[3] 742 33
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u_1 845 42
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[8] 658 60
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[29] 677 7
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 874 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 917 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1069 252
set_location Controler_0/Answer_Encoder_0/periph_data_6[2] 723 45
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 1490 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 705 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 782 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 934 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 786 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 828 61
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 691 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 2051 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[11] 1135 166
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 726 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 717 19
set_location Controler_0/ADI_SPI_1/data_counter[22] 779 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1138 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 893 91
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 650 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 714 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 819 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 1220 174
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 698 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 899 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 821 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 920 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 750 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 550 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 483 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 835 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 709 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 847 91
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1252 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 549 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 1174 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 2108 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 674 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1405 97
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 727 58
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 1086 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 1126 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14] 850 207
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[11] 837 106
set_location Controler_0/gpio_controler_0/Outputs[9] 666 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 528 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N 1432 135
set_location Data_Block_0/Communication_Builder_0/next_state_1[3] 1115 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 782 21
set_location Controler_0/Answer_Encoder_0/periph_data_9[6] 727 51
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 772 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1018 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 798 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 878 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 925 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 616 16
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 1129 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 986 141
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 773 57
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 1144 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[28] 862 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1364 115
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 1082 153
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[9] 910 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 824 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 855 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 925 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 677 48
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1249 199
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[8] 1361 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 573 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 994 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 838 36
set_location Controler_0/ADI_SPI_0/sclk 763 43
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[14] 662 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 783 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 964 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 787 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 842 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1402 97
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 642 51
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[11] 649 75
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 1140 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 716 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 558 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 664 24
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[9] 739 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 594 34
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 773 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[7] 968 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 642 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1305 114
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 572 28
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 768 61
set_location Controler_0/gpio_controler_0/Outputs_RNO[4] 647 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 823 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[32] 937 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set_RNO 916 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1094 283
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 648 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[8] 1378 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 671 19
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[28] 676 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 807 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 643 22
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 720 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 745 55
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 557 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 840 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[10] 856 118
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 720 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 528 25
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 659 31
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 633 78
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 774 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 109 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 780 42
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 960 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1285 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 676 45
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 669 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 689 25
set_location UART_Protocol_0/mko_0/counter[8] 434 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 669 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 820 76
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 1638 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 1668 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 664 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1753 142
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 676 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 2106 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[19] 928 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 828 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 886 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 854 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 645 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 766 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_ss0 828 84
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 2040 159
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 678 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 655 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 893 37
set_location Controler_0/ADI_SPI_0/counter[2] 722 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 570 22
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 683 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 673 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1576 336
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIMUCN[7] 758 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 706 45
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 751 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 506 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1760 133
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 1241 175
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 660 9
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 674 78
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 842 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 600 25
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 1153 151
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_0 697 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 932 75
set_location Controler_0/ADI_SPI_0/data_counter[23] 792 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 804 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 789 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 820 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 822 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1568 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 986 57
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[0] 768 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1562 106
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 600 28
set_location Controler_0/Answer_Encoder_0/periph_data[15] 761 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 307 180
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 607 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 887 91
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[8] 628 78
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 711 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 979 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 957 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1059 247
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 883 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 682 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 829 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 800 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 897 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 845 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 998 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 699 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 1093 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 531 25
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 627 16
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 652 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 923 145
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9] 1068 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 717 15
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 729 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 863 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 836 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 388 324
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 803 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 1781 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 546 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 962 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 933 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 977 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[15] 865 48
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 667 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 784 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 667 21
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 680 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 823 88
set_location Controler_0/Command_Decoder_0/cmd_data[16] 697 43
set_location Controler_0/ADI_SPI_1/data_counter[12] 769 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1076 253
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[3] 801 75
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 682 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 871 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 799 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 804 109
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 2008 175
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 898 49
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[9] 631 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 915 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1758 127
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 922 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 742 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1352 115
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 691 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1598 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 785 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 831 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 653 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 797 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 2049 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 575 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1092 283
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 654 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1079 282
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 862 73
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[5] 642 78
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 636 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1072 253
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1561 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 1137 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1763 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 930 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 760 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 862 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 674 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 665 24
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 769 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 922 76
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 756 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 873 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0] 1164 174
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 1245 175
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 962 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 856 49
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 906 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 691 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 2041 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 2113 315
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1110 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1674 124
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[10] 598 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 668 52
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 658 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[3] 966 51
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 1134 145
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 598 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 911 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 511 118
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 647 69
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1226 190
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 600 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 920 145
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 895 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1968 42
set_location Controler_0/REGISTERS_0/state_reg[3] 751 52
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1260 196
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 616 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1591 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 993 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 856 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 981 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 252 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 831 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 786 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 855 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 826 54
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 646 199
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI2G541[21] 892 57
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 563 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1727 124
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1239 199
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 769 57
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 775 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[13] 945 55
set_location Controler_0/gpio_controler_0/read_data_frame[11] 678 76
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[7] 833 106
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_5[0] 736 51
set_location Controler_0/Answer_Encoder_0/periph_data_9[11] 726 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 838 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 782 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 912 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 696 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1071 253
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[6] 837 51
set_location UART_Protocol_0/mko_0/counter[12] 438 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1350 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 854 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1571 115
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 643 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 660 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 792 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 957 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16] 833 165
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 1078 150
set_location Controler_0/ADI_SPI_0/data_counter[26] 795 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 609 18
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 698 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1571 106
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 664 79
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 729 52
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 714 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 1005 157
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 1180 172
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 722 45
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 943 69
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[5] 733 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 750 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[19] 957 49
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 734 28
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 718 18
set_location Controler_0/Answer_Encoder_0/periph_data_7[13] 716 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1217 174
set_location Controler_0/ADI_SPI_1/addr_counter[22] 803 37
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 742 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 727 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 852 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10] 838 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17] 864 180
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 723 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 960 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 986 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 831 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 2163 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 667 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 920 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 709 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1542 106
set_location Controler_0/ADI_SPI_0/data_counter[13] 782 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 674 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 881 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 810 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 716 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 502 127
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[7] 655 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1389 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 675 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12] 859 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 849 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[7] 856 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 991 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 807 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 838 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 536 126
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 793 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1566 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[35] 834 51
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 1182 172
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 677 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 476 127
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 876 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 872 55
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[2] 650 7
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 711 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 665 25
set_location Controler_0/gpio_controler_0/read_data_frame[4] 695 76
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 741 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 984 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 767 124
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[10] 621 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 803 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[11] 970 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 727 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 794 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 660 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 818 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 774 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[9] 886 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1404 97
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 942 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 2155 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 862 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 949 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 656 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 793 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 905 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1386 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 920 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[10] 854 118
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 893 57
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 800 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 614 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 783 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 437 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 843 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 757 82
set_location Controler_0/ADI_SPI_1/counter_3[1] 722 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 661 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 651 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 535 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[1] 897 48
set_location Controler_0/gpio_controler_0/read_data_frame_8[8] 688 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 540 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 873 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 943 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[22] 905 58
set_location UART_Protocol_1/mko_0/counter[17] 617 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[9] 815 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 647 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 676 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 893 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIOTQ11 902 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 805 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 849 57
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1190 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 867 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 866 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[13] 853 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 940 76
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 747 45
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIO67S[4] 842 87
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 1080 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 2152 70
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[7] 738 54
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 700 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 760 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 811 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1810 142
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[11] 2325 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 679 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[9] 1353 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[25] 902 58
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[4] 729 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 602 21
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 760 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 835 49
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 588 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 998 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 990 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9 879 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 708 55
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 1167 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5] 1638 174
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[24] 863 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 791 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 551 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1067 247
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 635 25
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 952 48
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 709 46
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 739 69
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 1137 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1075 253
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 893 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 608 18
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 754 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 670 28
set_location Controler_0/Answer_Encoder_0/periph_data[14] 757 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 864 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 654 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 679 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[29] 895 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 803 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1754 126
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 717 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[10] 616 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1588 115
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 754 75
set_location Controler_0/ADI_SPI_1/data_counter[25] 782 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 2042 144
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 968 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 636 28
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 1171 151
set_location Controler_0/ADI_SPI_1/addr_counter[26] 807 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 775 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 882 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 948 64
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_2[0] 734 48
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 603 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1557 97
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 688 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 898 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[36] 865 52
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 562 27
set_location Controler_0/ADI_SPI_0/data_counter[16] 785 52
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 900 64
set_location Controler_0/gpio_controler_0/Outputs[7] 653 73
set_location Controler_0/Answer_Encoder_0/periph_data_9[12] 734 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1763 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 2120 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 935 76
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 676 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1261 261
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[9] 2171 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 559 19
set_location Controler_0/Command_Decoder_0/counter[15] 747 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r 918 76
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 625 81
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 921 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 773 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 613 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 629 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 548 19
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[10] 691 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2121 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 752 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 737 28
set_location Controler_0/ADI_SPI_0/data_counter[22] 791 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 701 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 772 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 903 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 672 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 726 27
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1228 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1585 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12] 823 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 950 78
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIEHJ6[12] 632 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 869 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 563 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[37] 972 48
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 1208 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIPMLG 2124 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 656 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 829 52
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[13] 648 75
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 1112 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 814 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 1092 79
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 650 51
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 602 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4] 1494 183
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 804 63
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 574 28
set_location Controler_0/Answer_Encoder_0/periph_data_6[6] 721 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1550 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 2050 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1716 144
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u 849 45
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 1780 180
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 735 43
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 1129 150
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 590 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 762 73
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 775 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13] 993 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 2159 64
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[13] 675 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 470 123
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 1109 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 509 300
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 810 60
set_location UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 675 18
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 636 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 618 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 533 127
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[7] 880 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 671 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 950 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 985 55
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 1251 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 858 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 942 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 794 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1034 244
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 654 21
set_location Controler_0/Answer_Encoder_0/cmd_CDb 728 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 842 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 814 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1068 252
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 877 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 615 33
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 871 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 656 15
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 607 28
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 691 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 780 22
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 758 48
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 1090 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1730 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 629 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 2033 165
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 827 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 947 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 894 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1201 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 538 126
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 792 33
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[14] 663 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 745 24
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 908 64
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1094 154
set_location UART_Protocol_1/mko_0/counter[16] 616 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1375 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 744 55
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 796 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 833 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 795 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1298 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1377 118
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 956 48
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[11] 873 109
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 800 57
set_location Controler_0/ADI_SPI_0/addr_counter[12] 793 46
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 661 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1386 114
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 945 49
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[10] 869 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 1044 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 819 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 769 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 798 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 852 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1755 127
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 813 45
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 656 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 706 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1672 117
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 555 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout_RNIICUL 906 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 716 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 913 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 812 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 913 45
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 798 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[33] 912 45
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 684 70
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIAMTD2[2] 652 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1488 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1272 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1272 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1632 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1968 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 2400 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 144 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 396 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1236 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 984 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 2256 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 216 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1752 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 2184 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1236 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1416 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1860 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1932 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1200 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 2220 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 2256 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 768 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1704 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 216 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 2292 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1236 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 912 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2112 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1824 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1524 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 180 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1668 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 36 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1632 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1968 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 288 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 624 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1632 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1416 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1632 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2112 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 660 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1788 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1752 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 2004 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1932 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 432 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2112 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1596 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 804 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1488 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2364 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2256 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1416 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1308 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1488 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1632 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 288 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 696 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 2364 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1380 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1788 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 732 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 0 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1896 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1092 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1704 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1452 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1020 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1896 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1668 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2148 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2040 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 288 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1860 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1932 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1524 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1308 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1164 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1416 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 2040 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1932 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1524 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 432 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1056 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1308 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1416 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 696 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 2148 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2004 314
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1752 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 2220 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 0 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 252 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 948 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2220 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 324 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1488 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 2220 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1272 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1380 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 504 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1668 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 876 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 732 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 624 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1704 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 396 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1932 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1704 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1488 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 2220 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 144 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 2256 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 948 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1560 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1788 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2148 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 396 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1272 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1380 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1860 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 2076 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1236 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1560 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 2112 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 840 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 2184 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 36 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 504 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 0 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2328 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1416 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1824 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 252 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 588 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 2400 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 624 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1896 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 2076 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 432 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1668 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 2112 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 360 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1524 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 876 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 2328 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1860 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2076 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2184 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1788 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 876 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1824 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 2436 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 732 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 624 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 468 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 432 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1932 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2436 68
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1236 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1704 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1860 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1092 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 504 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 396 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1752 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 396 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 36 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 2184 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 360 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 948 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 144 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 504 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 432 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 732 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 984 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1164 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1488 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 660 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2400 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1164 368
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1596 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1272 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1128 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 768 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1416 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 804 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 732 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1788 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 540 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1056 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2220 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1560 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1308 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 144 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1380 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 876 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 660 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 324 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 468 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2004 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1788 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 876 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 2436 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1560 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1968 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1416 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 252 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1932 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1788 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1452 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 660 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 360 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1860 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 288 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1968 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 948 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1092 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1932 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 948 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 36 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 2040 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1596 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1092 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1752 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 324 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1308 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1596 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 2004 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1704 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 324 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 432 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 984 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 324 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 2256 233
set_location Controler_0/REGISTERS_0/memory_memory_0_0 660 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1524 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 216 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1596 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1236 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 2292 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1164 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 72 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 840 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2040 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 840 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1308 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 2292 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 2364 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 624 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 540 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 2364 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1128 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 216 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 2112 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1380 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 2328 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 144 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 72 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1704 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 840 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1056 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2040 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1416 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1632 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1092 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1092 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 432 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1968 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 804 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1596 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2328 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 180 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1056 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1452 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 144 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1092 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 984 149
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 948 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1896 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1824 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 360 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1452 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2040 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 360 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1416 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1020 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 2076 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 948 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2040 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2076 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 468 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1560 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 432 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2040 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1308 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1092 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 180 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 768 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 2256 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 624 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1896 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 0 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1596 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 2004 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 540 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1488 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 696 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 144 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1968 314
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 948 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1344 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2364 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 252 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 912 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1896 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1896 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1788 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 468 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 0 179
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 696 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1164 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1560 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 180 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 540 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1164 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1560 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 2328 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1308 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 432 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1668 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 108 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1668 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 840 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 876 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 2004 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 468 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1560 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 2112 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1164 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 588 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1236 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 732 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1704 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 468 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2436 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 396 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 2076 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 2148 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 216 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1452 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2004 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1128 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 2436 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1020 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 252 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1380 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1164 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 504 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 252 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 288 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 144 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2400 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 216 122
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1200 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 984 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2328 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1020 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 948 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 108 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1896 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 984 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1416 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1020 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 540 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 432 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 108 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1668 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 144 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 504 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1788 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 324 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 252 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1896 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 2364 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2004 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 468 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2364 95
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 696 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 108 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 2292 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1056 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1344 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2040 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 540 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1788 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1236 41
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 696 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 2256 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 804 260
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 840 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 588 122
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 624 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1632 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 252 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 696 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1860 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1380 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 2040 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1236 95
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2256 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 396 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1932 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1824 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 288 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1668 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1752 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 840 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1200 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 624 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 216 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 2148 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2328 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1560 95
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 1200 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 2076 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1272 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 144 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 660 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1560 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 588 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 216 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 840 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2292 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 588 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2148 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 0 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 588 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1200 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1344 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1308 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2220 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 144 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 768 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 396 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1968 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 288 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1704 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1452 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2436 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2148 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1344 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1344 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1128 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 216 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1452 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 216 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2364 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2364 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2364 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 2400 287
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 588 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1416 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 72 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1380 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 2400 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1968 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 624 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 540 122
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 540 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2256 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 72 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2220 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1164 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1344 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 324 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 1200 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 36 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 768 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 948 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1632 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1452 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1020 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1380 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1824 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1056 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1056 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 696 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1752 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 180 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1344 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 324 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 660 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2076 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 0 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 504 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1824 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 36 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 2004 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 624 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 2184 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 360 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2184 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1272 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 108 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 732 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 504 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1932 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2256 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2112 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 2076 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1308 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 2040 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 504 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1860 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1164 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2256 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 2292 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 2184 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 324 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1452 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 768 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2112 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1860 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 624 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 180 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1308 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1824 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1092 95
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 324 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1860 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1200 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1788 68
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 540 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1128 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 0 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 324 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2220 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 288 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 948 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 2184 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 108 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1128 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1164 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 2328 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 2364 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 840 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1272 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 2004 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1380 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 840 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1344 314
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 732 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 912 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 840 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2328 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 696 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 768 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1932 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 108 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1344 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 360 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 876 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1200 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1452 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 2292 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1020 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 984 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1824 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 468 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1788 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1932 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 2292 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 360 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 2112 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1932 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1596 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2256 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 72 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1632 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1128 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 2400 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 948 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1896 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 396 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1272 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2328 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1020 95
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 912 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 660 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1824 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1896 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1968 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1704 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1200 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 504 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1524 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1932 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 2436 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1452 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 180 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 624 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 2292 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1236 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2112 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 2004 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 396 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1272 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 2184 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 72 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1092 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1860 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 468 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 0 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1128 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 768 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 468 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1488 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 588 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 432 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1968 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1056 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 180 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 468 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2292 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2184 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 2040 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 468 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 252 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 588 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1344 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 660 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 72 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1704 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 36 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1752 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 588 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 912 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1452 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1488 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1968 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1524 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2364 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 360 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 912 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 804 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 588 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1524 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1896 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1308 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 2220 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1344 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 2112 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 912 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1380 149
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 804 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1524 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 804 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 732 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1596 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1164 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1236 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 36 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 468 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2400 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 2076 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1824 206
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1128 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 2328 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 108 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1632 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1236 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 216 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1560 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 2292 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1092 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1860 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 252 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2292 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 324 68
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 768 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1704 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1200 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1380 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 624 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1380 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1056 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1824 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1344 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 36 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 2184 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 252 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 2112 260
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 948 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 1188 183
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 868 60
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_891 1080 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIV4PJ4[8] 972 69
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5__4_cry_3 876 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 1284 114
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1235 198
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 677 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 876 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894 1262 192
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 588 33
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7__4_cry_3 865 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 1553 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 1587 114
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 856 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 984 60
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 1149 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1338 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 948 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 2136 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 768 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 948 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 972 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1287 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 753 24
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_892 1212 159
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL 912 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 831 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028 828 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1538 105
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 600 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 840 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 1560 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1191 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 732 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91 852 60
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026 648 6
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 2104 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 758 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 888 54
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1334 720 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91 960 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1 755 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1392 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 816 54
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_890 1176 171
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0 426 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 528 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 842 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 816 51
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1335 729 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 816 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1560 105
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 651 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 792 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 888 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 564 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 840 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332 672 42
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333 636 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 780 27
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1] 768 51
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 816 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 1023 243
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026 588 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 924 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 888 51
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0 600 69
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_889 1176 150
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 696 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 846 126
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 768 42
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 1152 150
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31] 780 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 600 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1146 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 504 114
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1161 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 846 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 2138 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 552 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 828 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 804 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 792 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 864 105
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331 660 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 792 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 804 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 756 78
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893 1234 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 876 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 989 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 552 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 1718 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027 612 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_888 912 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 831 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 756 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 516 117
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 1129 153
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895 1127 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028 984 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 1348 114
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4__4_cry_2 1239 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 888 90
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 675 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1071 273
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 876 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF 936 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 660 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1158 99
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1] 756 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1719 126
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_897 862 78
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6__4_cry_2 1167 108
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 637 15
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 723 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 885 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 840 60
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31] 780 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 828 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1368 114
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8] 708 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 511 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIH8FK2[8] 960 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027 768 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 873 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 827 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 819 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1080 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 2154 63
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2__4_cry_2 1356 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 843 90
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330 675 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 972 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 519 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1563 117
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 804 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 588 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 1044 246
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3__4_cry_3 792 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 860 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 540 18
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 1107 153
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 696 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1332 117
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1__4_cry_3 829 105
set_location Controler_0/Command_Decoder_0/counter_s_1329 732 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 900 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 2112 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 888 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 675 72
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_896 1092 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1020 246
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 768 45
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 1024 150
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 2273 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 396 291
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 1875 180
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 267 150
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 1203 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 843 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 1719 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 1688 261
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 558 123
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 615 234
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 435 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 2007 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 1872 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 2055 315
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 612 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 2268 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 1970 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 1459 198
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 2103 138
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 2179 180
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 840 336
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 876 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 1131 336
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 219 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 948 168
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 2112 123
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 830 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 1716 336
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 338 144
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 1753 60
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 288 192
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 439 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 1968 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 1128 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 1637 234
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 216 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 958 234
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 756 57
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 1632 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 2053 315
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 1755 60
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 505 300
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 1459 57
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 645 198
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 483 300
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 1488 180
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 1206 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 1452 57
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 2014 153
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0 780 47
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1 792 47
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2 804 47
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0 768 53
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1 780 53
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2 792 53
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1334_CC_0 720 38
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_0 780 38
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_1 792 38
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_2 804 38
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_0 756 35
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_1 768 35
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_2 780 35
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1335_CC_0 729 35
set_location Controler_0/Command_Decoder_0/counter_s_1329_CC_0 732 62
set_location Controler_0/Command_Decoder_0/counter_s_1329_CC_1 744 62
set_location Controler_0/Command_Decoder_0/counter_s_1329_CC_2 756 62
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 732 29
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0 708 35
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 696 35
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 816 47
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 768 44
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 768 47
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 651 80
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 660 80
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 675 74
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 684 74
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_0 675 65
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_1 684 65
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_0 660 56
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_1 672 56
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 675 62
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 684 62
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 677 56
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 684 56
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333_CC_0 636 53
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332_CC_0 672 44
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_889_CC_0 1176 152
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_891_CC_0 1080 152
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_896_CC_0 1092 161
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_890_CC_0 1176 173
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_890_CC_1 1188 173
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1235 200
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1236 200
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 1152 152
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 1164 152
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 1149 155
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 1152 155
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 1107 155
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 1129 155
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 1140 155
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0 912 80
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0 936 80
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIV4PJ4[8]_CC_0 972 71
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIH8FK2[8]_CC_0 960 71
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_888_CC_0 912 83
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 924 80
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893_CC_0 1234 176
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893_CC_1 1236 176
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_892_CC_0 1212 161
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895_CC_0 1127 146
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895_CC_1 1128 146
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894_CC_0 1262 194
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894_CC_1 1272 194
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 1718 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 1728 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 1553 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 1560 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1392 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1404 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1338 92
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1344 92
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1719 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1728 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 1023 245
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 1032 245
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 1044 248
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 1056 248
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1080 284
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1092 284
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1071 275
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1080 275
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1020 248
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1032 248
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 2104 71
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 2112 71
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 2138 71
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 2148 71
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 2112 65
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2124 65
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 2154 65
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 2160 65
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 2136 74
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 2148 74
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 511 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 516 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 519 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 528 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 516 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 528 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 504 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 516 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 528 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 540 125
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 876 80
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 888 80
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 816 107
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 828 107
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1146 107
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1152 107
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 804 101
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 816 101
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 1560 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 1572 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 1587 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 1596 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1560 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1572 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1538 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1548 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1563 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1572 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 1188 185
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 1200 185
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 989 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 996 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 873 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 876 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 888 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 900 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1191 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1200 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 1284 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 1296 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 1348 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 1356 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1332 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1344 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1368 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1380 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1287 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1296 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 758 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 768 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 842 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 852 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 860 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 864 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 885 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 888 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 846 128
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 852 128
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1158 101
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1164 101
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 888 83
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 900 83
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1161 107
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1164 107
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 864 107
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 876 107
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1__4_cry_3_CC_0 829 107
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2__4_cry_2_CC_0 1356 107
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3__4_cry_3_CC_0 792 101
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4__4_cry_2_CC_0 1239 101
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5__4_cry_3_CC_0 876 83
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6__4_cry_2_CC_0 1167 110
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7__4_cry_3_CC_0 865 110
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_897_CC_0 862 80
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 843 92
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 852 92
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 819 98
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 828 98
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 723 98
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_1 732 98
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 696 98
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 708 98
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 846 89
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 852 89
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 831 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 840 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 852 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 756 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 768 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 780 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 756 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 768 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 780 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_0 755 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_1 756 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_2 768 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 792 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 804 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 816 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 828 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 840 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 831 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 840 80
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 564 26
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 600 26
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 552 20
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 600 17
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 552 17
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027_CC_0 612 26
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 588 26
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 540 20
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 840 65
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 827 62
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91_CC_0 852 62
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 840 71
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 876 65
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028_CC_0 828 56
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 840 62
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 868 62
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 816 53
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 804 53
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 828 38
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 804 44
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 816 56
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 588 35
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 600 35
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0 426 155
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1 432 155
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2 444 155
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_0 588 53
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_1 600 53
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_2 612 53
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 792 29
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 753 26
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 768 29
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 637 17
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 660 17
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027_CC_0 768 26
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 792 26
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 780 29
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 984 62
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 972 65
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91_CC_0 960 62
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 948 44
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 948 56
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028_CC_0 984 65
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 972 62
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 948 62
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 888 56
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 888 53
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 888 38
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 876 44
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 900 56
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 856 74
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 864 74
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0 600 71
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1 612 71
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2 624 71
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_0 648 8
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_1 660 8
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_2 672 8
