[01/21 01:58:37      0s] 
[01/21 01:58:37      0s] Cadence Innovus(TM) Implementation System.
[01/21 01:58:37      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/21 01:58:37      0s] 
[01/21 01:58:37      0s] Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
[01/21 01:58:37      0s] Options:	
[01/21 01:58:37      0s] Date:		Sun Jan 21 01:58:37 2024
[01/21 01:58:37      0s] Host:		cn93.it.auth.gr (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (12cores*12cpus*AMD EPYC 7352 24-Core Processor 512KB)
[01/21 01:58:37      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/21 01:58:37      0s] 
[01/21 01:58:37      0s] License:
[01/21 01:58:37      0s] 		[01:58:37.187841] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

[01/21 01:58:37      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/21 01:58:37      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/21 01:58:59     18s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
[01/21 01:59:03     21s] @(#)CDS: NanoRoute 21.35-s114_1 NR220912-2004/21_15-UB (database version 18.20.592_1) {superthreading v2.17}
[01/21 01:59:03     21s] @(#)CDS: AAE 21.15-s039 (64bit) 10/13/2022 (Linux 3.10.0-693.el7.x86_64)
[01/21 01:59:03     21s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[01/21 01:59:03     21s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[01/21 01:59:03     21s] @(#)CDS: CPE v21.15-s076
[01/21 01:59:03     21s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[01/21 01:59:03     21s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[01/21 01:59:03     21s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/21 01:59:03     21s] @(#)CDS: RCDB 11.15.0
[01/21 01:59:03     21s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[01/21 01:59:03     21s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[01/21 01:59:03     21s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr.

[01/21 01:59:03     21s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[01/21 01:59:07     24s] 
[01/21 01:59:07     24s] **INFO:  MMMC transition support version v31-84 
[01/21 01:59:07     24s] 
[01/21 01:59:07     24s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/21 01:59:07     24s] <CMD> suppressMessage ENCEXT-2799
[01/21 01:59:07     24s] <CMD> getVersion
[01/21 01:59:07     24s] <CMD> getVersion
[01/21 01:59:08     24s] <CMD> getVersion
[01/21 01:59:09     24s] [INFO] Loading PVS 21.12 fill procedures
[01/21 01:59:09     25s] <CMD> win
[01/21 01:59:45     29s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/21 01:59:45     29s] <CMD> set conf_qxconf_file NULL
[01/21 01:59:45     29s] <CMD> set conf_qxlib_file NULL
[01/21 01:59:45     29s] <CMD> set dbgDualViewAwareXTree 1
[01/21 01:59:45     29s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[01/21 01:59:45     29s] <CMD> set defHierChar /
[01/21 01:59:45     29s] <CMD> set distributed_client_message_echo 1
[01/21 01:59:45     29s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/21 01:59:45     29s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/21 01:59:45     29s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/21 01:59:45     29s] <CMD> set init_design_settop 0
[01/21 01:59:45     29s] <CMD> set init_gnd_net VSS
[01/21 01:59:45     29s] <CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
[01/21 01:59:45     29s] <CMD> set init_mmmc_file Desktop/Default2.view
[01/21 01:59:45     29s] <CMD> set init_original_verilog_files genus_invs_des/genus.v
[01/21 01:59:45     29s] <CMD> set init_pwr_net VDD
[01/21 01:59:45     29s] <CMD> set init_verilog genus_invs_des/genus.v
[01/21 01:59:45     29s] <CMD> get_message -id GLOBAL-100 -suppress
[01/21 01:59:45     29s] <CMD> get_message -id GLOBAL-100 -suppress
[01/21 01:59:45     29s] <CMD> set latch_time_borrow_mode max_borrow
[01/21 01:59:45     29s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/21 01:59:45     29s] <CMD> set pegDefaultResScaleFactor 1
[01/21 01:59:45     29s] <CMD> set pegDetailResScaleFactor 1
[01/21 01:59:45     29s] <CMD> set pegEnableDualViewForTQuantus 1
[01/21 01:59:45     29s] <CMD> get_message -id GLOBAL-100 -suppress
[01/21 01:59:45     29s] <CMD> get_message -id GLOBAL-100 -suppress
[01/21 01:59:45     29s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/21 01:59:45     29s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/21 01:59:45     29s] <CMD> set timing_library_ca_derate_data_consistency 0
[01/21 01:59:45     29s] <CMD> get_message -id GLOBAL-100 -suppress
[01/21 01:59:45     29s] <CMD> get_message -id GLOBAL-100 -suppress
[01/21 01:59:45     29s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[01/21 01:59:45     29s] <CMD> set defStreamOutCheckUncolored false
[01/21 01:59:45     29s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/21 01:59:45     29s] <CMD> set lefdefInputCheckColoredShape 0
[01/21 01:59:45     29s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/21 02:00:42     35s] <CMD> save_global Default4.globals
[01/21 02:00:48     36s] <CMD> set init_design_settop 1
[01/21 02:00:48     36s] <CMD> set init_mmmc_file Desktop/Default4.view
[01/21 02:00:48     36s] <CMD> set init_top_cell picorv32
[01/21 02:00:48     36s] <CMD> init_design
[01/21 02:00:48     36s] #% Begin Load MMMC data ... (date=01/21 02:00:48, mem=826.2M)
[01/21 02:00:48     36s] #% End Load MMMC data ... (date=01/21 02:00:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=826.8M, current mem=826.8M)
[01/21 02:00:48     36s] 
[01/21 02:00:48     36s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[01/21 02:00:48     36s] 
[01/21 02:00:48     36s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[01/21 02:00:48     36s] Set DBUPerIGU to M2 pitch 400.
[01/21 02:00:48     37s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/21 02:00:48     37s] Type 'man IMPLF-200' for more detail.
[01/21 02:00:48     37s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[01/21 02:00:48     37s] Loading view definition file from Desktop/Default4.view
[01/21 02:00:48     37s] Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[01/21 02:00:49     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/21 02:00:49     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/21 02:00:49     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/21 02:00:49     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/21 02:00:49     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/21 02:00:49     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/21 02:00:49     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/21 02:00:49     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/21 02:00:49     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/21 02:00:49     37s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/21 02:00:49     38s] Read 489 cells in library 'slow_vdd1v0' 
[01/21 02:00:49     38s] Ending "PreSetAnalysisView" (total cpu=0:00:00.9, real=0:00:01.0, peak res=891.7M, current mem=846.2M)
[01/21 02:00:49     38s] *** End library_loading (cpu=0.01min, real=0.02min, mem=14.5M, fe_cpu=0.63min, fe_real=2.20min, fe_mem=1129.4M) ***
[01/21 02:00:49     38s] #% Begin Load netlist data ... (date=01/21 02:00:49, mem=846.2M)
[01/21 02:00:49     38s] *** Begin netlist parsing (mem=1129.4M) ***
[01/21 02:00:49     38s] Created 489 new cells from 1 timing libraries.
[01/21 02:00:49     38s] Reading netlist ...
[01/21 02:00:49     38s] Backslashed names will retain backslash and a trailing blank character.
[01/21 02:00:49     38s] Reading verilog netlist 'genus_invs_des/genus.v'
[01/21 02:00:49     38s] 
[01/21 02:00:49     38s] *** Memory Usage v#1 (Current mem = 1130.367M, initial mem = 476.039M) ***
[01/21 02:00:49     38s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1130.4M) ***
[01/21 02:00:49     38s] #% End Load netlist data ... (date=01/21 02:00:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=857.8M, current mem=857.8M)
[01/21 02:00:49     38s] Set top cell to picorv32.
[01/21 02:00:50     38s] Hooked 489 DB cells to tlib cells.
[01/21 02:00:50     38s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:01.0, peak res=863.8M, current mem=863.8M)
[01/21 02:00:50     38s] Starting recursive module instantiation check.
[01/21 02:00:50     38s] No recursion found.
[01/21 02:00:50     38s] Building hierarchical netlist for Cell picorv32 ...
[01/21 02:00:50     38s] *** Netlist is unique.
[01/21 02:00:50     38s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[01/21 02:00:50     38s] ** info: there are 584 modules.
[01/21 02:00:50     38s] ** info: there are 9633 stdCell insts.
[01/21 02:00:50     38s] 
[01/21 02:00:50     38s] *** Memory Usage v#1 (Current mem = 1190.293M, initial mem = 476.039M) ***
[01/21 02:00:50     38s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/21 02:00:50     38s] Type 'man IMPFP-3961' for more detail.
[01/21 02:00:50     38s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/21 02:00:50     38s] Type 'man IMPFP-3961' for more detail.
[01/21 02:00:50     38s] Start create_tracks
[01/21 02:00:50     38s] Extraction setup Started 
[01/21 02:00:50     38s] 
[01/21 02:00:50     38s] Trim Metal Layers:
[01/21 02:00:50     38s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/21 02:00:50     38s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[01/21 02:00:50     38s] __QRC_SADV_USE_LE__ is set 0
[01/21 02:00:51     40s] Metal Layer Id 1 is Metal1 
[01/21 02:00:51     40s] Metal Layer Id 2 is Metal2 
[01/21 02:00:51     40s] Metal Layer Id 3 is Metal3 
[01/21 02:00:51     40s] Metal Layer Id 4 is Metal4 
[01/21 02:00:51     40s] Metal Layer Id 5 is Metal5 
[01/21 02:00:51     40s] Metal Layer Id 6 is Metal6 
[01/21 02:00:51     40s] Metal Layer Id 7 is Metal7 
[01/21 02:00:51     40s] Metal Layer Id 8 is Metal8 
[01/21 02:00:51     40s] Metal Layer Id 9 is Metal9 
[01/21 02:00:51     40s] Metal Layer Id 10 is Metal10 
[01/21 02:00:51     40s] Metal Layer Id 11 is Metal11 
[01/21 02:00:51     40s] Via Layer Id 33 is Cont 
[01/21 02:00:51     40s] Via Layer Id 34 is Via1 
[01/21 02:00:51     40s] Via Layer Id 35 is Via2 
[01/21 02:00:51     40s] Via Layer Id 36 is Via3 
[01/21 02:00:51     40s] Via Layer Id 37 is Via4 
[01/21 02:00:51     40s] Via Layer Id 38 is Via5 
[01/21 02:00:51     40s] Via Layer Id 39 is Via6 
[01/21 02:00:51     40s] Via Layer Id 40 is Via7 
[01/21 02:00:51     40s] Via Layer Id 41 is Via8 
[01/21 02:00:51     40s] Via Layer Id 42 is Via9 
[01/21 02:00:51     40s] Via Layer Id 43 is Via10 
[01/21 02:00:51     40s] Via Layer Id 44 is Bondpad 
[01/21 02:00:51     40s] 
[01/21 02:00:51     40s] Trim Metal Layers:
[01/21 02:00:51     40s] Generating auto layer map file.
[01/21 02:00:51     40s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[01/21 02:00:51     40s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[01/21 02:00:51     40s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[01/21 02:00:51     40s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[01/21 02:00:51     40s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[01/21 02:00:51     40s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[01/21 02:00:51     40s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[01/21 02:00:51     40s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[01/21 02:00:51     40s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[01/21 02:00:51     40s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[01/21 02:00:51     40s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[01/21 02:00:51     40s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[01/21 02:00:51     40s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[01/21 02:00:51     40s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[01/21 02:00:51     40s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[01/21 02:00:51     40s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[01/21 02:00:51     40s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[01/21 02:00:51     40s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[01/21 02:00:51     40s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[01/21 02:00:51     40s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[01/21 02:00:51     40s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[01/21 02:00:51     40s] Metal Layer Id 1 mapped to 5 
[01/21 02:00:51     40s] Via Layer Id 1 mapped to 6 
[01/21 02:00:51     40s] Metal Layer Id 2 mapped to 7 
[01/21 02:00:51     40s] Via Layer Id 2 mapped to 8 
[01/21 02:00:51     40s] Metal Layer Id 3 mapped to 9 
[01/21 02:00:51     40s] Via Layer Id 3 mapped to 10 
[01/21 02:00:51     40s] Metal Layer Id 4 mapped to 11 
[01/21 02:00:51     40s] Via Layer Id 4 mapped to 12 
[01/21 02:00:51     40s] Metal Layer Id 5 mapped to 13 
[01/21 02:00:51     40s] Via Layer Id 5 mapped to 14 
[01/21 02:00:51     40s] Metal Layer Id 6 mapped to 15 
[01/21 02:00:51     40s] Via Layer Id 6 mapped to 16 
[01/21 02:00:51     40s] Metal Layer Id 7 mapped to 17 
[01/21 02:00:51     40s] Via Layer Id 7 mapped to 18 
[01/21 02:00:51     40s] Metal Layer Id 8 mapped to 19 
[01/21 02:00:51     40s] Via Layer Id 8 mapped to 20 
[01/21 02:00:51     40s] Metal Layer Id 9 mapped to 21 
[01/21 02:00:51     40s] Via Layer Id 9 mapped to 22 
[01/21 02:00:51     40s] Metal Layer Id 10 mapped to 23 
[01/21 02:00:51     40s] Via Layer Id 10 mapped to 24 
[01/21 02:00:51     40s] Metal Layer Id 11 mapped to 25 
[01/21 02:00:52     40s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[01/21 02:00:52     40s] eee: Reading patterns meta data.
[01/21 02:00:52     40s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[01/21 02:00:52     40s] Restore PreRoute Pattern Extraction data failed.
[01/21 02:00:52     40s] Importing multi-corner technology file(s) for preRoute extraction...
[01/21 02:00:52     40s] /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/21 02:00:53     41s] Metal Layer Id 1 is Metal1 
[01/21 02:00:53     41s] Metal Layer Id 2 is Metal2 
[01/21 02:00:53     41s] Metal Layer Id 3 is Metal3 
[01/21 02:00:53     41s] Metal Layer Id 4 is Metal4 
[01/21 02:00:53     41s] Metal Layer Id 5 is Metal5 
[01/21 02:00:53     41s] Metal Layer Id 6 is Metal6 
[01/21 02:00:53     41s] Metal Layer Id 7 is Metal7 
[01/21 02:00:53     41s] Metal Layer Id 8 is Metal8 
[01/21 02:00:53     41s] Metal Layer Id 9 is Metal9 
[01/21 02:00:53     41s] Metal Layer Id 10 is Metal10 
[01/21 02:00:53     41s] Metal Layer Id 11 is Metal11 
[01/21 02:00:53     41s] Via Layer Id 33 is Cont 
[01/21 02:00:53     41s] Via Layer Id 34 is Via1 
[01/21 02:00:53     41s] Via Layer Id 35 is Via2 
[01/21 02:00:53     41s] Via Layer Id 36 is Via3 
[01/21 02:00:53     41s] Via Layer Id 37 is Via4 
[01/21 02:00:53     41s] Via Layer Id 38 is Via5 
[01/21 02:00:53     41s] Via Layer Id 39 is Via6 
[01/21 02:00:53     41s] Via Layer Id 40 is Via7 
[01/21 02:00:53     41s] Via Layer Id 41 is Via8 
[01/21 02:00:53     41s] Via Layer Id 42 is Via9 
[01/21 02:00:53     41s] Via Layer Id 43 is Via10 
[01/21 02:00:53     41s] Via Layer Id 44 is Bondpad 
[01/21 02:00:53     41s] 
[01/21 02:00:53     41s] Trim Metal Layers:
[01/21 02:00:53     41s] Generating auto layer map file.
[01/21 02:00:53     41s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[01/21 02:00:53     41s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[01/21 02:00:53     41s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[01/21 02:00:53     41s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[01/21 02:00:53     41s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[01/21 02:00:53     41s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[01/21 02:00:53     41s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[01/21 02:00:53     41s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[01/21 02:00:53     41s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[01/21 02:00:53     41s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[01/21 02:00:53     41s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[01/21 02:00:53     41s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[01/21 02:00:53     41s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[01/21 02:00:53     41s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[01/21 02:00:53     41s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[01/21 02:00:53     41s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[01/21 02:00:53     41s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[01/21 02:00:53     41s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[01/21 02:00:53     41s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[01/21 02:00:53     41s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[01/21 02:00:53     41s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[01/21 02:00:53     41s] Metal Layer Id 1 mapped to 5 
[01/21 02:00:53     41s] Via Layer Id 1 mapped to 6 
[01/21 02:00:53     41s] Metal Layer Id 2 mapped to 7 
[01/21 02:00:53     41s] Via Layer Id 2 mapped to 8 
[01/21 02:00:53     41s] Metal Layer Id 3 mapped to 9 
[01/21 02:00:53     41s] Via Layer Id 3 mapped to 10 
[01/21 02:00:53     41s] Metal Layer Id 4 mapped to 11 
[01/21 02:00:53     41s] Via Layer Id 4 mapped to 12 
[01/21 02:00:53     41s] Metal Layer Id 5 mapped to 13 
[01/21 02:00:53     41s] Via Layer Id 5 mapped to 14 
[01/21 02:00:53     41s] Metal Layer Id 6 mapped to 15 
[01/21 02:00:53     41s] Via Layer Id 6 mapped to 16 
[01/21 02:00:53     41s] Metal Layer Id 7 mapped to 17 
[01/21 02:00:53     41s] Via Layer Id 7 mapped to 18 
[01/21 02:00:53     41s] Metal Layer Id 8 mapped to 19 
[01/21 02:00:53     41s] Via Layer Id 8 mapped to 20 
[01/21 02:00:53     41s] Metal Layer Id 9 mapped to 21 
[01/21 02:00:53     41s] Via Layer Id 9 mapped to 22 
[01/21 02:00:53     41s] Metal Layer Id 10 mapped to 23 
[01/21 02:00:53     41s] Via Layer Id 10 mapped to 24 
[01/21 02:00:53     41s] Metal Layer Id 11 mapped to 25 
[01/21 02:00:56     44s] Completed (cpu: 0:00:05.7 real: 0:00:06.0)
[01/21 02:00:56     44s] Set Shrink Factor to 1.00000
[01/21 02:00:56     44s] Summary of Active RC-Corners : 
[01/21 02:00:56     44s]  
[01/21 02:00:56     44s]  Analysis View: default_emulate_view
[01/21 02:00:56     44s]     RC-Corner Name        : default_emulate_rc_corner
[01/21 02:00:56     44s]     RC-Corner Index       : 0
[01/21 02:00:56     44s]     RC-Corner Temperature : 125 Celsius
[01/21 02:00:56     44s]     RC-Corner Cap Table   : ''
[01/21 02:00:56     44s]     RC-Corner PreRoute Res Factor         : 1
[01/21 02:00:56     44s]     RC-Corner PreRoute Cap Factor         : 1
[01/21 02:00:56     44s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/21 02:00:56     44s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/21 02:00:56     44s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/21 02:00:56     44s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/21 02:00:56     44s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/21 02:00:56     44s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[01/21 02:00:56     44s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[01/21 02:00:56     44s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/21 02:00:56     44s]     RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[01/21 02:00:56     44s] 
[01/21 02:00:56     44s] Trim Metal Layers:
[01/21 02:00:56     44s] LayerId::1 widthSet size::1
[01/21 02:00:56     44s] LayerId::2 widthSet size::1
[01/21 02:00:56     44s] LayerId::3 widthSet size::1
[01/21 02:00:56     44s] LayerId::4 widthSet size::1
[01/21 02:00:56     44s] LayerId::5 widthSet size::1
[01/21 02:00:56     44s] LayerId::6 widthSet size::1
[01/21 02:00:56     44s] LayerId::7 widthSet size::1
[01/21 02:00:56     44s] LayerId::8 widthSet size::1
[01/21 02:00:56     44s] LayerId::9 widthSet size::1
[01/21 02:00:56     44s] LayerId::10 widthSet size::1
[01/21 02:00:56     44s] LayerId::11 widthSet size::1
[01/21 02:00:56     44s] Updating RC grid for preRoute extraction ...
[01/21 02:00:56     44s] eee: pegSigSF::1.070000
[01/21 02:00:56     44s] Initializing multi-corner resistance tables ...
[01/21 02:00:56     44s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:00:56     44s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:00:56     44s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:00:56     44s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:00:56     44s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:00:56     44s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:00:56     44s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:00:56     44s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:00:56     44s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:00:56     44s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:00:56     44s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:00:56     44s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:00:56     44s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:00:56     44s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[01/21 02:00:56     44s] *Info: initialize multi-corner CTS.
[01/21 02:00:56     44s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1133.9M, current mem=946.0M)
[01/21 02:00:56     44s] Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
[01/21 02:00:56     44s] Current (total cpu=0:00:44.8, real=0:02:19, peak res=1189.5M, current mem=1189.5M)
[01/21 02:00:56     44s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).
[01/21 02:00:56     44s] 
[01/21 02:00:56     44s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).
[01/21 02:00:56     44s] 
[01/21 02:00:57     44s] INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
[01/21 02:00:57     44s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1208.0M, current mem=1208.0M)
[01/21 02:00:57     44s] Current (total cpu=0:00:44.9, real=0:02:20, peak res=1208.0M, current mem=1208.0M)
[01/21 02:00:57     44s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/21 02:00:57     44s] 
[01/21 02:00:57     44s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/21 02:00:57     45s] Summary for sequential cells identification: 
[01/21 02:00:57     45s]   Identified SBFF number: 104
[01/21 02:00:57     45s]   Identified MBFF number: 0
[01/21 02:00:57     45s]   Identified SB Latch number: 0
[01/21 02:00:57     45s]   Identified MB Latch number: 0
[01/21 02:00:57     45s]   Not identified SBFF number: 16
[01/21 02:00:57     45s]   Not identified MBFF number: 0
[01/21 02:00:57     45s]   Not identified SB Latch number: 0
[01/21 02:00:57     45s]   Not identified MB Latch number: 0
[01/21 02:00:57     45s]   Number of sequential cells which are not FFs: 32
[01/21 02:00:57     45s] Total number of combinational cells: 327
[01/21 02:00:57     45s] Total number of sequential cells: 152
[01/21 02:00:57     45s] Total number of tristate cells: 10
[01/21 02:00:57     45s] Total number of level shifter cells: 0
[01/21 02:00:57     45s] Total number of power gating cells: 0
[01/21 02:00:57     45s] Total number of isolation cells: 0
[01/21 02:00:57     45s] Total number of power switch cells: 0
[01/21 02:00:57     45s] Total number of pulse generator cells: 0
[01/21 02:00:57     45s] Total number of always on buffers: 0
[01/21 02:00:57     45s] Total number of retention cells: 0
[01/21 02:00:57     45s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[01/21 02:00:57     45s] Total number of usable buffers: 16
[01/21 02:00:57     45s] List of unusable buffers:
[01/21 02:00:57     45s] Total number of unusable buffers: 0
[01/21 02:00:57     45s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[01/21 02:00:57     45s] Total number of usable inverters: 19
[01/21 02:00:57     45s] List of unusable inverters:
[01/21 02:00:57     45s] Total number of unusable inverters: 0
[01/21 02:00:57     45s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[01/21 02:00:57     45s] Total number of identified usable delay cells: 8
[01/21 02:00:57     45s] List of identified unusable delay cells:
[01/21 02:00:57     45s] Total number of identified unusable delay cells: 0
[01/21 02:00:57     45s] 
[01/21 02:00:57     45s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/21 02:00:57     45s] 
[01/21 02:00:57     45s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:00:57     45s] 
[01/21 02:00:57     45s] TimeStamp Deleting Cell Server End ...
[01/21 02:00:57     45s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1228.8M, current mem=1228.8M)
[01/21 02:00:57     45s] 
[01/21 02:00:57     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:00:57     45s] Summary for sequential cells identification: 
[01/21 02:00:57     45s]   Identified SBFF number: 104
[01/21 02:00:57     45s]   Identified MBFF number: 0
[01/21 02:00:57     45s]   Identified SB Latch number: 0
[01/21 02:00:57     45s]   Identified MB Latch number: 0
[01/21 02:00:57     45s]   Not identified SBFF number: 16
[01/21 02:00:57     45s]   Not identified MBFF number: 0
[01/21 02:00:57     45s]   Not identified SB Latch number: 0
[01/21 02:00:57     45s]   Not identified MB Latch number: 0
[01/21 02:00:57     45s]   Number of sequential cells which are not FFs: 32
[01/21 02:00:57     45s]  Visiting view : default_emulate_view
[01/21 02:00:57     45s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:00:57     45s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:00:57     45s]  Visiting view : default_emulate_view
[01/21 02:00:57     45s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:00:57     45s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:00:57     45s] TLC MultiMap info (StdDelay):
[01/21 02:00:57     45s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:00:57     45s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:00:57     45s]  Setting StdDelay to: 38ps
[01/21 02:00:57     45s] 
[01/21 02:00:57     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:00:57     45s] 
[01/21 02:00:57     45s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:00:57     45s] 
[01/21 02:00:57     45s] TimeStamp Deleting Cell Server End ...
[01/21 02:00:57     45s] 
[01/21 02:00:57     45s] *** Summary of all messages that are not suppressed in this session:
[01/21 02:00:57     45s] Severity  ID               Count  Summary                                  
[01/21 02:00:57     45s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/21 02:00:57     45s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[01/21 02:00:57     45s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/21 02:00:57     45s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[01/21 02:00:57     45s] *** Message Summary: 15 warning(s), 0 error(s)
[01/21 02:00:57     45s] 
[01/21 02:01:03     46s] <CMD> getIoFlowFlag
[01/21 02:01:16     47s] <CMD> setIoFlowFlag 0
[01/21 02:01:16     47s] <CMD> floorPlan -site CoreSite -r 0.991953592814 0.70000 15 15 15 15
[01/21 02:01:16     47s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/21 02:01:16     47s] Type 'man IMPFP-3961' for more detail.
[01/21 02:01:16     47s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/21 02:01:16     47s] Type 'man IMPFP-3961' for more detail.
[01/21 02:01:16     47s] Start create_tracks
[01/21 02:01:16     47s] <CMD> uiSetTool select
[01/21 02:01:16     47s] <CMD> getIoFlowFlag
[01/21 02:01:16     47s] <CMD> fit
[01/21 02:01:24     48s] <CMD> set sprCreateIeRingOffset 1.0
[01/21 02:01:24     48s] <CMD> set sprCreateIeRingThreshold 1.0
[01/21 02:01:24     48s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/21 02:01:24     48s] <CMD> set sprCreateIeRingLayers {}
[01/21 02:01:24     48s] <CMD> set sprCreateIeRingOffset 1.0
[01/21 02:01:24     48s] <CMD> set sprCreateIeRingThreshold 1.0
[01/21 02:01:24     48s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/21 02:01:24     48s] <CMD> set sprCreateIeRingLayers {}
[01/21 02:01:24     48s] <CMD> set sprCreateIeStripeWidth 10.0
[01/21 02:01:24     48s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/21 02:01:24     48s] <CMD> set sprCreateIeStripeWidth 10.0
[01/21 02:01:24     48s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/21 02:01:24     48s] <CMD> set sprCreateIeRingOffset 1.0
[01/21 02:01:24     48s] <CMD> set sprCreateIeRingThreshold 1.0
[01/21 02:01:24     48s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/21 02:01:24     48s] <CMD> set sprCreateIeRingLayers {}
[01/21 02:01:24     48s] <CMD> set sprCreateIeStripeWidth 10.0
[01/21 02:01:24     48s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/21 02:01:45     51s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/21 02:01:45     51s] The ring targets are set to core/block ring wires.
[01/21 02:01:45     51s] addRing command will consider rows while creating rings.
[01/21 02:01:45     51s] addRing command will disallow rings to go over rows.
[01/21 02:01:45     51s] addRing command will ignore shorts while creating rings.
[01/21 02:01:45     51s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/21 02:01:45     51s] 
[01/21 02:01:45     51s] 
[01/21 02:01:45     51s] viaInitial starts at Sun Jan 21 02:01:45 2024
viaInitial ends at Sun Jan 21 02:01:45 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1655.6M)
[01/21 02:01:45     51s] Ring generation is complete.
[01/21 02:01:45     51s] vias are now being generated.
[01/21 02:01:45     51s] addRing created 8 wires.
[01/21 02:01:45     51s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/21 02:01:45     51s] +--------+----------------+----------------+
[01/21 02:01:45     51s] |  Layer |     Created    |     Deleted    |
[01/21 02:01:45     51s] +--------+----------------+----------------+
[01/21 02:01:45     51s] | Metal10|        4       |       NA       |
[01/21 02:01:45     51s] |  Via10 |        8       |        0       |
[01/21 02:01:45     51s] | Metal11|        4       |       NA       |
[01/21 02:01:45     51s] +--------+----------------+----------------+
[01/21 02:02:27     55s] <CMD> set sprCreateIeRingOffset 1.0
[01/21 02:02:27     55s] <CMD> set sprCreateIeRingThreshold 1.0
[01/21 02:02:27     55s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/21 02:02:27     55s] <CMD> set sprCreateIeRingLayers {}
[01/21 02:02:27     55s] <CMD> set sprCreateIeRingOffset 1.0
[01/21 02:02:27     55s] <CMD> set sprCreateIeRingThreshold 1.0
[01/21 02:02:27     55s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/21 02:02:27     55s] <CMD> set sprCreateIeRingLayers {}
[01/21 02:02:27     55s] <CMD> set sprCreateIeStripeWidth 10.0
[01/21 02:02:27     55s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/21 02:02:27     55s] <CMD> set sprCreateIeStripeWidth 10.0
[01/21 02:02:27     55s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/21 02:02:27     55s] <CMD> set sprCreateIeRingOffset 1.0
[01/21 02:02:27     55s] <CMD> set sprCreateIeRingThreshold 1.0
[01/21 02:02:27     55s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/21 02:02:27     55s] <CMD> set sprCreateIeRingLayers {}
[01/21 02:02:27     55s] <CMD> set sprCreateIeStripeWidth 10.0
[01/21 02:02:27     55s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/21 02:02:49     58s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/21 02:02:49     58s] addStripe will allow jog to connect padcore ring and block ring.
[01/21 02:02:49     58s] 
[01/21 02:02:49     58s] Stripes will stop at the boundary of the specified area.
[01/21 02:02:49     58s] When breaking rings, the power planner will consider the existence of blocks.
[01/21 02:02:49     58s] Stripes will not extend to closest target.
[01/21 02:02:49     58s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/21 02:02:49     58s] Stripes will not be created over regions without power planning wires.
[01/21 02:02:49     58s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/21 02:02:49     58s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/21 02:02:49     58s] Offset for stripe breaking is set to 0.
[01/21 02:02:49     58s] <CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/21 02:02:49     58s] 
[01/21 02:02:49     58s] Initialize fgc environment(mem: 1658.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.3M)
[01/21 02:02:49     58s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.3M)
[01/21 02:02:49     58s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.3M)
[01/21 02:02:49     58s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.3M)
[01/21 02:02:49     58s] Starting stripe generation ...
[01/21 02:02:49     58s] Non-Default Mode Option Settings :
[01/21 02:02:49     58s]   NONE
[01/21 02:02:49     58s] Stripe generation is complete.
[01/21 02:02:49     58s] vias are now being generated.
[01/21 02:02:49     58s] addStripe created 6 wires.
[01/21 02:02:49     58s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[01/21 02:02:49     58s] +--------+----------------+----------------+
[01/21 02:02:49     58s] |  Layer |     Created    |     Deleted    |
[01/21 02:02:49     58s] +--------+----------------+----------------+
[01/21 02:02:49     58s] |  Via10 |       12       |        0       |
[01/21 02:02:49     58s] | Metal11|        6       |       NA       |
[01/21 02:02:49     58s] +--------+----------------+----------------+
[01/21 02:03:24     62s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[01/21 02:03:29     62s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename *
[01/21 02:03:36     63s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[01/21 02:03:40     64s] <CMD> globalNetConnect VSS -type tielo -instanceBasename *
[01/21 02:03:46     64s] <CMD> createPGPin VDD -net VDD -geom Metal10 9 0 12 12
[01/21 02:03:53     65s] <CMD> createPGPin VSS -net VSS -geom Metal10 3 0 6 6
[01/21 02:04:03     66s] <CMD> zoomBox -19.54900 -7.93100 163.11200 155.58950
[01/21 02:04:03     66s] <CMD> zoomBox -11.42900 -6.31000 100.74800 94.11250
[01/21 02:04:04     66s] <CMD> zoomBox -8.79550 -5.80950 86.55550 79.55000
[01/21 02:04:04     66s] <CMD> zoomBox -6.55700 -5.38400 74.49150 67.17150
[01/21 02:04:04     66s] <CMD> zoomBox -1.29750 -3.80650 48.47650 40.75200
[01/21 02:04:05     66s] <CMD> zoomBox 1.02450 -3.11000 36.98700 29.08400
[01/21 02:04:06     67s] <CMD> zoomBox -0.04300 -3.43050 42.26600 34.44500
[01/21 02:04:06     67s] <CMD> zoomBox -1.29850 -3.80700 48.47650 40.75200
[01/21 02:04:07     67s] <CMD> zoomBox -1.96900 -4.47800 56.59000 47.94500
[01/21 02:04:07     67s] <CMD> zoomBox -3.65650 -6.19450 77.39400 66.36300
[01/21 02:04:08     67s] <CMD> zoomBox -4.72950 -7.28600 90.62400 78.07550
[01/21 02:04:08     67s] <CMD> zoomBox -7.47750 -10.08150 124.49950 108.06600
[01/21 02:04:08     67s] <CMD> zoomBox -9.22500 -11.85900 146.04200 127.13800
[01/21 02:04:09     67s] <CMD> zoomBox -20.07700 -22.71100 277.36600 243.56400
[01/21 02:04:35     70s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[01/21 02:04:35     70s] <CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/21 02:04:35     70s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[01/21 02:04:35     70s] *** Begin SPECIAL ROUTE on Sun Jan 21 02:04:35 2024 ***
[01/21 02:04:35     70s] SPECIAL ROUTE ran on directory: /home/p/paschalk
[01/21 02:04:35     70s] SPECIAL ROUTE ran on machine: cn93.it.auth.gr (Linux 3.10.0-1160.105.1.el7.x86_64 x86_64 2.30Ghz)
[01/21 02:04:35     70s] 
[01/21 02:04:35     70s] Begin option processing ...
[01/21 02:04:35     70s] srouteConnectPowerBump set to false
[01/21 02:04:35     70s] routeSelectNet set to "VDD VSS"
[01/21 02:04:35     70s] routeSpecial set to true
[01/21 02:04:35     70s] srouteBottomLayerLimit set to 1
[01/21 02:04:35     70s] srouteBottomTargetLayerLimit set to 1
[01/21 02:04:35     70s] srouteConnectBlockPin set to false
[01/21 02:04:35     70s] srouteConnectConverterPin set to false
[01/21 02:04:35     70s] srouteConnectPadPin set to false
[01/21 02:04:35     70s] srouteConnectStripe set to false
[01/21 02:04:35     70s] srouteCrossoverViaBottomLayer set to 1
[01/21 02:04:35     70s] srouteCrossoverViaTopLayer set to 11
[01/21 02:04:35     70s] srouteFollowCorePinEnd set to 3
[01/21 02:04:35     70s] srouteFollowPadPin set to false
[01/21 02:04:35     70s] srouteJogControl set to "preferWithChanges differentLayer"
[01/21 02:04:35     70s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[01/21 02:04:35     70s] sroutePadPinAllPorts set to true
[01/21 02:04:35     70s] sroutePreserveExistingRoutes set to true
[01/21 02:04:35     70s] srouteRoutePowerBarPortOnBothDir set to true
[01/21 02:04:35     70s] srouteStopBlockPin set to "nearestTarget"
[01/21 02:04:35     70s] srouteTopLayerLimit set to 11
[01/21 02:04:35     70s] srouteTopTargetLayerLimit set to 11
[01/21 02:04:35     70s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3098.00 megs.
[01/21 02:04:35     70s] 
[01/21 02:04:35     70s] Reading DB technology information...
[01/21 02:04:35     71s] Finished reading DB technology information.
[01/21 02:04:35     71s] Reading floorplan and netlist information...
[01/21 02:04:35     71s] Finished reading floorplan and netlist information.
[01/21 02:04:35     71s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/21 02:04:35     71s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/21 02:04:35     71s] Read in 2 nondefault rules, 0 used
[01/21 02:04:35     71s] Read in 583 macros, 129 used
[01/21 02:04:35     71s] Read in 129 components
[01/21 02:04:35     71s]   129 core components: 129 unplaced, 0 placed, 0 fixed
[01/21 02:04:35     71s] Read in 2 physical pins
[01/21 02:04:35     71s]   2 physical pins: 0 unplaced, 0 placed, 2 fixed
[01/21 02:04:35     71s] Read in 409 logical pins
[01/21 02:04:35     71s] Read in 401 nets
[01/21 02:04:35     71s] Read in 2 special nets, 2 routed
[01/21 02:04:35     71s] Read in 260 terminals
[01/21 02:04:35     71s] 2 nets selected.
[01/21 02:04:35     71s] 
[01/21 02:04:35     71s] Begin power routing ...
[01/21 02:04:35     71s] CPU time for VDD FollowPin 0 seconds
[01/21 02:04:35     71s] CPU time for VSS FollowPin 0 seconds
[01/21 02:04:35     71s]   Number of Core ports routed: 250
[01/21 02:04:35     71s]   Number of Followpin connections: 125
[01/21 02:04:35     71s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3102.00 megs.
[01/21 02:04:35     71s] 
[01/21 02:04:35     71s] 
[01/21 02:04:35     71s] 
[01/21 02:04:35     71s]  Begin updating DB with routing results ...
[01/21 02:04:35     71s]  Updating DB with 2 io pins ...
[01/21 02:04:35     71s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/21 02:04:35     71s] Pin and blockage extraction finished
[01/21 02:04:35     71s] 
[01/21 02:04:35     71s] sroute created 375 wires.
[01/21 02:04:35     71s] ViaGen created 2250 vias, deleted 0 via to avoid violation.
[01/21 02:04:35     71s] +--------+----------------+----------------+
[01/21 02:04:35     71s] |  Layer |     Created    |     Deleted    |
[01/21 02:04:35     71s] +--------+----------------+----------------+
[01/21 02:04:35     71s] | Metal1 |       375      |       NA       |
[01/21 02:04:35     71s] |  Via1  |       250      |        0       |
[01/21 02:04:35     71s] |  Via2  |       250      |        0       |
[01/21 02:04:35     71s] |  Via3  |       250      |        0       |
[01/21 02:04:35     71s] |  Via4  |       250      |        0       |
[01/21 02:04:35     71s] |  Via5  |       250      |        0       |
[01/21 02:04:35     71s] |  Via6  |       250      |        0       |
[01/21 02:04:35     71s] |  Via7  |       250      |        0       |
[01/21 02:04:35     71s] |  Via8  |       250      |        0       |
[01/21 02:04:35     71s] |  Via9  |       250      |        0       |
[01/21 02:04:35     71s] +--------+----------------+----------------+
[01/21 02:05:36     77s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/21 02:05:36     77s] <CMD> setEndCapMode -reset
[01/21 02:05:36     77s] <CMD> setEndCapMode -boundary_tap false
[01/21 02:05:36     77s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[01/21 02:05:36     77s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[01/21 02:05:36     77s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[01/21 02:05:36     77s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/21 02:05:36     77s] <CMD> setPlaceMode -reset
[01/21 02:05:36     78s] <CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[01/21 02:05:44     78s] <CMD> setDesignMode -process 45
[01/21 02:05:44     78s] ##  Process: 45            (User Set)               
[01/21 02:05:44     78s] ##     Node: (not set)                           
[01/21 02:05:44     78s] 
##  Check design process and node:  
##  Design tech node is not set.

[01/21 02:05:44     78s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[01/21 02:05:44     78s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[01/21 02:05:44     78s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[01/21 02:05:44     78s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[01/21 02:05:44     78s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[01/21 02:05:48     79s] <CMD> getPlaceMode
[01/21 02:05:48     79s] -place_design_floorplan_mode false         # bool, default=false
[01/21 02:05:48     79s] -place_design_refine_macro false           # bool, default=false
[01/21 02:05:48     79s] -place_design_refine_place true            # bool, default=true
[01/21 02:05:48     79s] -place_detail_activity_power_driven false
[01/21 02:05:48     79s]                                            # bool, default=false
[01/21 02:05:48     79s] -place_detail_allow_border_pin_abut false
[01/21 02:05:48     79s]                                            # bool, default=false
[01/21 02:05:48     79s] -place_detail_allow_single_height_row_symmetry_x {}
[01/21 02:05:48     79s]                                            # string, default=""
[01/21 02:05:48     79s] -place_detail_check_cut_spacing false      # bool, default=false
[01/21 02:05:48     79s] -place_detail_check_inst_space_group false
[01/21 02:05:48     79s]                                            # bool, default=false
[01/21 02:05:48     79s] -place_detail_check_route false            # bool, default=false, user setting
[01/21 02:05:48     79s] -place_detail_color_aware_legal false      # bool, default=false
[01/21 02:05:48     79s] -place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
[01/21 02:05:48     79s] -place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
[01/21 02:05:48     79s] -place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
[01/21 02:05:48     79s] -place_detail_fixed_shifter false          # bool, default=false
[01/21 02:05:48     79s] -place_detail_honor_inst_pad false         # bool, default=false
[01/21 02:05:48     79s] -place_detail_io_pin_blockage false        # bool, default=false
[01/21 02:05:48     79s] -place_detail_iraware_max_drive_strength 0
[01/21 02:05:48     79s]                                            # float, default=0, min=0, max=2147483647
[01/21 02:05:48     79s] -place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
[01/21 02:05:48     79s] -place_detail_irdrop_aware_timing_effort high
[01/21 02:05:48     79s]                                            # enums={none standard high}, default=high
[01/21 02:05:48     79s] -place_detail_irdrop_region_number 100     # uint, default=100
[01/21 02:05:48     79s] -place_detail_legalization_inst_gap 0      # int, default=0
[01/21 02:05:48     79s] -place_detail_max_shifter_column_depth 9999
[01/21 02:05:48     79s]                                            # float, default=9999
[01/21 02:05:48     79s] -place_detail_max_shifter_depth 9999       # float, default=9999
[01/21 02:05:48     79s] -place_detail_max_shifter_row_depth 9999
[01/21 02:05:48     79s]                                            # float, default=9999
[01/21 02:05:48     79s] -place_detail_no_filler_without_implant false
[01/21 02:05:48     79s]                                            # bool, default=false
[01/21 02:05:48     79s] -place_detail_pad_fixed_insts false        # bool, default=false
[01/21 02:05:48     79s] -place_detail_pad_physical_cells false     # bool, default=false
[01/21 02:05:48     79s] -place_detail_preroute_as_obs {}           # string, default=""
[01/21 02:05:48     79s] -place_detail_preserve_routing true        # bool, default=true, user setting
[01/21 02:05:48     79s] -place_detail_remove_affected_routing false
[01/21 02:05:48     79s]                                            # bool, default=false, user setting
[01/21 02:05:48     79s] -place_detail_sdp_alignment_in_refine false
[01/21 02:05:48     79s]                                            # bool, default=false
[01/21 02:05:48     79s] -place_detail_swap_eeq_cells false         # bool, default=false, user setting
[01/21 02:05:48     79s] -place_detail_use_check_drc false          # bool, default=false
[01/21 02:05:48     79s] -place_detail_use_diffusion_transition_fill false
[01/21 02:05:48     79s]                                            # bool, default=false
[01/21 02:05:48     79s] -place_detail_use_GA_filler_groups false
[01/21 02:05:48     79s]                                            # bool, default=false
[01/21 02:05:48     79s] -place_detail_use_no_diffusion_one_site_filler false
[01/21 02:05:48     79s]                                            # bool, default=false
[01/21 02:05:48     79s] -place_detail_wire_length_opt_effort medium
[01/21 02:05:48     79s]                                            # enums={none medium high}, default=medium
[01/21 02:05:48     79s] -place_global_activity_power_driven false
[01/21 02:05:48     79s]                                            # enums={false true}, default=false
[01/21 02:05:48     79s] -place_global_activity_power_driven_effort standard
[01/21 02:05:48     79s]                                            # enums={standard high}, default=standard
[01/21 02:05:48     79s] -place_global_align_macro false            # bool, default=false
[01/21 02:05:48     79s] -place_global_allow_3d_stack false         # bool, default=false
[01/21 02:05:48     79s] -place_global_auto_blockage_in_channel partial
[01/21 02:05:48     79s]                                            # enums={none soft partial}, default=partial
[01/21 02:05:48     79s] -place_global_clock_gate_aware true        # bool, default=true, user setting
[01/21 02:05:48     79s] -place_global_clock_power_driven true      # bool, default=true
[01/21 02:05:48     79s] -place_global_clock_power_driven_effort low
[01/21 02:05:48     79s]                                            # enums={low standard high}, default=low
[01/21 02:05:48     79s] -place_global_cong_effort high             # enums={low medium high extreme auto}, default=auto, user setting
[01/21 02:05:48     79s] -place_global_cpg_effort low               # enums={low medium high}, default=low
[01/21 02:05:48     79s] -place_global_cpg_file {}                  # string, default=""
[01/21 02:05:48     79s] -place_global_enable_distributed_place false
[01/21 02:05:48     79s]                                            # bool, default=false
[01/21 02:05:48     79s] -place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true, user setting
[01/21 02:05:48     79s] -place_global_ignore_spare false           # bool, default=false, user setting
[01/21 02:05:48     79s] -place_global_max_density -1               # float, default=-1
[01/21 02:05:48     79s] -place_global_module_aware_spare false     # bool, default=false, user setting
[01/21 02:05:48     79s] -place_global_module_padding {}            # string, default=""
[01/21 02:05:48     79s] -place_global_place_io_pins true           # bool, default=false, user setting
[01/21 02:05:48     79s] -place_global_reorder_scan true            # bool, default=true, user setting
[01/21 02:05:48     79s] -place_global_sdp_alignment false          # bool, default=false
[01/21 02:05:48     79s] -place_global_sdp_place false              # enums={false true}, default=false
[01/21 02:05:48     79s] -place_global_soft_guide_strength low      # enums={low medium high}, default=low
[01/21 02:05:48     79s] -place_global_timing_effort medium         # enums={medium high}, default=medium
[01/21 02:05:48     79s] -place_global_uniform_density false        # enums={false true}, default=false
[01/21 02:05:48     79s] -place_hard_fence true                     # bool, default=true
[01/21 02:05:48     79s] -place_opt_post_place_tcl {}               # string, default=""
[01/21 02:05:48     79s] -place_opt_run_global_place full           # enums={none seed full}, default=full
[01/21 02:05:48     79s] -place_spare_update_timing_graph true      # bool, default=true
[01/21 02:05:48     79s] -powerDriven false                         # bool, default=false, user setting, private
[01/21 02:05:48     79s] -timingDriven true                         # bool, default=true, user setting, private
[01/21 02:05:48     79s] 
[01/21 02:05:53     79s] <CMD> place_opt_design
[01/21 02:05:53     79s] **INFO: User settings:
[01/21 02:05:53     79s] setDesignMode -process                              45
[01/21 02:05:53     79s] setExtractRCMode -coupling_c_th                     0.1
[01/21 02:05:53     79s] setExtractRCMode -relative_c_th                     1
[01/21 02:05:53     79s] setExtractRCMode -total_c_th                        0
[01/21 02:05:53     79s] setUsefulSkewMode -maxAllowedDelay                  1
[01/21 02:05:53     79s] setUsefulSkewMode -noBoundary                       false
[01/21 02:05:53     79s] setDelayCalMode -engine                             aae
[01/21 02:05:53     79s] setPlaceMode -place_detail_check_route              false
[01/21 02:05:53     79s] setPlaceMode -place_detail_preserve_routing         true
[01/21 02:05:53     79s] setPlaceMode -place_detail_remove_affected_routing  false
[01/21 02:05:53     79s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/21 02:05:53     79s] setPlaceMode -place_global_clock_gate_aware         true
[01/21 02:05:53     79s] setPlaceMode -place_global_cong_effort              high
[01/21 02:05:53     79s] setPlaceMode -place_global_ignore_scan              true
[01/21 02:05:53     79s] setPlaceMode -place_global_ignore_spare             false
[01/21 02:05:53     79s] setPlaceMode -place_global_module_aware_spare       false
[01/21 02:05:53     79s] setPlaceMode -place_global_place_io_pins            true
[01/21 02:05:53     79s] setPlaceMode -place_global_reorder_scan             true
[01/21 02:05:53     79s] setPlaceMode -powerDriven                           false
[01/21 02:05:53     79s] setPlaceMode -timingDriven                          true
[01/21 02:05:53     79s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/21 02:05:53     79s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/21 02:05:53     79s] 
[01/21 02:05:53     79s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:19.9/0:07:13.3 (0.2), mem = 1659.6M
[01/21 02:05:53     79s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/21 02:05:53     79s] *** Starting GigaPlace ***
[01/21 02:05:53     79s] #optDebug: fT-E <X 2 3 1 0>
[01/21 02:05:53     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:1659.6M, EPOCH TIME: 1705795553.819251
[01/21 02:05:53     79s] Processing tracks to init pin-track alignment.
[01/21 02:05:53     79s] z: 2, totalTracks: 1
[01/21 02:05:53     79s] z: 4, totalTracks: 1
[01/21 02:05:53     79s] z: 6, totalTracks: 1
[01/21 02:05:53     79s] z: 8, totalTracks: 1
[01/21 02:05:53     80s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:05:53     80s] All LLGs are deleted
[01/21 02:05:53     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:05:53     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:05:53     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1659.6M, EPOCH TIME: 1705795553.996910
[01/21 02:05:53     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1659.6M, EPOCH TIME: 1705795553.997299
[01/21 02:05:53     80s] # Building picorv32 llgBox search-tree.
[01/21 02:05:54     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1659.6M, EPOCH TIME: 1705795554.000239
[01/21 02:05:54     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:05:54     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:05:54     80s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1659.6M, EPOCH TIME: 1705795554.002485
[01/21 02:05:54     80s] Max number of tech site patterns supported in site array is 256.
[01/21 02:05:54     80s] Core basic site is CoreSite
[01/21 02:05:54     80s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1659.6M, EPOCH TIME: 1705795554.046517
[01/21 02:05:54     80s] After signature check, allow fast init is false, keep pre-filter is false.
[01/21 02:05:54     80s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/21 02:05:54     80s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1659.6M, EPOCH TIME: 1705795554.047308
[01/21 02:05:54     80s] Use non-trimmed site array because memory saving is not enough.
[01/21 02:05:54     80s] SiteArray: non-trimmed site array dimensions = 124 x 1069
[01/21 02:05:54     80s] SiteArray: use 794,624 bytes
[01/21 02:05:54     80s] SiteArray: current memory after site array memory allocation 1660.4M
[01/21 02:05:54     80s] SiteArray: FP blocked sites are writable
[01/21 02:05:54     80s] Estimated cell power/ground rail width = 0.160 um
[01/21 02:05:54     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:05:54     80s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1660.4M, EPOCH TIME: 1705795554.052177
[01/21 02:05:54     80s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1660.4M, EPOCH TIME: 1705795554.052370
[01/21 02:05:54     80s] SiteArray: number of non floorplan blocked sites for llg default is 132556
[01/21 02:05:54     80s] Atter site array init, number of instance map data is 0.
[01/21 02:05:54     80s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.053, MEM:1660.4M, EPOCH TIME: 1705795554.055859
[01/21 02:05:54     80s] 
[01/21 02:05:54     80s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:05:54     80s] OPERPROF:     Starting CMU at level 3, MEM:1660.4M, EPOCH TIME: 1705795554.057525
[01/21 02:05:54     80s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1660.4M, EPOCH TIME: 1705795554.059041
[01/21 02:05:54     80s] 
[01/21 02:05:54     80s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:05:54     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:1660.4M, EPOCH TIME: 1705795554.060671
[01/21 02:05:54     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1660.4M, EPOCH TIME: 1705795554.060759
[01/21 02:05:54     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1660.4M, EPOCH TIME: 1705795554.060841
[01/21 02:05:54     80s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1660.4MB).
[01/21 02:05:54     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.249, MEM:1660.4M, EPOCH TIME: 1705795554.068102
[01/21 02:05:54     80s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1660.4M, EPOCH TIME: 1705795554.068179
[01/21 02:05:54     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:05:54     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:05:54     80s] All LLGs are deleted
[01/21 02:05:54     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:05:54     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:05:54     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1660.4M, EPOCH TIME: 1705795554.074642
[01/21 02:05:54     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1660.4M, EPOCH TIME: 1705795554.074900
[01/21 02:05:54     80s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1656.4M, EPOCH TIME: 1705795554.078206
[01/21 02:05:54     80s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:20.2/0:07:13.6 (0.2), mem = 1656.4M
[01/21 02:05:54     80s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/21 02:05:54     80s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1961, percentage of missing scan cell = 0.00% (0 / 1961)
[01/21 02:05:54     80s] no activity file in design. spp won't run.
[01/21 02:05:54     80s] #Start colorize_geometry on Sun Jan 21 02:05:54 2024
[01/21 02:05:54     80s] #
[01/21 02:05:54     80s] ### Time Record (colorize_geometry) is installed.
[01/21 02:05:54     80s] ### Time Record (Pre Callback) is installed.
[01/21 02:05:54     80s] ### Time Record (Pre Callback) is uninstalled.
[01/21 02:05:54     80s] ### Time Record (DB Import) is installed.
[01/21 02:05:54     80s] #create default rule from bind_ndr_rule rule=0x7f3e6c2e55b0 0x7f3e662ae568
[01/21 02:05:54     80s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=968236909 placement=1784484494 pin_access=1 inst_pattern=1
[01/21 02:05:54     80s] ### Time Record (DB Import) is uninstalled.
[01/21 02:05:54     80s] ### Time Record (DB Export) is installed.
[01/21 02:05:54     80s] Extracting standard cell pins and blockage ...... 
[01/21 02:05:54     80s] Pin and blockage extraction finished
[01/21 02:05:54     80s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=968236909 placement=1784484494 pin_access=1 inst_pattern=1
[01/21 02:05:54     80s] ### Time Record (DB Export) is uninstalled.
[01/21 02:05:54     80s] ### Time Record (Post Callback) is installed.
[01/21 02:05:54     80s] ### Time Record (Post Callback) is uninstalled.
[01/21 02:05:54     80s] #
[01/21 02:05:54     80s] #colorize_geometry statistics:
[01/21 02:05:54     80s] #Cpu time = 00:00:01
[01/21 02:05:54     80s] #Elapsed time = 00:00:01
[01/21 02:05:54     80s] #Increased memory = 40.26 (MB)
[01/21 02:05:54     80s] #Total memory = 1347.10 (MB)
[01/21 02:05:54     80s] #Peak memory = 1348.00 (MB)
[01/21 02:05:54     80s] #Number of warnings = 0
[01/21 02:05:54     80s] #Total number of warnings = 0
[01/21 02:05:54     80s] #Number of fails = 0
[01/21 02:05:54     80s] #Total number of fails = 0
[01/21 02:05:54     80s] #Complete colorize_geometry on Sun Jan 21 02:05:54 2024
[01/21 02:05:54     80s] #
[01/21 02:05:54     80s] ### Time Record (colorize_geometry) is uninstalled.
[01/21 02:05:54     80s] ### 
[01/21 02:05:54     80s] ###   Scalability Statistics
[01/21 02:05:54     80s] ### 
[01/21 02:05:54     80s] ### ------------------------+----------------+----------------+----------------+
[01/21 02:05:54     80s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/21 02:05:54     80s] ### ------------------------+----------------+----------------+----------------+
[01/21 02:05:54     80s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/21 02:05:54     80s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/21 02:05:54     80s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[01/21 02:05:54     80s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/21 02:05:54     80s] ###   Entire Command        |        00:00:01|        00:00:01|             1.0|
[01/21 02:05:54     80s] ### ------------------------+----------------+----------------+----------------+
[01/21 02:05:54     80s] ### 
[01/21 02:05:54     81s] {MMLU 0 0 10540}
[01/21 02:05:54     81s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=1702.4M
[01/21 02:05:54     81s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=1702.4M
[01/21 02:05:54     81s] *** Start deleteBufferTree ***
[01/21 02:05:55     81s] Info: Detect buffers to remove automatically.
[01/21 02:05:55     81s] Analyzing netlist ...
[01/21 02:05:55     81s] Updating netlist
[01/21 02:05:55     81s] 
[01/21 02:05:55     82s] *summary: 30 instances (buffers/inverters) removed
[01/21 02:05:55     82s] *** Finish deleteBufferTree (0:00:01.0) ***
[01/21 02:05:56     82s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/21 02:05:56     82s] Info: 1 threads available for lower-level modules during optimization.
[01/21 02:05:56     82s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1762.3M, EPOCH TIME: 1705795556.011647
[01/21 02:05:56     82s] Deleted 0 physical inst  (cell - / prefix -).
[01/21 02:05:56     82s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1762.3M, EPOCH TIME: 1705795556.011895
[01/21 02:05:56     82s] INFO: #ExclusiveGroups=0
[01/21 02:05:56     82s] INFO: There are no Exclusive Groups.
[01/21 02:05:56     82s] No user-set net weight.
[01/21 02:05:56     82s] Net fanout histogram:
[01/21 02:05:56     82s] 2		: 6200 (59.2%) nets
[01/21 02:05:56     82s] 3		: 2732 (26.1%) nets
[01/21 02:05:56     82s] 4     -	14	: 1209 (11.6%) nets
[01/21 02:05:56     82s] 15    -	39	: 315 (3.0%) nets
[01/21 02:05:56     82s] 40    -	79	: 5 (0.0%) nets
[01/21 02:05:56     82s] 80    -	159	: 5 (0.0%) nets
[01/21 02:05:56     82s] 160   -	319	: 0 (0.0%) nets
[01/21 02:05:56     82s] 320   -	639	: 0 (0.0%) nets
[01/21 02:05:56     82s] 640   -	1279	: 0 (0.0%) nets
[01/21 02:05:56     82s] 1280  -	2559	: 1 (0.0%) nets
[01/21 02:05:56     82s] 2560  -	5119	: 0 (0.0%) nets
[01/21 02:05:56     82s] 5120+		: 0 (0.0%) nets
[01/21 02:05:56     82s] no activity file in design. spp won't run.
[01/21 02:05:56     82s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[01/21 02:05:56     82s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[01/21 02:05:56     82s] Define the scan chains before using this option.
[01/21 02:05:56     82s] Type 'man IMPSP-9042' for more detail.
[01/21 02:05:56     82s] Processing tracks to init pin-track alignment.
[01/21 02:05:56     82s] z: 2, totalTracks: 1
[01/21 02:05:56     82s] z: 4, totalTracks: 1
[01/21 02:05:56     82s] z: 6, totalTracks: 1
[01/21 02:05:56     82s] z: 8, totalTracks: 1
[01/21 02:05:56     82s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:05:56     82s] All LLGs are deleted
[01/21 02:05:56     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:05:56     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:05:56     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1762.3M, EPOCH TIME: 1705795556.025897
[01/21 02:05:56     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1762.3M, EPOCH TIME: 1705795556.026113
[01/21 02:05:56     82s] #std cell=9604 (0 fixed + 9604 movable) #buf cell=0 #inv cell=335 #block=0 (0 floating + 0 preplaced)
[01/21 02:05:56     82s] #ioInst=0 #net=10467 #term=38589 #term/net=3.69, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
[01/21 02:05:56     82s] stdCell: 9604 single + 0 double + 0 multi
[01/21 02:05:56     82s] Total standard cell length = 18.5244 (mm), area = 0.0317 (mm^2)
[01/21 02:05:56     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1762.3M, EPOCH TIME: 1705795556.028960
[01/21 02:05:56     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:05:56     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:05:56     82s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1762.3M, EPOCH TIME: 1705795556.030142
[01/21 02:05:56     82s] Max number of tech site patterns supported in site array is 256.
[01/21 02:05:56     82s] Core basic site is CoreSite
[01/21 02:05:56     82s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1762.3M, EPOCH TIME: 1705795556.057202
[01/21 02:05:56     82s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:05:56     82s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/21 02:05:56     82s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1762.3M, EPOCH TIME: 1705795556.057922
[01/21 02:05:56     82s] SiteArray: non-trimmed site array dimensions = 124 x 1069
[01/21 02:05:56     82s] SiteArray: use 794,624 bytes
[01/21 02:05:56     82s] SiteArray: current memory after site array memory allocation 1762.3M
[01/21 02:05:56     82s] SiteArray: FP blocked sites are writable
[01/21 02:05:56     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:05:56     82s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1762.3M, EPOCH TIME: 1705795556.060514
[01/21 02:05:56     82s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1762.3M, EPOCH TIME: 1705795556.060627
[01/21 02:05:56     82s] SiteArray: number of non floorplan blocked sites for llg default is 132556
[01/21 02:05:56     82s] Atter site array init, number of instance map data is 0.
[01/21 02:05:56     82s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:1762.3M, EPOCH TIME: 1705795556.062131
[01/21 02:05:56     82s] 
[01/21 02:05:56     82s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:05:56     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:1762.3M, EPOCH TIME: 1705795556.063596
[01/21 02:05:56     82s] 
[01/21 02:05:56     82s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:05:56     82s] Average module density = 0.699.
[01/21 02:05:56     82s] Density for the design = 0.699.
[01/21 02:05:56     82s]        = stdcell_area 92622 sites (31677 um^2) / alloc_area 132556 sites (45334 um^2).
[01/21 02:05:56     82s] Pin Density = 0.2911.
[01/21 02:05:56     82s]             = total # of pins 38589 / total area 132556.
[01/21 02:05:56     82s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1762.3M, EPOCH TIME: 1705795556.068124
[01/21 02:05:56     82s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.001, MEM:1762.3M, EPOCH TIME: 1705795556.069451
[01/21 02:05:56     82s] OPERPROF: Starting pre-place ADS at level 1, MEM:1762.3M, EPOCH TIME: 1705795556.069871
[01/21 02:05:56     82s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1762.3M, EPOCH TIME: 1705795556.073140
[01/21 02:05:56     82s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1762.3M, EPOCH TIME: 1705795556.073191
[01/21 02:05:56     82s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1762.3M, EPOCH TIME: 1705795556.073250
[01/21 02:05:56     82s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1762.3M, EPOCH TIME: 1705795556.073294
[01/21 02:05:56     82s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1762.3M, EPOCH TIME: 1705795556.073333
[01/21 02:05:56     82s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1762.3M, EPOCH TIME: 1705795556.073585
[01/21 02:05:56     82s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1762.3M, EPOCH TIME: 1705795556.073635
[01/21 02:05:56     82s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1762.3M, EPOCH TIME: 1705795556.073731
[01/21 02:05:56     82s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1762.3M, EPOCH TIME: 1705795556.073773
[01/21 02:05:56     82s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1762.3M, EPOCH TIME: 1705795556.073871
[01/21 02:05:56     82s] ADSU 0.699 -> 0.706. site 132556.000 -> 131212.000. GS 13.680
[01/21 02:05:56     82s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.020, REAL:0.011, MEM:1762.3M, EPOCH TIME: 1705795556.081219
[01/21 02:05:56     82s] OPERPROF: Starting spMPad at level 1, MEM:1759.3M, EPOCH TIME: 1705795556.081760
[01/21 02:05:56     82s] OPERPROF:   Starting spContextMPad at level 2, MEM:1759.3M, EPOCH TIME: 1705795556.082158
[01/21 02:05:56     82s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1759.3M, EPOCH TIME: 1705795556.082200
[01/21 02:05:56     82s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1759.3M, EPOCH TIME: 1705795556.082242
[01/21 02:05:56     82s] Initial padding reaches pin density 0.545 for top
[01/21 02:05:56     82s] InitPadU 0.706 -> 0.828 for top
[01/21 02:05:56     82s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1759.3M, EPOCH TIME: 1705795556.098181
[01/21 02:05:56     82s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1759.3M, EPOCH TIME: 1705795556.099307
[01/21 02:05:56     82s] === lastAutoLevel = 8 
[01/21 02:05:56     82s] OPERPROF: Starting spInitNetWt at level 1, MEM:1759.3M, EPOCH TIME: 1705795556.102717
[01/21 02:05:56     82s] no activity file in design. spp won't run.
[01/21 02:05:56     82s] [spp] 0
[01/21 02:05:56     82s] [adp] 0:1:1:3
[01/21 02:05:56     82s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.002, MEM:1760.3M, EPOCH TIME: 1705795556.104693
[01/21 02:05:56     82s] Clock gating cells determined by native netlist tracing.
[01/21 02:05:56     82s] no activity file in design. spp won't run.
[01/21 02:05:56     82s] no activity file in design. spp won't run.
[01/21 02:05:56     82s] OPERPROF: Starting npMain at level 1, MEM:1760.3M, EPOCH TIME: 1705795556.105919
[01/21 02:05:57     82s] OPERPROF:   Starting npPlace at level 2, MEM:1772.2M, EPOCH TIME: 1705795557.145991
[01/21 02:05:57     82s] Iteration  1: Total net bbox = 1.508e-08 (5.22e-09 9.86e-09)
[01/21 02:05:57     82s]               Est.  stn bbox = 1.605e-08 (5.56e-09 1.05e-08)
[01/21 02:05:57     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1775.2M
[01/21 02:05:57     82s] Iteration  2: Total net bbox = 1.508e-08 (5.22e-09 9.86e-09)
[01/21 02:05:57     82s]               Est.  stn bbox = 1.605e-08 (5.56e-09 1.05e-08)
[01/21 02:05:57     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1775.2M
[01/21 02:05:57     82s] OPERPROF:     Starting InitSKP at level 3, MEM:1776.2M, EPOCH TIME: 1705795557.177983
[01/21 02:05:57     82s] 
[01/21 02:05:57     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:05:57     82s] TLC MultiMap info (StdDelay):
[01/21 02:05:57     82s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:05:57     82s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:05:57     82s]  Setting StdDelay to: 38ps
[01/21 02:05:57     82s] 
[01/21 02:05:57     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:05:57     82s] 
[01/21 02:05:57     82s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:05:57     82s] 
[01/21 02:05:57     82s] TimeStamp Deleting Cell Server End ...
[01/21 02:05:57     82s] 
[01/21 02:05:57     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:05:57     82s] TLC MultiMap info (StdDelay):
[01/21 02:05:57     82s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:05:57     82s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:05:57     82s]  Setting StdDelay to: 38ps
[01/21 02:05:57     82s] 
[01/21 02:05:57     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:05:58     83s] 
[01/21 02:05:58     83s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:05:58     83s] 
[01/21 02:05:58     83s] TimeStamp Deleting Cell Server End ...
[01/21 02:05:58     83s] 
[01/21 02:05:58     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:05:58     83s] TLC MultiMap info (StdDelay):
[01/21 02:05:58     83s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:05:58     83s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:05:58     83s]  Setting StdDelay to: 38ps
[01/21 02:05:58     83s] 
[01/21 02:05:58     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:06:01     86s] *** Finished SKP initialization (cpu=0:00:03.9, real=0:00:04.0)***
[01/21 02:06:01     86s] OPERPROF:     Finished InitSKP at level 3, CPU:3.920, REAL:3.916, MEM:1848.0M, EPOCH TIME: 1705795561.093841
[01/21 02:06:01     86s] exp_mt_sequential is set from setPlaceMode option to 1
[01/21 02:06:01     86s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/21 02:06:01     86s] place_exp_mt_interval set to default 32
[01/21 02:06:01     86s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/21 02:06:02     87s] Iteration  3: Total net bbox = 4.541e+03 (2.14e+03 2.40e+03)
[01/21 02:06:02     87s]               Est.  stn bbox = 5.796e+03 (2.72e+03 3.08e+03)
[01/21 02:06:02     87s]               cpu = 0:00:05.1 real = 0:00:05.0 mem = 1868.1M
[01/21 02:06:07     92s] Iteration  4: Total net bbox = 9.333e+04 (4.15e+04 5.18e+04)
[01/21 02:06:07     92s]               Est.  stn bbox = 1.253e+05 (5.55e+04 6.98e+04)
[01/21 02:06:07     92s]               cpu = 0:00:05.4 real = 0:00:05.0 mem = 1890.1M
[01/21 02:06:07     92s] Iteration  5: Total net bbox = 9.333e+04 (4.15e+04 5.18e+04)
[01/21 02:06:07     92s]               Est.  stn bbox = 1.253e+05 (5.55e+04 6.98e+04)
[01/21 02:06:07     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1890.1M
[01/21 02:06:07     92s] OPERPROF:   Finished npPlace at level 2, CPU:10.490, REAL:10.448, MEM:1890.1M, EPOCH TIME: 1705795567.594015
[01/21 02:06:07     92s] OPERPROF: Finished npMain at level 1, CPU:10.550, REAL:11.506, MEM:1890.1M, EPOCH TIME: 1705795567.612062
[01/21 02:06:07     92s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1890.1M, EPOCH TIME: 1705795567.618103
[01/21 02:06:07     92s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/21 02:06:07     92s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.004, MEM:1890.1M, EPOCH TIME: 1705795567.621615
[01/21 02:06:07     92s] OPERPROF: Starting npMain at level 1, MEM:1890.1M, EPOCH TIME: 1705795567.622691
[01/21 02:06:07     92s] OPERPROF:   Starting npPlace at level 2, MEM:1890.1M, EPOCH TIME: 1705795567.723339
[01/21 02:06:13     98s] Iteration  6: Total net bbox = 1.346e+05 (6.58e+04 6.88e+04)
[01/21 02:06:13     98s]               Est.  stn bbox = 1.818e+05 (8.33e+04 9.85e+04)
[01/21 02:06:13     98s]               cpu = 0:00:05.7 real = 0:00:06.0 mem = 1869.1M
[01/21 02:06:13     98s] OPERPROF:   Finished npPlace at level 2, CPU:5.720, REAL:5.649, MEM:1869.1M, EPOCH TIME: 1705795573.372237
[01/21 02:06:13     98s] OPERPROF: Finished npMain at level 1, CPU:5.840, REAL:5.777, MEM:1869.1M, EPOCH TIME: 1705795573.399876
[01/21 02:06:13     98s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1869.1M, EPOCH TIME: 1705795573.401302
[01/21 02:06:13     98s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/21 02:06:13     98s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1869.1M, EPOCH TIME: 1705795573.402584
[01/21 02:06:13     98s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1869.1M, EPOCH TIME: 1705795573.402892
[01/21 02:06:13     98s] Starting Early Global Route rough congestion estimation: mem = 1869.1M
[01/21 02:06:13     98s] (I)      ==================== Layers =====================
[01/21 02:06:13     98s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:13     98s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:06:13     98s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:13     98s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:06:13     98s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:06:13     98s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:06:13     98s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:06:13     98s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:06:13     98s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:06:13     98s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:06:13     98s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:06:13     98s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:06:13     98s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:06:13     98s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:06:13     98s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:06:13     98s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:06:13     98s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:06:13     98s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:06:13     98s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:06:13     98s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:06:13     98s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:06:13     98s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:06:13     98s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:06:13     98s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:06:13     98s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:06:13     98s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:13     98s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:06:13     98s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:06:13     98s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:06:13     98s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:06:13     98s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:06:13     98s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:06:13     98s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:06:13     98s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:06:13     98s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:06:13     98s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:06:13     98s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:06:13     98s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:06:13     98s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:06:13     98s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:06:13     98s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:13     98s] (I)      Started Import and model ( Curr Mem: 1869.08 MB )
[01/21 02:06:13     98s] (I)      Default pattern map key = picorv32_default.
[01/21 02:06:13     98s] (I)      == Non-default Options ==
[01/21 02:06:13     98s] (I)      Print mode                                         : 2
[01/21 02:06:13     98s] (I)      Stop if highly congested                           : false
[01/21 02:06:13     98s] (I)      Maximum routing layer                              : 11
[01/21 02:06:13     98s] (I)      Assign partition pins                              : false
[01/21 02:06:13     98s] (I)      Support large GCell                                : true
[01/21 02:06:13     98s] (I)      Number of threads                                  : 1
[01/21 02:06:13     98s] (I)      Number of rows per GCell                           : 8
[01/21 02:06:13     98s] (I)      Max num rows per GCell                             : 32
[01/21 02:06:13     98s] (I)      Method to set GCell size                           : row
[01/21 02:06:13     98s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:06:13     98s] (I)      Use row-based GCell size
[01/21 02:06:13     98s] (I)      Use row-based GCell align
[01/21 02:06:13     98s] (I)      layer 0 area = 80000
[01/21 02:06:13     98s] (I)      layer 1 area = 80000
[01/21 02:06:13     98s] (I)      layer 2 area = 80000
[01/21 02:06:13     98s] (I)      layer 3 area = 80000
[01/21 02:06:13     98s] (I)      layer 4 area = 80000
[01/21 02:06:13     98s] (I)      layer 5 area = 80000
[01/21 02:06:13     98s] (I)      layer 6 area = 80000
[01/21 02:06:13     98s] (I)      layer 7 area = 80000
[01/21 02:06:13     98s] (I)      layer 8 area = 80000
[01/21 02:06:13     98s] (I)      layer 9 area = 400000
[01/21 02:06:13     98s] (I)      layer 10 area = 400000
[01/21 02:06:13     98s] (I)      GCell unit size   : 3420
[01/21 02:06:13     98s] (I)      GCell multiplier  : 8
[01/21 02:06:13     98s] (I)      GCell row height  : 3420
[01/21 02:06:13     98s] (I)      Actual row height : 3420
[01/21 02:06:13     98s] (I)      GCell align ref   : 30000 30020
[01/21 02:06:13     98s] [NR-eGR] Track table information for default rule: 
[01/21 02:06:13     98s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:06:13     98s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:06:13     98s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:06:13     98s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:06:13     98s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:06:13     98s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:06:13     98s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:06:13     98s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:06:13     98s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:06:13     98s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:06:13     98s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:06:13     98s] (I)      ==================== Default via =====================
[01/21 02:06:13     98s] (I)      +----+------------------+----------------------------+
[01/21 02:06:13     98s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:06:13     98s] (I)      +----+------------------+----------------------------+
[01/21 02:06:13     98s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:06:13     98s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:06:13     98s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:06:13     98s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:06:13     98s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:06:13     98s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:06:13     98s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:06:13     98s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:06:13     98s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:06:13     98s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:06:13     98s] (I)      +----+------------------+----------------------------+
[01/21 02:06:13     98s] [NR-eGR] Read 4304 PG shapes
[01/21 02:06:13     98s] [NR-eGR] Read 0 clock shapes
[01/21 02:06:13     98s] [NR-eGR] Read 0 other shapes
[01/21 02:06:13     98s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:06:13     98s] [NR-eGR] #Instance Blockages : 0
[01/21 02:06:13     98s] [NR-eGR] #PG Blockages       : 4304
[01/21 02:06:13     98s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:06:13     98s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:06:13     98s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:06:13     98s] [NR-eGR] #Other Blockages    : 0
[01/21 02:06:13     98s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:06:13     98s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:06:13     98s] [NR-eGR] Read 10355 nets ( ignored 0 )
[01/21 02:06:13     98s] (I)      early_global_route_priority property id does not exist.
[01/21 02:06:13     98s] (I)      Read Num Blocks=4304  Num Prerouted Wires=0  Num CS=0
[01/21 02:06:13     98s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:13     98s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:13     98s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:13     98s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:13     98s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:13     98s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:13     98s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:13     98s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:13     98s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:06:13     98s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:06:13     98s] (I)      Number of ignored nets                =      0
[01/21 02:06:13     98s] (I)      Number of connected nets              =      0
[01/21 02:06:13     98s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:06:13     98s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/21 02:06:13     98s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:06:13     98s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:06:13     98s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:06:13     98s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:06:13     98s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:06:13     98s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:06:13     98s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:06:13     98s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/21 02:06:13     98s] (I)      Ndr track 0 does not exist
[01/21 02:06:13     98s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:06:13     98s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:06:13     98s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:06:13     98s] (I)      Site width          :   400  (dbu)
[01/21 02:06:13     98s] (I)      Row height          :  3420  (dbu)
[01/21 02:06:13     98s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:06:13     98s] (I)      GCell width         : 27360  (dbu)
[01/21 02:06:13     98s] (I)      GCell height        : 27360  (dbu)
[01/21 02:06:13     98s] (I)      Grid                :    18    18    11
[01/21 02:06:13     98s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:06:13     98s] (I)      Vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0 27360     0
[01/21 02:06:13     98s] (I)      Horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360     0 27360
[01/21 02:06:13     98s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:06:13     98s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:06:13     98s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:06:13     98s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:06:13     98s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:06:13     98s] (I)      Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 72.00 68.40 72.00 27.36 28.80
[01/21 02:06:13     98s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:06:13     98s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:06:13     98s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:06:13     98s] (I)      --------------------------------------------------------
[01/21 02:06:13     98s] 
[01/21 02:06:13     98s] [NR-eGR] ============ Routing rule table ============
[01/21 02:06:13     98s] [NR-eGR] Rule id: 0  Nets: 10355
[01/21 02:06:13     98s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:06:13     98s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:06:13     98s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:06:13     98s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:06:13     98s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:06:13     98s] [NR-eGR] ========================================
[01/21 02:06:13     98s] [NR-eGR] 
[01/21 02:06:13     98s] (I)      =============== Blocked Tracks ===============
[01/21 02:06:13     98s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:13     98s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:06:13     98s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:13     98s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:06:13     98s] (I)      |     2 |   21942 |     1122 |         5.11% |
[01/21 02:06:13     98s] (I)      |     3 |   22932 |      626 |         2.73% |
[01/21 02:06:13     98s] (I)      |     4 |   21942 |     1122 |         5.11% |
[01/21 02:06:13     98s] (I)      |     5 |   22932 |      626 |         2.73% |
[01/21 02:06:13     98s] (I)      |     6 |   21942 |     1122 |         5.11% |
[01/21 02:06:13     98s] (I)      |     7 |   22932 |      626 |         2.73% |
[01/21 02:06:13     98s] (I)      |     8 |   21942 |     1122 |         5.11% |
[01/21 02:06:13     98s] (I)      |     9 |   22932 |     1252 |         5.46% |
[01/21 02:06:13     98s] (I)      |    10 |    8766 |      560 |         6.39% |
[01/21 02:06:13     98s] (I)      |    11 |    9162 |     1584 |        17.29% |
[01/21 02:06:13     98s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:13     98s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1869.08 MB )
[01/21 02:06:13     98s] (I)      Reset routing kernel
[01/21 02:06:13     98s] (I)      numLocalWires=37290  numGlobalNetBranches=10617  numLocalNetBranches=8053
[01/21 02:06:13     98s] (I)      totalPins=38173  totalGlobalPin=13737 (35.99%)
[01/21 02:06:13     98s] (I)      total 2D Cap : 193573 = (98299 H, 95274 V)
[01/21 02:06:13     98s] (I)      
[01/21 02:06:13     98s] (I)      ============  Phase 1a Route ============
[01/21 02:06:13     98s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/21 02:06:13     98s] (I)      Usage: 11494 = (5799 H, 5695 V) = (5.90% H, 5.98% V) = (7.933e+04um H, 7.791e+04um V)
[01/21 02:06:13     98s] (I)      
[01/21 02:06:13     98s] (I)      ============  Phase 1b Route ============
[01/21 02:06:13     98s] (I)      Usage: 11494 = (5799 H, 5695 V) = (5.90% H, 5.98% V) = (7.933e+04um H, 7.791e+04um V)
[01/21 02:06:13     98s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/21 02:06:13     98s] 
[01/21 02:06:13     98s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:06:13     98s] Finished Early Global Route rough congestion estimation: mem = 1869.1M
[01/21 02:06:13     98s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.110, REAL:0.111, MEM:1869.1M, EPOCH TIME: 1705795573.514011
[01/21 02:06:13     98s] earlyGlobalRoute rough estimation gcell size 8 row height
[01/21 02:06:13     98s] OPERPROF: Starting CDPad at level 1, MEM:1869.1M, EPOCH TIME: 1705795573.514453
[01/21 02:06:13     98s] CDPadU 0.828 -> 0.829. R=0.706, N=9604, GS=13.680
[01/21 02:06:13     98s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.040, MEM:1869.1M, EPOCH TIME: 1705795573.554096
[01/21 02:06:13     98s] OPERPROF: Starting npMain at level 1, MEM:1869.1M, EPOCH TIME: 1705795573.555471
[01/21 02:06:13     98s] OPERPROF:   Starting npPlace at level 2, MEM:1869.1M, EPOCH TIME: 1705795573.648644
[01/21 02:06:13     98s] AB param 100.0% (9604/9604).
[01/21 02:06:13     98s] OPERPROF:   Finished npPlace at level 2, CPU:0.070, REAL:0.072, MEM:1869.1M, EPOCH TIME: 1705795573.720527
[01/21 02:06:13     98s] OPERPROF: Finished npMain at level 1, CPU:0.190, REAL:0.192, MEM:1869.1M, EPOCH TIME: 1705795573.747872
[01/21 02:06:13     98s] Global placement CDP is working on the selected area.
[01/21 02:06:13     98s] OPERPROF: Starting npMain at level 1, MEM:1869.1M, EPOCH TIME: 1705795573.749137
[01/21 02:06:13     99s] OPERPROF:   Starting npPlace at level 2, MEM:1869.1M, EPOCH TIME: 1705795573.844658
[01/21 02:06:18    103s] OPERPROF:   Finished npPlace at level 2, CPU:4.600, REAL:4.575, MEM:1869.1M, EPOCH TIME: 1705795578.419443
[01/21 02:06:18    103s] OPERPROF: Finished npMain at level 1, CPU:4.730, REAL:4.697, MEM:1869.1M, EPOCH TIME: 1705795578.446254
[01/21 02:06:18    103s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1869.1M, EPOCH TIME: 1705795578.447718
[01/21 02:06:18    103s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/21 02:06:18    103s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1869.1M, EPOCH TIME: 1705795578.448962
[01/21 02:06:18    103s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1869.1M, EPOCH TIME: 1705795578.449260
[01/21 02:06:18    103s] Starting Early Global Route rough congestion estimation: mem = 1869.1M
[01/21 02:06:18    103s] (I)      ==================== Layers =====================
[01/21 02:06:18    103s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:18    103s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:06:18    103s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:18    103s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:06:18    103s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:06:18    103s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:06:18    103s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:06:18    103s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:06:18    103s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:06:18    103s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:06:18    103s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:06:18    103s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:06:18    103s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:06:18    103s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:06:18    103s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:06:18    103s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:06:18    103s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:06:18    103s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:06:18    103s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:06:18    103s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:06:18    103s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:06:18    103s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:06:18    103s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:06:18    103s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:06:18    103s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:06:18    103s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:18    103s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:06:18    103s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:06:18    103s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:06:18    103s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:06:18    103s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:06:18    103s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:06:18    103s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:06:18    103s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:06:18    103s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:06:18    103s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:06:18    103s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:06:18    103s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:06:18    103s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:06:18    103s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:06:18    103s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:18    103s] (I)      Started Import and model ( Curr Mem: 1869.08 MB )
[01/21 02:06:18    103s] (I)      Default pattern map key = picorv32_default.
[01/21 02:06:18    103s] (I)      == Non-default Options ==
[01/21 02:06:18    103s] (I)      Print mode                                         : 2
[01/21 02:06:18    103s] (I)      Stop if highly congested                           : false
[01/21 02:06:18    103s] (I)      Maximum routing layer                              : 11
[01/21 02:06:18    103s] (I)      Assign partition pins                              : false
[01/21 02:06:18    103s] (I)      Support large GCell                                : true
[01/21 02:06:18    103s] (I)      Number of threads                                  : 1
[01/21 02:06:18    103s] (I)      Number of rows per GCell                           : 8
[01/21 02:06:18    103s] (I)      Max num rows per GCell                             : 32
[01/21 02:06:18    103s] (I)      Method to set GCell size                           : row
[01/21 02:06:18    103s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:06:18    103s] (I)      Use row-based GCell size
[01/21 02:06:18    103s] (I)      Use row-based GCell align
[01/21 02:06:18    103s] (I)      layer 0 area = 80000
[01/21 02:06:18    103s] (I)      layer 1 area = 80000
[01/21 02:06:18    103s] (I)      layer 2 area = 80000
[01/21 02:06:18    103s] (I)      layer 3 area = 80000
[01/21 02:06:18    103s] (I)      layer 4 area = 80000
[01/21 02:06:18    103s] (I)      layer 5 area = 80000
[01/21 02:06:18    103s] (I)      layer 6 area = 80000
[01/21 02:06:18    103s] (I)      layer 7 area = 80000
[01/21 02:06:18    103s] (I)      layer 8 area = 80000
[01/21 02:06:18    103s] (I)      layer 9 area = 400000
[01/21 02:06:18    103s] (I)      layer 10 area = 400000
[01/21 02:06:18    103s] (I)      GCell unit size   : 3420
[01/21 02:06:18    103s] (I)      GCell multiplier  : 8
[01/21 02:06:18    103s] (I)      GCell row height  : 3420
[01/21 02:06:18    103s] (I)      Actual row height : 3420
[01/21 02:06:18    103s] (I)      GCell align ref   : 30000 30020
[01/21 02:06:18    103s] [NR-eGR] Track table information for default rule: 
[01/21 02:06:18    103s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:06:18    103s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:06:18    103s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:06:18    103s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:06:18    103s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:06:18    103s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:06:18    103s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:06:18    103s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:06:18    103s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:06:18    103s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:06:18    103s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:06:18    103s] (I)      ==================== Default via =====================
[01/21 02:06:18    103s] (I)      +----+------------------+----------------------------+
[01/21 02:06:18    103s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:06:18    103s] (I)      +----+------------------+----------------------------+
[01/21 02:06:18    103s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:06:18    103s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:06:18    103s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:06:18    103s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:06:18    103s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:06:18    103s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:06:18    103s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:06:18    103s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:06:18    103s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:06:18    103s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:06:18    103s] (I)      +----+------------------+----------------------------+
[01/21 02:06:18    103s] [NR-eGR] Read 4304 PG shapes
[01/21 02:06:18    103s] [NR-eGR] Read 0 clock shapes
[01/21 02:06:18    103s] [NR-eGR] Read 0 other shapes
[01/21 02:06:18    103s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:06:18    103s] [NR-eGR] #Instance Blockages : 0
[01/21 02:06:18    103s] [NR-eGR] #PG Blockages       : 4304
[01/21 02:06:18    103s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:06:18    103s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:06:18    103s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:06:18    103s] [NR-eGR] #Other Blockages    : 0
[01/21 02:06:18    103s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:06:18    103s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:06:18    103s] [NR-eGR] Read 10355 nets ( ignored 0 )
[01/21 02:06:18    103s] (I)      early_global_route_priority property id does not exist.
[01/21 02:06:18    103s] (I)      Read Num Blocks=4304  Num Prerouted Wires=0  Num CS=0
[01/21 02:06:18    103s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:18    103s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:18    103s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:18    103s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:18    103s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:18    103s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:18    103s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:18    103s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:18    103s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:06:18    103s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:06:18    103s] (I)      Number of ignored nets                =      0
[01/21 02:06:18    103s] (I)      Number of connected nets              =      0
[01/21 02:06:18    103s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:06:18    103s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/21 02:06:18    103s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:06:18    103s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:06:18    103s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:06:18    103s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:06:18    103s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:06:18    103s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:06:18    103s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:06:18    103s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/21 02:06:18    103s] (I)      Ndr track 0 does not exist
[01/21 02:06:18    103s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:06:18    103s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:06:18    103s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:06:18    103s] (I)      Site width          :   400  (dbu)
[01/21 02:06:18    103s] (I)      Row height          :  3420  (dbu)
[01/21 02:06:18    103s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:06:18    103s] (I)      GCell width         : 27360  (dbu)
[01/21 02:06:18    103s] (I)      GCell height        : 27360  (dbu)
[01/21 02:06:18    103s] (I)      Grid                :    18    18    11
[01/21 02:06:18    103s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:06:18    103s] (I)      Vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0 27360     0
[01/21 02:06:18    103s] (I)      Horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360     0 27360
[01/21 02:06:18    103s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:06:18    103s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:06:18    103s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:06:18    103s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:06:18    103s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:06:18    103s] (I)      Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 72.00 68.40 72.00 27.36 28.80
[01/21 02:06:18    103s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:06:18    103s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:06:18    103s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:06:18    103s] (I)      --------------------------------------------------------
[01/21 02:06:18    103s] 
[01/21 02:06:18    103s] [NR-eGR] ============ Routing rule table ============
[01/21 02:06:18    103s] [NR-eGR] Rule id: 0  Nets: 10355
[01/21 02:06:18    103s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:06:18    103s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:06:18    103s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:06:18    103s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:06:18    103s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:06:18    103s] [NR-eGR] ========================================
[01/21 02:06:18    103s] [NR-eGR] 
[01/21 02:06:18    103s] (I)      =============== Blocked Tracks ===============
[01/21 02:06:18    103s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:18    103s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:06:18    103s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:18    103s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:06:18    103s] (I)      |     2 |   21942 |     1122 |         5.11% |
[01/21 02:06:18    103s] (I)      |     3 |   22932 |      626 |         2.73% |
[01/21 02:06:18    103s] (I)      |     4 |   21942 |     1122 |         5.11% |
[01/21 02:06:18    103s] (I)      |     5 |   22932 |      626 |         2.73% |
[01/21 02:06:18    103s] (I)      |     6 |   21942 |     1122 |         5.11% |
[01/21 02:06:18    103s] (I)      |     7 |   22932 |      626 |         2.73% |
[01/21 02:06:18    103s] (I)      |     8 |   21942 |     1122 |         5.11% |
[01/21 02:06:18    103s] (I)      |     9 |   22932 |     1252 |         5.46% |
[01/21 02:06:18    103s] (I)      |    10 |    8766 |      560 |         6.39% |
[01/21 02:06:18    103s] (I)      |    11 |    9162 |     1584 |        17.29% |
[01/21 02:06:18    103s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:18    103s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1869.08 MB )
[01/21 02:06:18    103s] (I)      Reset routing kernel
[01/21 02:06:18    103s] (I)      numLocalWires=36017  numGlobalNetBranches=10288  numLocalNetBranches=7758
[01/21 02:06:18    103s] (I)      totalPins=38173  totalGlobalPin=14602 (38.25%)
[01/21 02:06:18    103s] (I)      total 2D Cap : 193573 = (98299 H, 95274 V)
[01/21 02:06:18    103s] (I)      
[01/21 02:06:18    103s] (I)      ============  Phase 1a Route ============
[01/21 02:06:18    103s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/21 02:06:18    103s] (I)      Usage: 12407 = (6281 H, 6126 V) = (6.39% H, 6.43% V) = (8.592e+04um H, 8.380e+04um V)
[01/21 02:06:18    103s] (I)      
[01/21 02:06:18    103s] (I)      ============  Phase 1b Route ============
[01/21 02:06:18    103s] (I)      Usage: 12407 = (6281 H, 6126 V) = (6.39% H, 6.43% V) = (8.592e+04um H, 8.380e+04um V)
[01/21 02:06:18    103s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/21 02:06:18    103s] 
[01/21 02:06:18    103s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:06:18    103s] Finished Early Global Route rough congestion estimation: mem = 1869.1M
[01/21 02:06:18    103s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.110, REAL:0.111, MEM:1869.1M, EPOCH TIME: 1705795578.560098
[01/21 02:06:18    103s] earlyGlobalRoute rough estimation gcell size 8 row height
[01/21 02:06:18    103s] OPERPROF: Starting CDPad at level 1, MEM:1869.1M, EPOCH TIME: 1705795578.560550
[01/21 02:06:18    103s] CDPadU 0.829 -> 0.829. R=0.706, N=9604, GS=13.680
[01/21 02:06:18    103s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.038, MEM:1869.1M, EPOCH TIME: 1705795578.598304
[01/21 02:06:18    103s] OPERPROF: Starting npMain at level 1, MEM:1869.1M, EPOCH TIME: 1705795578.599636
[01/21 02:06:18    103s] OPERPROF:   Starting npPlace at level 2, MEM:1869.1M, EPOCH TIME: 1705795578.695821
[01/21 02:06:18    103s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.076, MEM:1869.1M, EPOCH TIME: 1705795578.772304
[01/21 02:06:18    103s] OPERPROF: Finished npMain at level 1, CPU:0.200, REAL:0.200, MEM:1869.1M, EPOCH TIME: 1705795578.799499
[01/21 02:06:18    103s] Global placement CDP skipped at cutLevel 7.
[01/21 02:06:18    104s] Iteration  7: Total net bbox = 1.684e+05 (8.08e+04 8.76e+04)
[01/21 02:06:18    104s]               Est.  stn bbox = 2.238e+05 (1.00e+05 1.23e+05)
[01/21 02:06:18    104s]               cpu = 0:00:05.5 real = 0:00:05.0 mem = 1869.1M
[01/21 02:06:18    104s] Iteration  8: Total net bbox = 1.684e+05 (8.08e+04 8.76e+04)
[01/21 02:06:18    104s]               Est.  stn bbox = 2.238e+05 (1.00e+05 1.23e+05)
[01/21 02:06:18    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1869.1M
[01/21 02:06:18    104s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1869.1M, EPOCH TIME: 1705795578.832886
[01/21 02:06:18    104s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/21 02:06:18    104s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1869.1M, EPOCH TIME: 1705795578.834042
[01/21 02:06:18    104s] OPERPROF: Starting npMain at level 1, MEM:1869.1M, EPOCH TIME: 1705795578.835146
[01/21 02:06:18    104s] OPERPROF:   Starting npPlace at level 2, MEM:1869.1M, EPOCH TIME: 1705795578.938587
[01/21 02:06:24    109s] OPERPROF:   Finished npPlace at level 2, CPU:5.420, REAL:5.385, MEM:1864.1M, EPOCH TIME: 1705795584.323835
[01/21 02:06:24    109s] OPERPROF: Finished npMain at level 1, CPU:5.550, REAL:5.518, MEM:1864.1M, EPOCH TIME: 1705795584.353428
[01/21 02:06:24    109s] Legalizing MH Cells... 0 / 0 (level 5)
[01/21 02:06:24    109s] No instances found in the vector
[01/21 02:06:24    109s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1864.1M, DRC: 0)
[01/21 02:06:24    109s] 0 (out of 0) MH cells were successfully legalized.
[01/21 02:06:24    109s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1864.1M, EPOCH TIME: 1705795584.355612
[01/21 02:06:24    109s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/21 02:06:24    109s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.001, MEM:1864.1M, EPOCH TIME: 1705795584.356799
[01/21 02:06:24    109s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1864.1M, EPOCH TIME: 1705795584.357097
[01/21 02:06:24    109s] Starting Early Global Route rough congestion estimation: mem = 1864.1M
[01/21 02:06:24    109s] (I)      ==================== Layers =====================
[01/21 02:06:24    109s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:24    109s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:06:24    109s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:24    109s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:06:24    109s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:06:24    109s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:06:24    109s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:06:24    109s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:06:24    109s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:06:24    109s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:06:24    109s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:06:24    109s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:06:24    109s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:06:24    109s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:06:24    109s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:06:24    109s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:06:24    109s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:06:24    109s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:06:24    109s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:06:24    109s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:06:24    109s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:06:24    109s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:06:24    109s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:06:24    109s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:06:24    109s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:06:24    109s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:24    109s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:06:24    109s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:06:24    109s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:06:24    109s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:06:24    109s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:06:24    109s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:06:24    109s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:06:24    109s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:06:24    109s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:06:24    109s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:06:24    109s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:06:24    109s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:06:24    109s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:06:24    109s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:06:24    109s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:24    109s] (I)      Started Import and model ( Curr Mem: 1864.08 MB )
[01/21 02:06:24    109s] (I)      Default pattern map key = picorv32_default.
[01/21 02:06:24    109s] (I)      == Non-default Options ==
[01/21 02:06:24    109s] (I)      Print mode                                         : 2
[01/21 02:06:24    109s] (I)      Stop if highly congested                           : false
[01/21 02:06:24    109s] (I)      Maximum routing layer                              : 11
[01/21 02:06:24    109s] (I)      Assign partition pins                              : false
[01/21 02:06:24    109s] (I)      Support large GCell                                : true
[01/21 02:06:24    109s] (I)      Number of threads                                  : 1
[01/21 02:06:24    109s] (I)      Number of rows per GCell                           : 4
[01/21 02:06:24    109s] (I)      Max num rows per GCell                             : 32
[01/21 02:06:24    109s] (I)      Method to set GCell size                           : row
[01/21 02:06:24    109s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:06:24    109s] (I)      Use row-based GCell size
[01/21 02:06:24    109s] (I)      Use row-based GCell align
[01/21 02:06:24    109s] (I)      layer 0 area = 80000
[01/21 02:06:24    109s] (I)      layer 1 area = 80000
[01/21 02:06:24    109s] (I)      layer 2 area = 80000
[01/21 02:06:24    109s] (I)      layer 3 area = 80000
[01/21 02:06:24    109s] (I)      layer 4 area = 80000
[01/21 02:06:24    109s] (I)      layer 5 area = 80000
[01/21 02:06:24    109s] (I)      layer 6 area = 80000
[01/21 02:06:24    109s] (I)      layer 7 area = 80000
[01/21 02:06:24    109s] (I)      layer 8 area = 80000
[01/21 02:06:24    109s] (I)      layer 9 area = 400000
[01/21 02:06:24    109s] (I)      layer 10 area = 400000
[01/21 02:06:24    109s] (I)      GCell unit size   : 3420
[01/21 02:06:24    109s] (I)      GCell multiplier  : 4
[01/21 02:06:24    109s] (I)      GCell row height  : 3420
[01/21 02:06:24    109s] (I)      Actual row height : 3420
[01/21 02:06:24    109s] (I)      GCell align ref   : 30000 30020
[01/21 02:06:24    109s] [NR-eGR] Track table information for default rule: 
[01/21 02:06:24    109s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:06:24    109s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:06:24    109s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:06:24    109s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:06:24    109s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:06:24    109s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:06:24    109s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:06:24    109s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:06:24    109s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:06:24    109s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:06:24    109s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:06:24    109s] (I)      ==================== Default via =====================
[01/21 02:06:24    109s] (I)      +----+------------------+----------------------------+
[01/21 02:06:24    109s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:06:24    109s] (I)      +----+------------------+----------------------------+
[01/21 02:06:24    109s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:06:24    109s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:06:24    109s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:06:24    109s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:06:24    109s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:06:24    109s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:06:24    109s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:06:24    109s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:06:24    109s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:06:24    109s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:06:24    109s] (I)      +----+------------------+----------------------------+
[01/21 02:06:24    109s] [NR-eGR] Read 4304 PG shapes
[01/21 02:06:24    109s] [NR-eGR] Read 0 clock shapes
[01/21 02:06:24    109s] [NR-eGR] Read 0 other shapes
[01/21 02:06:24    109s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:06:24    109s] [NR-eGR] #Instance Blockages : 0
[01/21 02:06:24    109s] [NR-eGR] #PG Blockages       : 4304
[01/21 02:06:24    109s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:06:24    109s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:06:24    109s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:06:24    109s] [NR-eGR] #Other Blockages    : 0
[01/21 02:06:24    109s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:06:24    109s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:06:24    109s] [NR-eGR] Read 10467 nets ( ignored 0 )
[01/21 02:06:24    109s] (I)      early_global_route_priority property id does not exist.
[01/21 02:06:24    109s] (I)      Read Num Blocks=4304  Num Prerouted Wires=0  Num CS=0
[01/21 02:06:24    109s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:24    109s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:24    109s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:24    109s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:24    109s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:24    109s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:24    109s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:24    109s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:24    109s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:06:24    109s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:06:24    109s] (I)      Number of ignored nets                =      0
[01/21 02:06:24    109s] (I)      Number of connected nets              =      0
[01/21 02:06:24    109s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:06:24    109s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/21 02:06:24    109s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:06:24    109s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:06:24    109s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:06:24    109s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:06:24    109s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:06:24    109s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:06:24    109s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:06:24    109s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/21 02:06:24    109s] (I)      Ndr track 0 does not exist
[01/21 02:06:24    109s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:06:24    109s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:06:24    109s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:06:24    109s] (I)      Site width          :   400  (dbu)
[01/21 02:06:24    109s] (I)      Row height          :  3420  (dbu)
[01/21 02:06:24    109s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:06:24    109s] (I)      GCell width         : 13680  (dbu)
[01/21 02:06:24    109s] (I)      GCell height        : 13680  (dbu)
[01/21 02:06:24    109s] (I)      Grid                :    36    36    11
[01/21 02:06:24    109s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:06:24    109s] (I)      Vertical capacity   :     0 13680     0 13680     0 13680     0 13680     0 13680     0
[01/21 02:06:24    109s] (I)      Horizontal capacity :     0     0 13680     0 13680     0 13680     0 13680     0 13680
[01/21 02:06:24    109s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:06:24    109s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:06:24    109s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:06:24    109s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:06:24    109s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:06:24    109s] (I)      Num tracks per GCell: 57.00 34.20 36.00 34.20 36.00 34.20 36.00 34.20 36.00 13.68 14.40
[01/21 02:06:24    109s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:06:24    109s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:06:24    109s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:06:24    109s] (I)      --------------------------------------------------------
[01/21 02:06:24    109s] 
[01/21 02:06:24    109s] [NR-eGR] ============ Routing rule table ============
[01/21 02:06:24    109s] [NR-eGR] Rule id: 0  Nets: 10467
[01/21 02:06:24    109s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:06:24    109s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:06:24    109s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:06:24    109s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:06:24    109s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:06:24    109s] [NR-eGR] ========================================
[01/21 02:06:24    109s] [NR-eGR] 
[01/21 02:06:24    109s] (I)      =============== Blocked Tracks ===============
[01/21 02:06:24    109s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:24    109s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:06:24    109s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:24    109s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:06:24    109s] (I)      |     2 |   43884 |     2176 |         4.96% |
[01/21 02:06:24    109s] (I)      |     3 |   45864 |      750 |         1.64% |
[01/21 02:06:24    109s] (I)      |     4 |   43884 |     2176 |         4.96% |
[01/21 02:06:24    109s] (I)      |     5 |   45864 |      750 |         1.64% |
[01/21 02:06:24    109s] (I)      |     6 |   43884 |     2176 |         4.96% |
[01/21 02:06:24    109s] (I)      |     7 |   45864 |      750 |         1.64% |
[01/21 02:06:24    109s] (I)      |     8 |   43884 |     2176 |         4.96% |
[01/21 02:06:24    109s] (I)      |     9 |   45864 |     1500 |         3.27% |
[01/21 02:06:24    109s] (I)      |    10 |   17532 |     1088 |         6.21% |
[01/21 02:06:24    109s] (I)      |    11 |   18324 |     3080 |        16.81% |
[01/21 02:06:24    109s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:24    109s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1864.08 MB )
[01/21 02:06:24    109s] (I)      Reset routing kernel
[01/21 02:06:24    109s] (I)      numLocalWires=23469  numGlobalNetBranches=7301  numLocalNetBranches=4506
[01/21 02:06:24    109s] (I)      totalPins=38587  totalGlobalPin=23336 (60.48%)
[01/21 02:06:24    109s] (I)      total 2D Cap : 387113 = (196581 H, 190532 V)
[01/21 02:06:24    109s] (I)      
[01/21 02:06:24    109s] (I)      ============  Phase 1a Route ============
[01/21 02:06:24    109s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/21 02:06:24    109s] (I)      Usage: 28585 = (13943 H, 14642 V) = (7.09% H, 7.68% V) = (9.537e+04um H, 1.002e+05um V)
[01/21 02:06:24    109s] (I)      
[01/21 02:06:24    109s] (I)      ============  Phase 1b Route ============
[01/21 02:06:24    109s] (I)      Usage: 28585 = (13943 H, 14642 V) = (7.09% H, 7.68% V) = (9.537e+04um H, 1.002e+05um V)
[01/21 02:06:24    109s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/21 02:06:24    109s] 
[01/21 02:06:24    109s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:06:24    109s] Finished Early Global Route rough congestion estimation: mem = 1864.1M
[01/21 02:06:24    109s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.130, REAL:0.132, MEM:1864.1M, EPOCH TIME: 1705795584.489428
[01/21 02:06:24    109s] earlyGlobalRoute rough estimation gcell size 4 row height
[01/21 02:06:24    109s] OPERPROF: Starting CDPad at level 1, MEM:1864.1M, EPOCH TIME: 1705795584.489870
[01/21 02:06:24    109s] CDPadU 0.829 -> 0.831. R=0.706, N=9604, GS=6.840
[01/21 02:06:24    109s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.046, MEM:1864.1M, EPOCH TIME: 1705795584.535390
[01/21 02:06:24    109s] OPERPROF: Starting npMain at level 1, MEM:1864.1M, EPOCH TIME: 1705795584.536771
[01/21 02:06:24    109s] OPERPROF:   Starting npPlace at level 2, MEM:1864.1M, EPOCH TIME: 1705795584.632540
[01/21 02:06:24    109s] OPERPROF:   Finished npPlace at level 2, CPU:0.100, REAL:0.102, MEM:1865.6M, EPOCH TIME: 1705795584.734163
[01/21 02:06:24    109s] OPERPROF: Finished npMain at level 1, CPU:0.220, REAL:0.224, MEM:1865.6M, EPOCH TIME: 1705795584.761030
[01/21 02:06:24    109s] Global placement CDP skipped at cutLevel 9.
[01/21 02:06:24    110s] Iteration  9: Total net bbox = 1.681e+05 (8.11e+04 8.71e+04)
[01/21 02:06:24    110s]               Est.  stn bbox = 2.246e+05 (1.01e+05 1.24e+05)
[01/21 02:06:24    110s]               cpu = 0:00:06.0 real = 0:00:06.0 mem = 1865.6M
[01/21 02:06:24    110s] Iteration 10: Total net bbox = 1.681e+05 (8.11e+04 8.71e+04)
[01/21 02:06:24    110s]               Est.  stn bbox = 2.246e+05 (1.01e+05 1.24e+05)
[01/21 02:06:24    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1865.6M
[01/21 02:06:24    110s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1865.6M, EPOCH TIME: 1705795584.796827
[01/21 02:06:24    110s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/21 02:06:24    110s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1865.6M, EPOCH TIME: 1705795584.798004
[01/21 02:06:24    110s] Legalizing MH Cells... 0 / 0 (level 8)
[01/21 02:06:24    110s] No instances found in the vector
[01/21 02:06:24    110s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1865.6M, DRC: 0)
[01/21 02:06:24    110s] 0 (out of 0) MH cells were successfully legalized.
[01/21 02:06:24    110s] OPERPROF: Starting npMain at level 1, MEM:1865.6M, EPOCH TIME: 1705795584.798992
[01/21 02:06:24    110s] OPERPROF:   Starting npPlace at level 2, MEM:1865.6M, EPOCH TIME: 1705795584.900235
[01/21 02:06:37    122s] GP RA stats: MHOnly 0 nrInst 9604 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/21 02:06:39    124s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1867.6M, EPOCH TIME: 1705795599.319690
[01/21 02:06:39    124s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1867.6M, EPOCH TIME: 1705795599.320003
[01/21 02:06:39    124s] OPERPROF:   Finished npPlace at level 2, CPU:14.500, REAL:14.423, MEM:1867.6M, EPOCH TIME: 1705795599.323261
[01/21 02:06:39    124s] OPERPROF: Finished npMain at level 1, CPU:14.620, REAL:14.554, MEM:1867.6M, EPOCH TIME: 1705795599.352666
[01/21 02:06:39    124s] Iteration 11: Total net bbox = 1.656e+05 (7.96e+04 8.60e+04)
[01/21 02:06:39    124s]               Est.  stn bbox = 2.194e+05 (9.85e+04 1.21e+05)
[01/21 02:06:39    124s]               cpu = 0:00:14.7 real = 0:00:15.0 mem = 1867.6M
[01/21 02:06:39    124s] [adp] clock
[01/21 02:06:39    124s] [adp] weight, nr nets, wire length
[01/21 02:06:39    124s] [adp]      0        1  448.766500
[01/21 02:06:39    124s] [adp] data
[01/21 02:06:39    124s] [adp] weight, nr nets, wire length
[01/21 02:06:39    124s] [adp]      0    10466  165402.705500
[01/21 02:06:39    124s] [adp] 0.000000|0.000000|0.000000
[01/21 02:06:39    124s] Iteration 12: Total net bbox = 1.656e+05 (7.96e+04 8.60e+04)
[01/21 02:06:39    124s]               Est.  stn bbox = 2.194e+05 (9.85e+04 1.21e+05)
[01/21 02:06:39    124s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1867.6M
[01/21 02:06:39    124s] Clear WL Bound Manager after Global Placement... 
[01/21 02:06:39    124s] Finished Global Placement (cpu=0:00:42.5, real=0:00:43.0, mem=1867.6M)
[01/21 02:06:39    124s] Keep Tdgp Graph and DB for later use
[01/21 02:06:39    124s] Info: 0 clock gating cells identified, 0 (on average) moved 0/6
[01/21 02:06:39    124s] Saved padding area to DB
[01/21 02:06:39    124s] All LLGs are deleted
[01/21 02:06:39    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:39    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:39    124s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1867.6M, EPOCH TIME: 1705795599.405854
[01/21 02:06:39    124s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1867.6M, EPOCH TIME: 1705795599.406215
[01/21 02:06:39    124s] Solver runtime cpu: 0:00:34.5 real: 0:00:34.3
[01/21 02:06:39    124s] Core Placement runtime cpu: 0:00:41.9 real: 0:00:43.0
[01/21 02:06:39    124s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/21 02:06:39    124s] Type 'man IMPSP-9025' for more detail.
[01/21 02:06:39    124s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1867.6M, EPOCH TIME: 1705795599.408758
[01/21 02:06:39    124s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1867.6M, EPOCH TIME: 1705795599.408939
[01/21 02:06:39    124s] Processing tracks to init pin-track alignment.
[01/21 02:06:39    124s] z: 2, totalTracks: 1
[01/21 02:06:39    124s] z: 4, totalTracks: 1
[01/21 02:06:39    124s] z: 6, totalTracks: 1
[01/21 02:06:39    124s] z: 8, totalTracks: 1
[01/21 02:06:39    124s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:06:39    124s] All LLGs are deleted
[01/21 02:06:39    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:39    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:39    124s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1867.6M, EPOCH TIME: 1705795599.418009
[01/21 02:06:39    124s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1867.6M, EPOCH TIME: 1705795599.418361
[01/21 02:06:39    124s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1867.6M, EPOCH TIME: 1705795599.421583
[01/21 02:06:39    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:39    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:39    124s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1867.6M, EPOCH TIME: 1705795599.423994
[01/21 02:06:39    124s] Max number of tech site patterns supported in site array is 256.
[01/21 02:06:39    124s] Core basic site is CoreSite
[01/21 02:06:39    124s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1867.6M, EPOCH TIME: 1705795599.469794
[01/21 02:06:39    124s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:06:39    124s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:06:39    124s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:1867.6M, EPOCH TIME: 1705795599.471964
[01/21 02:06:39    124s] Fast DP-INIT is on for default
[01/21 02:06:39    124s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:06:39    124s] Atter site array init, number of instance map data is 0.
[01/21 02:06:39    124s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.060, REAL:0.052, MEM:1867.6M, EPOCH TIME: 1705795599.476123
[01/21 02:06:39    124s] 
[01/21 02:06:39    124s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:06:39    124s] OPERPROF:       Starting CMU at level 4, MEM:1867.6M, EPOCH TIME: 1705795599.479896
[01/21 02:06:39    124s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1867.6M, EPOCH TIME: 1705795599.481868
[01/21 02:06:39    124s] 
[01/21 02:06:39    124s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:06:39    124s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.062, MEM:1867.6M, EPOCH TIME: 1705795599.483444
[01/21 02:06:39    124s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1867.6M, EPOCH TIME: 1705795599.483542
[01/21 02:06:39    124s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1867.6M, EPOCH TIME: 1705795599.483619
[01/21 02:06:39    124s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1867.6MB).
[01/21 02:06:39    124s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.080, MEM:1867.6M, EPOCH TIME: 1705795599.488978
[01/21 02:06:39    124s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.080, MEM:1867.6M, EPOCH TIME: 1705795599.489074
[01/21 02:06:39    124s] TDRefine: refinePlace mode is spiral
[01/21 02:06:39    124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.1
[01/21 02:06:39    124s] OPERPROF: Starting RefinePlace at level 1, MEM:1867.6M, EPOCH TIME: 1705795599.489194
[01/21 02:06:39    124s] *** Starting refinePlace (0:02:05 mem=1867.6M) ***
[01/21 02:06:39    124s] Total net bbox length = 1.658e+05 (7.971e+04 8.611e+04) (ext = 1.371e+04)
[01/21 02:06:39    124s] 
[01/21 02:06:39    124s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:06:39    124s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:06:39    124s] (I)      Default pattern map key = picorv32_default.
[01/21 02:06:39    124s] (I)      Default pattern map key = picorv32_default.
[01/21 02:06:39    124s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1867.6M, EPOCH TIME: 1705795599.515736
[01/21 02:06:39    124s] Starting refinePlace ...
[01/21 02:06:39    124s] (I)      Default pattern map key = picorv32_default.
[01/21 02:06:39    124s] (I)      Default pattern map key = picorv32_default.
[01/21 02:06:39    124s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1867.6M, EPOCH TIME: 1705795599.548736
[01/21 02:06:39    124s] DDP initSite1 nrRow 124 nrJob 124
[01/21 02:06:39    124s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1867.6M, EPOCH TIME: 1705795599.548874
[01/21 02:06:39    124s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1867.6M, EPOCH TIME: 1705795599.549140
[01/21 02:06:39    124s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1867.6M, EPOCH TIME: 1705795599.549227
[01/21 02:06:39    124s] DDP markSite nrRow 124 nrJob 124
[01/21 02:06:39    124s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1867.6M, EPOCH TIME: 1705795599.549722
[01/21 02:06:39    124s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1867.6M, EPOCH TIME: 1705795599.549798
[01/21 02:06:39    124s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/21 02:06:39    124s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1867.6M, EPOCH TIME: 1705795599.559104
[01/21 02:06:39    124s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1867.6M, EPOCH TIME: 1705795599.559188
[01/21 02:06:39    124s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.003, MEM:1867.6M, EPOCH TIME: 1705795599.562013
[01/21 02:06:39    124s] ** Cut row section cpu time 0:00:00.0.
[01/21 02:06:39    124s]  ** Cut row section real time 0:00:00.0.
[01/21 02:06:39    124s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.003, MEM:1867.6M, EPOCH TIME: 1705795599.562132
[01/21 02:06:39    125s]   Spread Effort: high, standalone mode, useDDP on.
[01/21 02:06:39    125s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1867.6MB) @(0:02:05 - 0:02:05).
[01/21 02:06:39    125s] Move report: preRPlace moves 9604 insts, mean move: 0.10 um, max move: 4.06 um 
[01/21 02:06:39    125s] 	Max move on inst (cpuregs_reg[7][10]): (168.34, 74.86) --> (166.00, 76.57)
[01/21 02:06:39    125s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/21 02:06:39    125s] wireLenOptFixPriorityInst 0 inst fixed
[01/21 02:06:39    125s] Placement tweakage begins.
[01/21 02:06:39    125s] wire length = 2.023e+05
[01/21 02:06:40    126s] wire length = 2.014e+05
[01/21 02:06:40    126s] Placement tweakage ends.
[01/21 02:06:40    126s] Move report: tweak moves 1894 insts, mean move: 2.51 um, max move: 48.17 um 
[01/21 02:06:40    126s] 	Max move on inst (mem_addr_reg[2]): (82.40, 64.60) --> (80.40, 18.43)
[01/21 02:06:40    126s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=1880.3MB) @(0:02:05 - 0:02:06).
[01/21 02:06:40    126s] 
[01/21 02:06:40    126s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:06:41    126s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/21 02:06:41    126s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:06:41    126s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:06:41    126s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1896.3MB) @(0:02:06 - 0:02:06).
[01/21 02:06:41    126s] Move report: Detail placement moves 9604 insts, mean move: 0.57 um, max move: 48.17 um 
[01/21 02:06:41    126s] 	Max move on inst (mem_addr_reg[2]): (82.40, 64.60) --> (80.40, 18.43)
[01/21 02:06:41    126s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1896.3MB
[01/21 02:06:41    126s] Statistics of distance of Instance movement in refine placement:
[01/21 02:06:41    126s]   maximum (X+Y) =        48.17 um
[01/21 02:06:41    126s]   inst (mem_addr_reg[2]) with max move: (82.396, 64.601) -> (80.4, 18.43)
[01/21 02:06:41    126s]   mean    (X+Y) =         0.57 um
[01/21 02:06:41    126s] Summary Report:
[01/21 02:06:41    126s] Instances move: 9604 (out of 9604 movable)
[01/21 02:06:41    126s] Instances flipped: 0
[01/21 02:06:41    126s] Mean displacement: 0.57 um
[01/21 02:06:41    126s] Max displacement: 48.17 um (Instance: mem_addr_reg[2]) (82.396, 64.601) -> (80.4, 18.43)
[01/21 02:06:41    126s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/21 02:06:41    126s] Total instances moved : 9604
[01/21 02:06:41    126s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.610, REAL:1.607, MEM:1896.3M, EPOCH TIME: 1705795601.122902
[01/21 02:06:41    126s] Total net bbox length = 1.656e+05 (7.949e+04 8.608e+04) (ext = 1.351e+04)
[01/21 02:06:41    126s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1896.3MB
[01/21 02:06:41    126s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=1896.3MB) @(0:02:05 - 0:02:06).
[01/21 02:06:41    126s] *** Finished refinePlace (0:02:06 mem=1896.3M) ***
[01/21 02:06:41    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.1
[01/21 02:06:41    126s] OPERPROF: Finished RefinePlace at level 1, CPU:1.650, REAL:1.637, MEM:1896.3M, EPOCH TIME: 1705795601.126365
[01/21 02:06:41    126s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1896.3M, EPOCH TIME: 1705795601.126425
[01/21 02:06:41    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9604).
[01/21 02:06:41    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:41    126s] All LLGs are deleted
[01/21 02:06:41    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:41    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:41    126s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1896.3M, EPOCH TIME: 1705795601.135899
[01/21 02:06:41    126s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1896.3M, EPOCH TIME: 1705795601.136105
[01/21 02:06:41    126s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.014, MEM:1883.3M, EPOCH TIME: 1705795601.139939
[01/21 02:06:41    126s] *** Finished Initial Placement (cpu=0:00:44.4, real=0:00:45.0, mem=1883.3M) ***
[01/21 02:06:41    126s] Processing tracks to init pin-track alignment.
[01/21 02:06:41    126s] z: 2, totalTracks: 1
[01/21 02:06:41    126s] z: 4, totalTracks: 1
[01/21 02:06:41    126s] z: 6, totalTracks: 1
[01/21 02:06:41    126s] z: 8, totalTracks: 1
[01/21 02:06:41    126s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:06:41    126s] All LLGs are deleted
[01/21 02:06:41    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:41    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:41    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1883.3M, EPOCH TIME: 1705795601.149315
[01/21 02:06:41    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1883.3M, EPOCH TIME: 1705795601.149643
[01/21 02:06:41    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1883.3M, EPOCH TIME: 1705795601.151104
[01/21 02:06:41    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:41    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:41    126s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1883.3M, EPOCH TIME: 1705795601.152348
[01/21 02:06:41    126s] Max number of tech site patterns supported in site array is 256.
[01/21 02:06:41    126s] Core basic site is CoreSite
[01/21 02:06:41    126s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1883.3M, EPOCH TIME: 1705795601.180061
[01/21 02:06:41    126s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:06:41    126s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:06:41    126s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1883.3M, EPOCH TIME: 1705795601.182566
[01/21 02:06:41    126s] Fast DP-INIT is on for default
[01/21 02:06:41    126s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:06:41    126s] Atter site array init, number of instance map data is 0.
[01/21 02:06:41    126s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1883.3M, EPOCH TIME: 1705795601.185300
[01/21 02:06:41    126s] 
[01/21 02:06:41    126s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:06:41    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:1883.3M, EPOCH TIME: 1705795601.186766
[01/21 02:06:41    126s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1883.3M, EPOCH TIME: 1705795601.188158
[01/21 02:06:41    126s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1883.3M, EPOCH TIME: 1705795601.189573
[01/21 02:06:41    126s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.002, MEM:1883.3M, EPOCH TIME: 1705795601.192048
[01/21 02:06:41    126s] default core: bins with density > 0.750 = 30.77 % ( 52 / 169 )
[01/21 02:06:41    126s] Density distribution unevenness ratio = 5.557%
[01/21 02:06:41    126s] Density distribution unevenness ratio (U70) = 5.435%
[01/21 02:06:41    126s] Density distribution unevenness ratio (U80) = 0.348%
[01/21 02:06:41    126s] Density distribution unevenness ratio (U90) = 0.000%
[01/21 02:06:41    126s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.004, MEM:1883.3M, EPOCH TIME: 1705795601.192132
[01/21 02:06:41    126s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1883.3M, EPOCH TIME: 1705795601.192177
[01/21 02:06:41    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:41    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:41    126s] All LLGs are deleted
[01/21 02:06:41    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:41    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:41    126s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1883.3M, EPOCH TIME: 1705795601.201904
[01/21 02:06:41    126s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1883.3M, EPOCH TIME: 1705795601.202128
[01/21 02:06:41    126s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1883.3M, EPOCH TIME: 1705795601.203335
[01/21 02:06:41    126s] Starting IO pin assignment...
[01/21 02:06:41    126s] The design is not routed. Using placement based method for pin assignment.
[01/21 02:06:41    126s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/21 02:06:41    126s] Completed IO pin assignment.
[01/21 02:06:41    126s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/21 02:06:41    126s] 
[01/21 02:06:41    126s] *** Start incrementalPlace ***
[01/21 02:06:41    126s] User Input Parameters:
[01/21 02:06:41    126s] - Congestion Driven    : On
[01/21 02:06:41    126s] - Timing Driven        : On
[01/21 02:06:41    126s] - Area-Violation Based : On
[01/21 02:06:41    126s] - Start Rollback Level : -5
[01/21 02:06:41    126s] - Legalized            : On
[01/21 02:06:41    126s] - Window Based         : Off
[01/21 02:06:41    126s] - eDen incr mode       : Off
[01/21 02:06:41    126s] - Small incr mode      : Off
[01/21 02:06:41    126s] 
[01/21 02:06:41    126s] No Views given, use default active views for adaptive view pruning
[01/21 02:06:41    126s] SKP will enable view:
[01/21 02:06:41    126s]   default_emulate_view
[01/21 02:06:41    126s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1885.3M, EPOCH TIME: 1705795601.310576
[01/21 02:06:41    126s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:1885.3M, EPOCH TIME: 1705795601.318557
[01/21 02:06:41    126s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1885.3M, EPOCH TIME: 1705795601.318656
[01/21 02:06:41    126s] Starting Early Global Route congestion estimation: mem = 1885.3M
[01/21 02:06:41    126s] (I)      ==================== Layers =====================
[01/21 02:06:41    126s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:41    126s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:06:41    126s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:41    126s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:06:41    126s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:06:41    126s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:06:41    126s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:06:41    126s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:06:41    126s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:06:41    126s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:06:41    126s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:06:41    126s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:06:41    126s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:06:41    126s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:06:41    126s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:06:41    126s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:06:41    126s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:06:41    126s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:06:41    126s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:06:41    126s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:06:41    126s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:06:41    126s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:06:41    126s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:06:41    126s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:06:41    126s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:06:41    126s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:41    126s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:06:41    126s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:06:41    126s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:06:41    126s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:06:41    126s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:06:41    126s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:06:41    126s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:06:41    126s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:06:41    126s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:06:41    126s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:06:41    126s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:06:41    126s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:06:41    126s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:06:41    126s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:06:41    126s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:41    126s] (I)      Started Import and model ( Curr Mem: 1885.33 MB )
[01/21 02:06:41    126s] (I)      Default pattern map key = picorv32_default.
[01/21 02:06:41    126s] (I)      == Non-default Options ==
[01/21 02:06:41    126s] (I)      Maximum routing layer                              : 11
[01/21 02:06:41    126s] (I)      Number of threads                                  : 1
[01/21 02:06:41    126s] (I)      Use non-blocking free Dbs wires                    : false
[01/21 02:06:41    126s] (I)      Method to set GCell size                           : row
[01/21 02:06:41    126s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:06:41    126s] (I)      Use row-based GCell size
[01/21 02:06:41    126s] (I)      Use row-based GCell align
[01/21 02:06:41    126s] (I)      layer 0 area = 80000
[01/21 02:06:41    126s] (I)      layer 1 area = 80000
[01/21 02:06:41    126s] (I)      layer 2 area = 80000
[01/21 02:06:41    126s] (I)      layer 3 area = 80000
[01/21 02:06:41    126s] (I)      layer 4 area = 80000
[01/21 02:06:41    126s] (I)      layer 5 area = 80000
[01/21 02:06:41    126s] (I)      layer 6 area = 80000
[01/21 02:06:41    126s] (I)      layer 7 area = 80000
[01/21 02:06:41    126s] (I)      layer 8 area = 80000
[01/21 02:06:41    126s] (I)      layer 9 area = 400000
[01/21 02:06:41    126s] (I)      layer 10 area = 400000
[01/21 02:06:41    126s] (I)      GCell unit size   : 3420
[01/21 02:06:41    126s] (I)      GCell multiplier  : 1
[01/21 02:06:41    126s] (I)      GCell row height  : 3420
[01/21 02:06:41    126s] (I)      Actual row height : 3420
[01/21 02:06:41    126s] (I)      GCell align ref   : 30000 30020
[01/21 02:06:41    126s] [NR-eGR] Track table information for default rule: 
[01/21 02:06:41    126s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:06:41    126s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:06:41    126s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:06:41    126s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:06:41    126s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:06:41    126s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:06:41    126s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:06:41    126s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:06:41    126s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:06:41    126s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:06:41    126s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:06:41    126s] (I)      ==================== Default via =====================
[01/21 02:06:41    126s] (I)      +----+------------------+----------------------------+
[01/21 02:06:41    126s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:06:41    126s] (I)      +----+------------------+----------------------------+
[01/21 02:06:41    126s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:06:41    126s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:06:41    126s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:06:41    126s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:06:41    126s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:06:41    126s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:06:41    126s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:06:41    126s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:06:41    126s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:06:41    126s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:06:41    126s] (I)      +----+------------------+----------------------------+
[01/21 02:06:41    126s] [NR-eGR] Read 4304 PG shapes
[01/21 02:06:41    126s] [NR-eGR] Read 0 clock shapes
[01/21 02:06:41    126s] [NR-eGR] Read 0 other shapes
[01/21 02:06:41    126s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:06:41    126s] [NR-eGR] #Instance Blockages : 0
[01/21 02:06:41    126s] [NR-eGR] #PG Blockages       : 4304
[01/21 02:06:41    126s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:06:41    126s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:06:41    126s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:06:41    126s] [NR-eGR] #Other Blockages    : 0
[01/21 02:06:41    126s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:06:41    126s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:06:41    126s] [NR-eGR] Read 10467 nets ( ignored 0 )
[01/21 02:06:41    126s] (I)      early_global_route_priority property id does not exist.
[01/21 02:06:41    126s] (I)      Read Num Blocks=4304  Num Prerouted Wires=0  Num CS=0
[01/21 02:06:41    126s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:41    126s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:41    126s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:41    126s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:41    126s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:41    126s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:41    126s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:41    126s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:41    126s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:06:41    126s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:06:41    126s] (I)      Number of ignored nets                =      0
[01/21 02:06:41    126s] (I)      Number of connected nets              =      0
[01/21 02:06:41    126s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:06:41    126s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/21 02:06:41    126s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:06:41    126s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:06:41    126s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:06:41    126s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:06:41    126s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:06:41    126s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:06:41    126s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:06:41    126s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/21 02:06:41    126s] (I)      Ndr track 0 does not exist
[01/21 02:06:41    126s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:06:41    126s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:06:41    126s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:06:41    126s] (I)      Site width          :   400  (dbu)
[01/21 02:06:41    126s] (I)      Row height          :  3420  (dbu)
[01/21 02:06:41    126s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:06:41    126s] (I)      GCell width         :  3420  (dbu)
[01/21 02:06:41    126s] (I)      GCell height        :  3420  (dbu)
[01/21 02:06:41    126s] (I)      Grid                :   142   141    11
[01/21 02:06:41    126s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:06:41    126s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:06:41    126s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:06:41    126s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:06:41    126s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:06:41    126s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:06:41    126s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:06:41    126s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:06:41    126s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:06:41    126s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:06:41    126s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:06:41    126s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:06:41    126s] (I)      --------------------------------------------------------
[01/21 02:06:41    126s] 
[01/21 02:06:41    126s] [NR-eGR] ============ Routing rule table ============
[01/21 02:06:41    126s] [NR-eGR] Rule id: 0  Nets: 10467
[01/21 02:06:41    126s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:06:41    126s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:06:41    126s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:06:41    126s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:06:41    126s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:06:41    126s] [NR-eGR] ========================================
[01/21 02:06:41    126s] [NR-eGR] 
[01/21 02:06:41    126s] (I)      =============== Blocked Tracks ===============
[01/21 02:06:41    126s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:41    126s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:06:41    126s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:41    126s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:06:41    126s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:06:41    126s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:06:41    126s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:06:41    126s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:06:41    126s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:06:41    126s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:06:41    126s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:06:41    126s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:06:41    126s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:06:41    126s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:06:41    126s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:41    126s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1892.02 MB )
[01/21 02:06:41    126s] (I)      Reset routing kernel
[01/21 02:06:41    126s] (I)      Started Global Routing ( Curr Mem: 1892.02 MB )
[01/21 02:06:41    126s] (I)      totalPins=38589  totalGlobalPin=37576 (97.37%)
[01/21 02:06:41    126s] (I)      total 2D Cap : 1519501 = (777654 H, 741847 V)
[01/21 02:06:41    126s] [NR-eGR] Layer group 1: route 10467 net(s) in layer range [2, 11]
[01/21 02:06:41    126s] (I)      
[01/21 02:06:41    126s] (I)      ============  Phase 1a Route ============
[01/21 02:06:41    126s] (I)      Usage: 113533 = (55919 H, 57614 V) = (7.19% H, 7.77% V) = (9.562e+04um H, 9.852e+04um V)
[01/21 02:06:41    126s] (I)      
[01/21 02:06:41    126s] (I)      ============  Phase 1b Route ============
[01/21 02:06:41    126s] (I)      Usage: 113533 = (55919 H, 57614 V) = (7.19% H, 7.77% V) = (9.562e+04um H, 9.852e+04um V)
[01/21 02:06:41    126s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.941414e+05um
[01/21 02:06:41    126s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:06:41    126s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:06:41    126s] (I)      
[01/21 02:06:41    126s] (I)      ============  Phase 1c Route ============
[01/21 02:06:41    126s] (I)      Usage: 113533 = (55919 H, 57614 V) = (7.19% H, 7.77% V) = (9.562e+04um H, 9.852e+04um V)
[01/21 02:06:41    126s] (I)      
[01/21 02:06:41    126s] (I)      ============  Phase 1d Route ============
[01/21 02:06:41    126s] (I)      Usage: 113533 = (55919 H, 57614 V) = (7.19% H, 7.77% V) = (9.562e+04um H, 9.852e+04um V)
[01/21 02:06:41    126s] (I)      
[01/21 02:06:41    126s] (I)      ============  Phase 1e Route ============
[01/21 02:06:41    126s] (I)      Usage: 113533 = (55919 H, 57614 V) = (7.19% H, 7.77% V) = (9.562e+04um H, 9.852e+04um V)
[01/21 02:06:41    126s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.941414e+05um
[01/21 02:06:41    126s] (I)      
[01/21 02:06:41    126s] (I)      ============  Phase 1l Route ============
[01/21 02:06:41    126s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:06:41    126s] (I)      Layer  2:     168365     50255         2           0      169974    ( 0.00%) 
[01/21 02:06:41    126s] (I)      Layer  3:     178428     47334         0           0      178929    ( 0.00%) 
[01/21 02:06:41    126s] (I)      Layer  4:     168365     19961         0           0      169974    ( 0.00%) 
[01/21 02:06:41    126s] (I)      Layer  5:     178428      9594         0           0      178929    ( 0.00%) 
[01/21 02:06:41    126s] (I)      Layer  6:     168365      1698         0           0      169974    ( 0.00%) 
[01/21 02:06:41    126s] (I)      Layer  7:     178428       528         0           0      178929    ( 0.00%) 
[01/21 02:06:41    126s] (I)      Layer  8:     168365       410         0           0      169974    ( 0.00%) 
[01/21 02:06:41    126s] (I)      Layer  9:     177459       215         0           0      178929    ( 0.00%) 
[01/21 02:06:41    126s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:06:41    126s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:06:41    126s] (I)      Total:       1509829    130000         2       12505     1522666    ( 0.81%) 
[01/21 02:06:41    126s] (I)      
[01/21 02:06:41    126s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:06:41    126s] [NR-eGR]                        OverCon            
[01/21 02:06:41    126s] [NR-eGR]                         #Gcell     %Gcell
[01/21 02:06:41    126s] [NR-eGR]        Layer               (1)    OverCon
[01/21 02:06:41    126s] [NR-eGR] ----------------------------------------------
[01/21 02:06:41    126s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:41    126s] [NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[01/21 02:06:41    126s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:41    126s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:41    126s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:41    126s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:41    126s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:41    126s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:41    126s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:41    126s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:41    126s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:41    126s] [NR-eGR] ----------------------------------------------
[01/21 02:06:41    126s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[01/21 02:06:41    126s] [NR-eGR] 
[01/21 02:06:41    126s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1892.02 MB )
[01/21 02:06:41    126s] (I)      total 2D Cap : 1520644 = (778037 H, 742607 V)
[01/21 02:06:41    126s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:06:41    126s] Early Global Route congestion estimation runtime: 0.31 seconds, mem = 1892.0M
[01/21 02:06:41    126s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.310, REAL:0.311, MEM:1892.0M, EPOCH TIME: 1705795601.629915
[01/21 02:06:41    126s] OPERPROF: Starting HotSpotCal at level 1, MEM:1892.0M, EPOCH TIME: 1705795601.629981
[01/21 02:06:41    126s] [hotspot] +------------+---------------+---------------+
[01/21 02:06:41    126s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 02:06:41    126s] [hotspot] +------------+---------------+---------------+
[01/21 02:06:41    126s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 02:06:41    126s] [hotspot] +------------+---------------+---------------+
[01/21 02:06:41    126s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:06:41    126s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 02:06:41    126s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1892.0M, EPOCH TIME: 1705795601.631792
[01/21 02:06:41    126s] Skipped repairing congestion.
[01/21 02:06:41    126s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1892.0M, EPOCH TIME: 1705795601.631904
[01/21 02:06:41    126s] Starting Early Global Route wiring: mem = 1892.0M
[01/21 02:06:41    126s] (I)      ============= Track Assignment ============
[01/21 02:06:41    126s] (I)      Started Track Assignment (1T) ( Curr Mem: 1892.02 MB )
[01/21 02:06:41    126s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 02:06:41    126s] (I)      Run Multi-thread track assignment
[01/21 02:06:41    127s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1892.02 MB )
[01/21 02:06:41    127s] (I)      Started Export ( Curr Mem: 1892.02 MB )
[01/21 02:06:41    127s] [NR-eGR]                  Length (um)    Vias 
[01/21 02:06:41    127s] [NR-eGR] -------------------------------------
[01/21 02:06:41    127s] [NR-eGR]  Metal1   (1H)             0   38285 
[01/21 02:06:41    127s] [NR-eGR]  Metal2   (2V)         69088   56070 
[01/21 02:06:41    127s] [NR-eGR]  Metal3   (3H)         80025    5129 
[01/21 02:06:41    127s] [NR-eGR]  Metal4   (4V)         33434    1836 
[01/21 02:06:41    127s] [NR-eGR]  Metal5   (5H)         16466     240 
[01/21 02:06:41    127s] [NR-eGR]  Metal6   (6V)          2893      66 
[01/21 02:06:41    127s] [NR-eGR]  Metal7   (7H)           921      47 
[01/21 02:06:41    127s] [NR-eGR]  Metal8   (8V)           701      23 
[01/21 02:06:41    127s] [NR-eGR]  Metal9   (9H)           348      11 
[01/21 02:06:41    127s] [NR-eGR]  Metal10  (10V)            1       6 
[01/21 02:06:41    127s] [NR-eGR]  Metal11  (11H)            2       0 
[01/21 02:06:41    127s] [NR-eGR] -------------------------------------
[01/21 02:06:41    127s] [NR-eGR]           Total       203880  101713 
[01/21 02:06:41    127s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:06:41    127s] [NR-eGR] Total half perimeter of net bounding box: 165366um
[01/21 02:06:41    127s] [NR-eGR] Total length: 203880um, number of vias: 101713
[01/21 02:06:41    127s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:06:41    127s] [NR-eGR] Total eGR-routed clock nets wire length: 6788um, number of vias: 5656
[01/21 02:06:41    127s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:06:42    127s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1894.02 MB )
[01/21 02:06:42    127s] Early Global Route wiring runtime: 0.40 seconds, mem = 1894.0M
[01/21 02:06:42    127s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.400, REAL:0.400, MEM:1894.0M, EPOCH TIME: 1705795602.032206
[01/21 02:06:42    127s] 0 delay mode for cte disabled.
[01/21 02:06:42    127s] SKP cleared!
[01/21 02:06:42    127s] 
[01/21 02:06:42    127s] *** Finished incrementalPlace (cpu=0:00:00.8, real=0:00:01.0)***
[01/21 02:06:42    127s] Tdgp not successfully inited but do clear! skip clearing
[01/21 02:06:42    127s] **placeDesign ... cpu = 0: 0:47, real = 0: 0:48, mem = 1870.0M **
[01/21 02:06:43    128s] AAE DB initialization (MEM=1892.91 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/21 02:06:43    128s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/21 02:06:43    128s] VSMManager cleared!
[01/21 02:06:43    128s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:48.3/0:00:49.1 (1.0), totSession cpu/real = 0:02:08.5/0:08:02.7 (0.3), mem = 1892.9M
[01/21 02:06:43    128s] 
[01/21 02:06:43    128s] =============================================================================================
[01/21 02:06:43    128s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.35-s114_1
[01/21 02:06:43    128s] =============================================================================================
[01/21 02:06:43    128s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:06:43    128s] ---------------------------------------------------------------------------------------------
[01/21 02:06:43    128s] [ CellServerInit         ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.8
[01/21 02:06:43    128s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:06:43    128s] [ TimingUpdate           ]      3   0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:06:43    128s] [ MISC                   ]          0:00:48.4  (  98.6 % )     0:00:48.4 /  0:00:47.7    1.0
[01/21 02:06:43    128s] ---------------------------------------------------------------------------------------------
[01/21 02:06:43    128s]  GlobalPlace #1 TOTAL               0:00:49.1  ( 100.0 % )     0:00:49.1 /  0:00:48.3    1.0
[01/21 02:06:43    128s] ---------------------------------------------------------------------------------------------
[01/21 02:06:43    128s] 
[01/21 02:06:43    128s] Enable CTE adjustment.
[01/21 02:06:43    128s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1478.6M, totSessionCpu=0:02:09 **
[01/21 02:06:43    128s] GigaOpt running with 1 threads.
[01/21 02:06:43    128s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:08.5/0:08:02.8 (0.3), mem = 1892.9M
[01/21 02:06:43    128s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/21 02:06:43    128s] OPERPROF: Starting DPlace-Init at level 1, MEM:1892.9M, EPOCH TIME: 1705795603.253012
[01/21 02:06:43    128s] Processing tracks to init pin-track alignment.
[01/21 02:06:43    128s] z: 2, totalTracks: 1
[01/21 02:06:43    128s] z: 4, totalTracks: 1
[01/21 02:06:43    128s] z: 6, totalTracks: 1
[01/21 02:06:43    128s] z: 8, totalTracks: 1
[01/21 02:06:43    128s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:06:43    128s] All LLGs are deleted
[01/21 02:06:43    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:43    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:43    128s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1892.9M, EPOCH TIME: 1705795603.261956
[01/21 02:06:43    128s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1892.9M, EPOCH TIME: 1705795603.262324
[01/21 02:06:43    128s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1892.9M, EPOCH TIME: 1705795603.265447
[01/21 02:06:43    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:43    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:43    128s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1892.9M, EPOCH TIME: 1705795603.267708
[01/21 02:06:43    128s] Max number of tech site patterns supported in site array is 256.
[01/21 02:06:43    128s] Core basic site is CoreSite
[01/21 02:06:43    128s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1892.9M, EPOCH TIME: 1705795603.311731
[01/21 02:06:43    128s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:06:43    128s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:06:43    128s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1892.9M, EPOCH TIME: 1705795603.313426
[01/21 02:06:43    128s] Fast DP-INIT is on for default
[01/21 02:06:43    128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:06:43    128s] Atter site array init, number of instance map data is 0.
[01/21 02:06:43    128s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.050, MEM:1892.9M, EPOCH TIME: 1705795603.318129
[01/21 02:06:43    128s] 
[01/21 02:06:43    128s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:06:43    128s] OPERPROF:     Starting CMU at level 3, MEM:1892.9M, EPOCH TIME: 1705795603.319770
[01/21 02:06:43    128s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1892.9M, EPOCH TIME: 1705795603.321093
[01/21 02:06:43    128s] 
[01/21 02:06:43    128s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:06:43    128s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.057, MEM:1892.9M, EPOCH TIME: 1705795603.322661
[01/21 02:06:43    128s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1892.9M, EPOCH TIME: 1705795603.322744
[01/21 02:06:43    128s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1892.9M, EPOCH TIME: 1705795603.322822
[01/21 02:06:43    128s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1892.9MB).
[01/21 02:06:43    128s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.077, MEM:1892.9M, EPOCH TIME: 1705795603.330403
[01/21 02:06:43    128s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1892.9M, EPOCH TIME: 1705795603.330518
[01/21 02:06:43    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:43    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:43    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:43    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:43    128s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.041, MEM:1892.9M, EPOCH TIME: 1705795603.371383
[01/21 02:06:43    128s] 
[01/21 02:06:43    128s] Trim Metal Layers:
[01/21 02:06:43    128s] LayerId::1 widthSet size::1
[01/21 02:06:43    128s] LayerId::2 widthSet size::1
[01/21 02:06:43    128s] LayerId::3 widthSet size::1
[01/21 02:06:43    128s] LayerId::4 widthSet size::1
[01/21 02:06:43    128s] LayerId::5 widthSet size::1
[01/21 02:06:43    128s] LayerId::6 widthSet size::1
[01/21 02:06:43    128s] LayerId::7 widthSet size::1
[01/21 02:06:43    128s] LayerId::8 widthSet size::1
[01/21 02:06:43    128s] LayerId::9 widthSet size::1
[01/21 02:06:43    128s] LayerId::10 widthSet size::1
[01/21 02:06:43    128s] LayerId::11 widthSet size::1
[01/21 02:06:43    128s] Updating RC grid for preRoute extraction ...
[01/21 02:06:43    128s] eee: pegSigSF::1.070000
[01/21 02:06:43    128s] Initializing multi-corner resistance tables ...
[01/21 02:06:43    128s] eee: l::1 avDens::0.090397 usedTrk::1708.508484 availTrk::18900.000000 sigTrk::1708.508484
[01/21 02:06:43    128s] eee: l::2 avDens::0.252555 usedTrk::4059.572376 availTrk::16074.000000 sigTrk::4059.572376
[01/21 02:06:43    128s] eee: l::3 avDens::0.278050 usedTrk::4704.613798 availTrk::16920.000000 sigTrk::4704.613798
[01/21 02:06:43    128s] eee: l::4 avDens::0.129896 usedTrk::1976.888545 availTrk::15219.000000 sigTrk::1976.888545
[01/21 02:06:43    128s] eee: l::5 avDens::0.069220 usedTrk::990.540117 availTrk::14310.000000 sigTrk::990.540117
[01/21 02:06:43    128s] eee: l::6 avDens::0.029442 usedTrk::178.727222 availTrk::6070.500000 sigTrk::178.727222
[01/21 02:06:43    128s] eee: l::7 avDens::0.027833 usedTrk::57.613860 availTrk::2070.000000 sigTrk::57.613860
[01/21 02:06:43    128s] eee: l::8 avDens::0.015431 usedTrk::46.177017 availTrk::2992.500000 sigTrk::46.177017
[01/21 02:06:43    128s] eee: l::9 avDens::0.022026 usedTrk::21.805351 availTrk::990.000000 sigTrk::21.805351
[01/21 02:06:43    128s] eee: l::10 avDens::0.069888 usedTrk::105.167280 availTrk::1504.800000 sigTrk::105.167280
[01/21 02:06:43    128s] eee: l::11 avDens::0.046768 usedTrk::149.845848 availTrk::3204.000000 sigTrk::149.845848
[01/21 02:06:43    128s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:06:43    128s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.267326 uaWl=1.000000 uaWlH=0.268624 aWlH=0.000000 lMod=0 pMax=0.823100 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:06:43    128s] 
[01/21 02:06:43    128s] Creating Lib Analyzer ...
[01/21 02:06:43    128s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/21 02:06:43    128s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/21 02:06:43    128s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:06:43    128s] 
[01/21 02:06:43    128s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:06:44    129s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:10 mem=1900.9M
[01/21 02:06:44    129s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:10 mem=1900.9M
[01/21 02:06:44    129s] Creating Lib Analyzer, finished. 
[01/21 02:06:44    129s] AAE DB initialization (MEM=1900.94 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/21 02:06:44    129s] #optDebug: fT-S <1 2 3 1 0>
[01/21 02:06:44    130s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/21 02:06:44    130s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/21 02:06:44    130s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1487.6M, totSessionCpu=0:02:10 **
[01/21 02:06:44    130s] *** optDesign -preCTS ***
[01/21 02:06:44    130s] DRC Margin: user margin 0.0; extra margin 0.2
[01/21 02:06:44    130s] Setup Target Slack: user slack 0; extra slack 0.0
[01/21 02:06:44    130s] Hold Target Slack: user slack 0
[01/21 02:06:44    130s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/21 02:06:44    130s] Type 'man IMPOPT-3195' for more detail.
[01/21 02:06:44    130s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1900.9M, EPOCH TIME: 1705795604.876029
[01/21 02:06:44    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:44    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:44    130s] 
[01/21 02:06:44    130s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:06:44    130s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.051, MEM:1900.9M, EPOCH TIME: 1705795604.926567
[01/21 02:06:44    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:44    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:44    130s] Multi-VT timing optimization disabled based on library information.
[01/21 02:06:44    130s] 
[01/21 02:06:44    130s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:06:44    130s] Deleting Lib Analyzer.
[01/21 02:06:44    130s] 
[01/21 02:06:44    130s] TimeStamp Deleting Cell Server End ...
[01/21 02:06:44    130s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/21 02:06:44    130s] 
[01/21 02:06:44    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:06:44    130s] Summary for sequential cells identification: 
[01/21 02:06:44    130s]   Identified SBFF number: 104
[01/21 02:06:44    130s]   Identified MBFF number: 0
[01/21 02:06:44    130s]   Identified SB Latch number: 0
[01/21 02:06:44    130s]   Identified MB Latch number: 0
[01/21 02:06:44    130s]   Not identified SBFF number: 16
[01/21 02:06:44    130s]   Not identified MBFF number: 0
[01/21 02:06:44    130s]   Not identified SB Latch number: 0
[01/21 02:06:44    130s]   Not identified MB Latch number: 0
[01/21 02:06:44    130s]   Number of sequential cells which are not FFs: 32
[01/21 02:06:44    130s]  Visiting view : default_emulate_view
[01/21 02:06:44    130s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:06:44    130s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:06:44    130s]  Visiting view : default_emulate_view
[01/21 02:06:44    130s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:06:44    130s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:06:44    130s] TLC MultiMap info (StdDelay):
[01/21 02:06:44    130s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:06:44    130s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:06:44    130s]  Setting StdDelay to: 38ps
[01/21 02:06:44    130s] 
[01/21 02:06:44    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:06:45    130s] 
[01/21 02:06:45    130s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:06:45    130s] 
[01/21 02:06:45    130s] TimeStamp Deleting Cell Server End ...
[01/21 02:06:45    130s] 
[01/21 02:06:45    130s] Creating Lib Analyzer ...
[01/21 02:06:45    130s] 
[01/21 02:06:45    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:06:45    130s] Summary for sequential cells identification: 
[01/21 02:06:45    130s]   Identified SBFF number: 104
[01/21 02:06:45    130s]   Identified MBFF number: 0
[01/21 02:06:45    130s]   Identified SB Latch number: 0
[01/21 02:06:45    130s]   Identified MB Latch number: 0
[01/21 02:06:45    130s]   Not identified SBFF number: 16
[01/21 02:06:45    130s]   Not identified MBFF number: 0
[01/21 02:06:45    130s]   Not identified SB Latch number: 0
[01/21 02:06:45    130s]   Not identified MB Latch number: 0
[01/21 02:06:45    130s]   Number of sequential cells which are not FFs: 32
[01/21 02:06:45    130s]  Visiting view : default_emulate_view
[01/21 02:06:45    130s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/21 02:06:45    130s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:06:45    130s]  Visiting view : default_emulate_view
[01/21 02:06:45    130s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/21 02:06:45    130s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:06:45    130s] TLC MultiMap info (StdDelay):
[01/21 02:06:45    130s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:06:45    130s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/21 02:06:45    130s]  Setting StdDelay to: 41.7ps
[01/21 02:06:45    130s] 
[01/21 02:06:45    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:06:45    130s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:06:45    130s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:06:45    130s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:06:45    130s] 
[01/21 02:06:45    130s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:06:45    130s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:11 mem=1900.9M
[01/21 02:06:45    130s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:11 mem=1900.9M
[01/21 02:06:45    130s] Creating Lib Analyzer, finished. 
[01/21 02:06:45    130s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1900.9M, EPOCH TIME: 1705795605.720883
[01/21 02:06:45    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:45    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:45    130s] All LLGs are deleted
[01/21 02:06:45    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:45    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:45    130s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1900.9M, EPOCH TIME: 1705795605.720975
[01/21 02:06:45    130s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1900.9M, EPOCH TIME: 1705795605.721048
[01/21 02:06:45    130s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1900.9M, EPOCH TIME: 1705795605.721229
[01/21 02:06:45    131s] {MMLU 0 0 10511}
[01/21 02:06:45    131s] ### Creating LA Mngr. totSessionCpu=0:02:11 mem=1900.9M
[01/21 02:06:45    131s] ### Creating LA Mngr, finished. totSessionCpu=0:02:11 mem=1900.9M
[01/21 02:06:45    131s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1900.94 MB )
[01/21 02:06:45    131s] (I)      ==================== Layers =====================
[01/21 02:06:45    131s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:45    131s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:06:45    131s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:45    131s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:06:45    131s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:06:45    131s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:06:45    131s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:06:45    131s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:06:45    131s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:06:45    131s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:06:45    131s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:06:45    131s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:06:45    131s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:06:45    131s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:06:45    131s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:06:45    131s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:06:45    131s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:06:45    131s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:06:45    131s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:06:45    131s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:06:45    131s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:06:45    131s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:06:45    131s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:06:45    131s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:06:45    131s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:06:45    131s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:45    131s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:06:45    131s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:06:45    131s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:06:45    131s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:06:45    131s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:06:45    131s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:06:45    131s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:06:45    131s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:06:45    131s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:06:45    131s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:06:45    131s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:06:45    131s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:06:45    131s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:06:45    131s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:06:45    131s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:06:45    131s] (I)      Started Import and model ( Curr Mem: 1900.94 MB )
[01/21 02:06:45    131s] (I)      Default pattern map key = picorv32_default.
[01/21 02:06:45    131s] (I)      Number of ignored instance 0
[01/21 02:06:45    131s] (I)      Number of inbound cells 0
[01/21 02:06:45    131s] (I)      Number of opened ILM blockages 0
[01/21 02:06:45    131s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/21 02:06:45    131s] (I)      numMoveCells=9604, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/21 02:06:45    131s] (I)      cell height: 3420, count: 9604
[01/21 02:06:45    131s] (I)      Number of nets = 10467 ( 44 ignored )
[01/21 02:06:45    131s] (I)      Read rows... (mem=1906.3M)
[01/21 02:06:45    131s] (I)      Done Read rows (cpu=0.000s, mem=1906.3M)
[01/21 02:06:45    131s] (I)      Identified Clock instances: Flop 1961, Clock buffer/inverter 0, Gate 0, Logic 0
[01/21 02:06:45    131s] (I)      Read module constraints... (mem=1906.3M)
[01/21 02:06:45    131s] (I)      Done Read module constraints (cpu=0.000s, mem=1906.3M)
[01/21 02:06:45    131s] (I)      == Non-default Options ==
[01/21 02:06:45    131s] (I)      Maximum routing layer                              : 11
[01/21 02:06:45    131s] (I)      Buffering-aware routing                            : true
[01/21 02:06:45    131s] (I)      Spread congestion away from blockages              : true
[01/21 02:06:45    131s] (I)      Number of threads                                  : 1
[01/21 02:06:45    131s] (I)      Overflow penalty cost                              : 10
[01/21 02:06:45    131s] (I)      Punch through distance                             : 2506.730000
[01/21 02:06:45    131s] (I)      Source-to-sink ratio                               : 0.300000
[01/21 02:06:45    131s] (I)      Method to set GCell size                           : row
[01/21 02:06:45    131s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:06:45    131s] (I)      Use row-based GCell size
[01/21 02:06:45    131s] (I)      Use row-based GCell align
[01/21 02:06:45    131s] (I)      layer 0 area = 80000
[01/21 02:06:45    131s] (I)      layer 1 area = 80000
[01/21 02:06:45    131s] (I)      layer 2 area = 80000
[01/21 02:06:45    131s] (I)      layer 3 area = 80000
[01/21 02:06:45    131s] (I)      layer 4 area = 80000
[01/21 02:06:45    131s] (I)      layer 5 area = 80000
[01/21 02:06:45    131s] (I)      layer 6 area = 80000
[01/21 02:06:45    131s] (I)      layer 7 area = 80000
[01/21 02:06:45    131s] (I)      layer 8 area = 80000
[01/21 02:06:45    131s] (I)      layer 9 area = 400000
[01/21 02:06:45    131s] (I)      layer 10 area = 400000
[01/21 02:06:45    131s] (I)      GCell unit size   : 3420
[01/21 02:06:45    131s] (I)      GCell multiplier  : 1
[01/21 02:06:45    131s] (I)      GCell row height  : 3420
[01/21 02:06:45    131s] (I)      Actual row height : 3420
[01/21 02:06:45    131s] (I)      GCell align ref   : 30000 30020
[01/21 02:06:45    131s] [NR-eGR] Track table information for default rule: 
[01/21 02:06:45    131s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:06:45    131s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:06:45    131s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:06:45    131s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:06:45    131s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:06:45    131s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:06:45    131s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:06:45    131s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:06:45    131s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:06:45    131s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:06:45    131s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:06:45    131s] (I)      ==================== Default via =====================
[01/21 02:06:45    131s] (I)      +----+------------------+----------------------------+
[01/21 02:06:45    131s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:06:45    131s] (I)      +----+------------------+----------------------------+
[01/21 02:06:45    131s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:06:45    131s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:06:45    131s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:06:45    131s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:06:45    131s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:06:45    131s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:06:45    131s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:06:45    131s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:06:45    131s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:06:45    131s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:06:45    131s] (I)      +----+------------------+----------------------------+
[01/21 02:06:45    131s] [NR-eGR] Read 4304 PG shapes
[01/21 02:06:45    131s] [NR-eGR] Read 0 clock shapes
[01/21 02:06:45    131s] [NR-eGR] Read 0 other shapes
[01/21 02:06:45    131s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:06:45    131s] [NR-eGR] #Instance Blockages : 0
[01/21 02:06:45    131s] [NR-eGR] #PG Blockages       : 4304
[01/21 02:06:45    131s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:06:45    131s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:06:45    131s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:06:45    131s] [NR-eGR] #Other Blockages    : 0
[01/21 02:06:45    131s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:06:45    131s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:06:45    131s] [NR-eGR] Read 10467 nets ( ignored 0 )
[01/21 02:06:45    131s] (I)      early_global_route_priority property id does not exist.
[01/21 02:06:45    131s] (I)      Read Num Blocks=4304  Num Prerouted Wires=0  Num CS=0
[01/21 02:06:45    131s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:45    131s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:45    131s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:45    131s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:45    131s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:45    131s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:45    131s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:06:45    131s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:06:45    131s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:06:45    131s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:06:45    131s] (I)      Number of ignored nets                =      0
[01/21 02:06:45    131s] (I)      Number of connected nets              =      0
[01/21 02:06:45    131s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:06:45    131s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/21 02:06:45    131s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:06:45    131s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:06:45    131s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:06:45    131s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:06:45    131s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:06:45    131s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:06:45    131s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:06:45    131s] (I)      Constructing bin map
[01/21 02:06:45    131s] (I)      Initialize bin information with width=6840 height=6840
[01/21 02:06:45    131s] (I)      Done constructing bin map
[01/21 02:06:45    131s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/21 02:06:45    131s] (I)      Ndr track 0 does not exist
[01/21 02:06:45    131s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:06:45    131s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:06:45    131s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:06:45    131s] (I)      Site width          :   400  (dbu)
[01/21 02:06:45    131s] (I)      Row height          :  3420  (dbu)
[01/21 02:06:45    131s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:06:45    131s] (I)      GCell width         :  3420  (dbu)
[01/21 02:06:45    131s] (I)      GCell height        :  3420  (dbu)
[01/21 02:06:45    131s] (I)      Grid                :   142   141    11
[01/21 02:06:45    131s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:06:45    131s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:06:45    131s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:06:45    131s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:06:45    131s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:06:45    131s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:06:45    131s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:06:45    131s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:06:45    131s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:06:45    131s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:06:45    131s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:06:45    131s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:06:45    131s] (I)      --------------------------------------------------------
[01/21 02:06:45    131s] 
[01/21 02:06:45    131s] [NR-eGR] ============ Routing rule table ============
[01/21 02:06:45    131s] [NR-eGR] Rule id: 0  Nets: 10467
[01/21 02:06:45    131s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:06:45    131s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:06:45    131s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:06:45    131s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:06:45    131s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:06:45    131s] [NR-eGR] ========================================
[01/21 02:06:45    131s] [NR-eGR] 
[01/21 02:06:45    131s] (I)      =============== Blocked Tracks ===============
[01/21 02:06:45    131s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:45    131s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:06:45    131s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:45    131s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:06:45    131s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:06:45    131s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:06:45    131s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:06:45    131s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:06:45    131s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:06:45    131s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:06:45    131s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:06:45    131s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:06:45    131s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:06:45    131s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:06:45    131s] (I)      +-------+---------+----------+---------------+
[01/21 02:06:45    131s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1908.88 MB )
[01/21 02:06:45    131s] (I)      Reset routing kernel
[01/21 02:06:45    131s] (I)      Started Global Routing ( Curr Mem: 1908.88 MB )
[01/21 02:06:45    131s] (I)      totalPins=38589  totalGlobalPin=37576 (97.37%)
[01/21 02:06:45    131s] (I)      total 2D Cap : 1519501 = (777654 H, 741847 V)
[01/21 02:06:45    131s] (I)      #blocked areas for congestion spreading : 0
[01/21 02:06:45    131s] [NR-eGR] Layer group 1: route 10467 net(s) in layer range [2, 11]
[01/21 02:06:45    131s] (I)      
[01/21 02:06:45    131s] (I)      ============  Phase 1a Route ============
[01/21 02:06:45    131s] (I)      Usage: 114853 = (56744 H, 58109 V) = (7.30% H, 7.83% V) = (9.703e+04um H, 9.937e+04um V)
[01/21 02:06:45    131s] (I)      
[01/21 02:06:45    131s] (I)      ============  Phase 1b Route ============
[01/21 02:06:45    131s] (I)      Usage: 114853 = (56744 H, 58109 V) = (7.30% H, 7.83% V) = (9.703e+04um H, 9.937e+04um V)
[01/21 02:06:45    131s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.963986e+05um
[01/21 02:06:45    131s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:06:45    131s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:06:45    131s] (I)      
[01/21 02:06:45    131s] (I)      ============  Phase 1c Route ============
[01/21 02:06:45    131s] (I)      Usage: 114853 = (56744 H, 58109 V) = (7.30% H, 7.83% V) = (9.703e+04um H, 9.937e+04um V)
[01/21 02:06:45    131s] (I)      
[01/21 02:06:45    131s] (I)      ============  Phase 1d Route ============
[01/21 02:06:45    131s] (I)      Usage: 114853 = (56744 H, 58109 V) = (7.30% H, 7.83% V) = (9.703e+04um H, 9.937e+04um V)
[01/21 02:06:45    131s] (I)      
[01/21 02:06:45    131s] (I)      ============  Phase 1e Route ============
[01/21 02:06:45    131s] (I)      Usage: 114853 = (56744 H, 58109 V) = (7.30% H, 7.83% V) = (9.703e+04um H, 9.937e+04um V)
[01/21 02:06:45    131s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.963986e+05um
[01/21 02:06:45    131s] (I)      
[01/21 02:06:45    131s] (I)      ============  Phase 1l Route ============
[01/21 02:06:46    131s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:06:46    131s] (I)      Layer  2:     168365     50533         2           0      169974    ( 0.00%) 
[01/21 02:06:46    131s] (I)      Layer  3:     178428     48013         1           0      178929    ( 0.00%) 
[01/21 02:06:46    131s] (I)      Layer  4:     168365     20185         0           0      169974    ( 0.00%) 
[01/21 02:06:46    131s] (I)      Layer  5:     178428      9723         0           0      178929    ( 0.00%) 
[01/21 02:06:46    131s] (I)      Layer  6:     168365      1732         0           0      169974    ( 0.00%) 
[01/21 02:06:46    131s] (I)      Layer  7:     178428       542         0           0      178929    ( 0.00%) 
[01/21 02:06:46    131s] (I)      Layer  8:     168365       401         0           0      169974    ( 0.00%) 
[01/21 02:06:46    131s] (I)      Layer  9:     177459       215         0           0      178929    ( 0.00%) 
[01/21 02:06:46    131s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:06:46    131s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:06:46    131s] (I)      Total:       1509829    131349         3       12505     1522666    ( 0.81%) 
[01/21 02:06:46    131s] (I)      
[01/21 02:06:46    131s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:06:46    131s] [NR-eGR]                        OverCon            
[01/21 02:06:46    131s] [NR-eGR]                         #Gcell     %Gcell
[01/21 02:06:46    131s] [NR-eGR]        Layer               (1)    OverCon
[01/21 02:06:46    131s] [NR-eGR] ----------------------------------------------
[01/21 02:06:46    131s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:46    131s] [NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[01/21 02:06:46    131s] [NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[01/21 02:06:46    131s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:46    131s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:46    131s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:46    131s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:46    131s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:46    131s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:46    131s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:46    131s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 02:06:46    131s] [NR-eGR] ----------------------------------------------
[01/21 02:06:46    131s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[01/21 02:06:46    131s] [NR-eGR] 
[01/21 02:06:46    131s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.23 sec, Curr Mem: 1911.88 MB )
[01/21 02:06:46    131s] (I)      total 2D Cap : 1520644 = (778037 H, 742607 V)
[01/21 02:06:46    131s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:06:46    131s] (I)      ============= Track Assignment ============
[01/21 02:06:46    131s] (I)      Started Track Assignment (1T) ( Curr Mem: 1911.88 MB )
[01/21 02:06:46    131s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 02:06:46    131s] (I)      Run Multi-thread track assignment
[01/21 02:06:46    131s] (I)      Finished Track Assignment (1T) ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1911.88 MB )
[01/21 02:06:46    131s] (I)      Started Export ( Curr Mem: 1911.88 MB )
[01/21 02:06:46    131s] [NR-eGR]                  Length (um)    Vias 
[01/21 02:06:46    131s] [NR-eGR] -------------------------------------
[01/21 02:06:46    131s] [NR-eGR]  Metal1   (1H)             0   38285 
[01/21 02:06:46    131s] [NR-eGR]  Metal2   (2V)         69533   55978 
[01/21 02:06:46    131s] [NR-eGR]  Metal3   (3H)         81301    5287 
[01/21 02:06:46    131s] [NR-eGR]  Metal4   (4V)         33896    1791 
[01/21 02:06:46    131s] [NR-eGR]  Metal5   (5H)         16683     264 
[01/21 02:06:46    131s] [NR-eGR]  Metal6   (6V)          2955      66 
[01/21 02:06:46    131s] [NR-eGR]  Metal7   (7H)           944      47 
[01/21 02:06:46    131s] [NR-eGR]  Metal8   (8V)           686      21 
[01/21 02:06:46    131s] [NR-eGR]  Metal9   (9H)           347      11 
[01/21 02:06:46    131s] [NR-eGR]  Metal10  (10V)            1       6 
[01/21 02:06:46    131s] [NR-eGR]  Metal11  (11H)            2       0 
[01/21 02:06:46    131s] [NR-eGR] -------------------------------------
[01/21 02:06:46    131s] [NR-eGR]           Total       206348  101756 
[01/21 02:06:46    131s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:06:46    131s] [NR-eGR] Total half perimeter of net bounding box: 165366um
[01/21 02:06:46    131s] [NR-eGR] Total length: 206348um, number of vias: 101756
[01/21 02:06:46    131s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:06:46    131s] [NR-eGR] Total eGR-routed clock nets wire length: 7109um, number of vias: 5679
[01/21 02:06:46    131s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:06:46    131s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1911.88 MB )
[01/21 02:06:46    131s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.75 sec, Curr Mem: 1907.88 MB )
[01/21 02:06:46    131s] (I)      ====================================== Runtime Summary =======================================
[01/21 02:06:46    131s] (I)       Step                                             %      Start     Finish      Real       CPU 
[01/21 02:06:46    131s] (I)      ----------------------------------------------------------------------------------------------
[01/21 02:06:46    131s] (I)       Early Global Route kernel                  100.00%  32.34 sec  33.09 sec  0.75 sec  0.74 sec 
[01/21 02:06:46    131s] (I)       +-Import and model                          11.17%  32.34 sec  32.43 sec  0.08 sec  0.08 sec 
[01/21 02:06:46    131s] (I)       | +-Create place DB                          4.77%  32.34 sec  32.38 sec  0.04 sec  0.04 sec 
[01/21 02:06:46    131s] (I)       | | +-Import place data                      4.76%  32.34 sec  32.38 sec  0.04 sec  0.04 sec 
[01/21 02:06:46    131s] (I)       | | | +-Read instances and placement         1.31%  32.34 sec  32.35 sec  0.01 sec  0.01 sec 
[01/21 02:06:46    131s] (I)       | | | +-Read nets                            2.78%  32.35 sec  32.38 sec  0.02 sec  0.02 sec 
[01/21 02:06:46    131s] (I)       | +-Create route DB                          5.28%  32.38 sec  32.42 sec  0.04 sec  0.04 sec 
[01/21 02:06:46    131s] (I)       | | +-Import route data (1T)                 5.22%  32.38 sec  32.42 sec  0.04 sec  0.04 sec 
[01/21 02:06:46    131s] (I)       | | | +-Read blockages ( Layer 2-11 )        0.45%  32.38 sec  32.39 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | | +-Read routing blockages             0.00%  32.38 sec  32.38 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | | +-Read instance blockages            0.21%  32.38 sec  32.39 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | | +-Read PG blockages                  0.10%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | | +-Read clock blockages               0.01%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | | +-Read other blockages               0.00%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | | +-Read halo blockages                0.01%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | | +-Read boundary cut boxes            0.00%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | +-Read blackboxes                      0.00%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | +-Read prerouted                       0.07%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | +-Read unlegalized nets                0.09%  32.39 sec  32.39 sec  0.00 sec  0.01 sec 
[01/21 02:06:46    131s] (I)       | | | +-Read nets                            0.54%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | +-Set up via pillars                   0.01%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | +-Initialize 3D grid graph             0.07%  32.40 sec  32.40 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | +-Model blockage capacity              3.03%  32.40 sec  32.42 sec  0.02 sec  0.02 sec 
[01/21 02:06:46    131s] (I)       | | | | +-Initialize 3D capacity             2.90%  32.40 sec  32.42 sec  0.02 sec  0.02 sec 
[01/21 02:06:46    131s] (I)       | +-Read aux data                            0.21%  32.42 sec  32.42 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | +-Others data preparation                  0.10%  32.42 sec  32.42 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | +-Create route kernel                      0.56%  32.42 sec  32.43 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       +-Global Routing                            31.28%  32.43 sec  32.66 sec  0.23 sec  0.24 sec 
[01/21 02:06:46    131s] (I)       | +-Initialization                           0.36%  32.43 sec  32.43 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | +-Net group 1                             29.50%  32.43 sec  32.65 sec  0.22 sec  0.22 sec 
[01/21 02:06:46    131s] (I)       | | +-Generate topology                      2.13%  32.43 sec  32.45 sec  0.02 sec  0.02 sec 
[01/21 02:06:46    131s] (I)       | | +-Phase 1a                               4.87%  32.45 sec  32.49 sec  0.04 sec  0.03 sec 
[01/21 02:06:46    131s] (I)       | | | +-Pattern routing (1T)                 4.34%  32.45 sec  32.49 sec  0.03 sec  0.03 sec 
[01/21 02:06:46    131s] (I)       | | | +-Add via demand to 2D                 0.45%  32.49 sec  32.49 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | +-Phase 1b                               0.02%  32.49 sec  32.49 sec  0.00 sec  0.01 sec 
[01/21 02:06:46    131s] (I)       | | +-Phase 1c                               0.00%  32.49 sec  32.49 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | +-Phase 1d                               0.00%  32.49 sec  32.49 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | +-Phase 1e                               0.13%  32.49 sec  32.49 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | +-Route legalization                   0.10%  32.49 sec  32.49 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | | | +-Legalize Reach Aware Violations    0.08%  32.49 sec  32.49 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | | +-Phase 1l                              21.81%  32.49 sec  32.65 sec  0.16 sec  0.16 sec 
[01/21 02:06:46    131s] (I)       | | | +-Layer assignment (1T)               21.53%  32.49 sec  32.65 sec  0.16 sec  0.16 sec 
[01/21 02:06:46    131s] (I)       | +-Clean cong LA                            0.00%  32.65 sec  32.65 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       +-Export 3D cong map                         1.04%  32.66 sec  32.67 sec  0.01 sec  0.01 sec 
[01/21 02:06:46    131s] (I)       | +-Export 2D cong map                       0.07%  32.67 sec  32.67 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       +-Extract Global 3D Wires                    0.83%  32.67 sec  32.68 sec  0.01 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       +-Track Assignment (1T)                     32.84%  32.68 sec  32.92 sec  0.25 sec  0.25 sec 
[01/21 02:06:46    131s] (I)       | +-Initialization                           0.08%  32.68 sec  32.68 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       | +-Track Assignment Kernel                 32.33%  32.68 sec  32.92 sec  0.24 sec  0.25 sec 
[01/21 02:06:46    131s] (I)       | +-Free Memory                              0.02%  32.92 sec  32.92 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       +-Export                                    21.49%  32.92 sec  33.08 sec  0.16 sec  0.16 sec 
[01/21 02:06:46    131s] (I)       | +-Export DB wires                         11.54%  32.92 sec  33.01 sec  0.09 sec  0.09 sec 
[01/21 02:06:46    131s] (I)       | | +-Export all nets                        8.80%  32.93 sec  33.00 sec  0.07 sec  0.06 sec 
[01/21 02:06:46    131s] (I)       | | +-Set wire vias                          1.97%  33.00 sec  33.01 sec  0.01 sec  0.02 sec 
[01/21 02:06:46    131s] (I)       | +-Report wirelength                        4.71%  33.01 sec  33.05 sec  0.04 sec  0.03 sec 
[01/21 02:06:46    131s] (I)       | +-Update net boxes                         4.87%  33.05 sec  33.08 sec  0.04 sec  0.04 sec 
[01/21 02:06:46    131s] (I)       | +-Update timing                            0.00%  33.08 sec  33.08 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)       +-Postprocess design                         0.22%  33.08 sec  33.08 sec  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)      ====================== Summary by functions ======================
[01/21 02:06:46    131s] (I)       Lv  Step                                   %      Real       CPU 
[01/21 02:06:46    131s] (I)      ------------------------------------------------------------------
[01/21 02:06:46    131s] (I)        0  Early Global Route kernel        100.00%  0.75 sec  0.74 sec 
[01/21 02:06:46    131s] (I)        1  Track Assignment (1T)             32.84%  0.25 sec  0.25 sec 
[01/21 02:06:46    131s] (I)        1  Global Routing                    31.28%  0.23 sec  0.24 sec 
[01/21 02:06:46    131s] (I)        1  Export                            21.49%  0.16 sec  0.16 sec 
[01/21 02:06:46    131s] (I)        1  Import and model                  11.17%  0.08 sec  0.08 sec 
[01/21 02:06:46    131s] (I)        1  Export 3D cong map                 1.04%  0.01 sec  0.01 sec 
[01/21 02:06:46    131s] (I)        1  Extract Global 3D Wires            0.83%  0.01 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        1  Postprocess design                 0.22%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        2  Track Assignment Kernel           32.33%  0.24 sec  0.25 sec 
[01/21 02:06:46    131s] (I)        2  Net group 1                       29.50%  0.22 sec  0.22 sec 
[01/21 02:06:46    131s] (I)        2  Export DB wires                   11.54%  0.09 sec  0.09 sec 
[01/21 02:06:46    131s] (I)        2  Create route DB                    5.28%  0.04 sec  0.04 sec 
[01/21 02:06:46    131s] (I)        2  Update net boxes                   4.87%  0.04 sec  0.04 sec 
[01/21 02:06:46    131s] (I)        2  Create place DB                    4.77%  0.04 sec  0.04 sec 
[01/21 02:06:46    131s] (I)        2  Report wirelength                  4.71%  0.04 sec  0.03 sec 
[01/21 02:06:46    131s] (I)        2  Create route kernel                0.56%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        2  Initialization                     0.45%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        2  Read aux data                      0.21%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        2  Others data preparation            0.10%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        2  Export 2D cong map                 0.07%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        2  Free Memory                        0.02%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        3  Phase 1l                          21.81%  0.16 sec  0.16 sec 
[01/21 02:06:46    131s] (I)        3  Export all nets                    8.80%  0.07 sec  0.06 sec 
[01/21 02:06:46    131s] (I)        3  Import route data (1T)             5.22%  0.04 sec  0.04 sec 
[01/21 02:06:46    131s] (I)        3  Phase 1a                           4.87%  0.04 sec  0.03 sec 
[01/21 02:06:46    131s] (I)        3  Import place data                  4.76%  0.04 sec  0.04 sec 
[01/21 02:06:46    131s] (I)        3  Generate topology                  2.13%  0.02 sec  0.02 sec 
[01/21 02:06:46    131s] (I)        3  Set wire vias                      1.97%  0.01 sec  0.02 sec 
[01/21 02:06:46    131s] (I)        3  Phase 1e                           0.13%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        3  Phase 1b                           0.02%  0.00 sec  0.01 sec 
[01/21 02:06:46    131s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        4  Layer assignment (1T)             21.53%  0.16 sec  0.16 sec 
[01/21 02:06:46    131s] (I)        4  Pattern routing (1T)               4.34%  0.03 sec  0.03 sec 
[01/21 02:06:46    131s] (I)        4  Read nets                          3.32%  0.02 sec  0.02 sec 
[01/21 02:06:46    131s] (I)        4  Model blockage capacity            3.03%  0.02 sec  0.02 sec 
[01/21 02:06:46    131s] (I)        4  Read instances and placement       1.31%  0.01 sec  0.01 sec 
[01/21 02:06:46    131s] (I)        4  Add via demand to 2D               0.45%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        4  Read blockages ( Layer 2-11 )      0.45%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        4  Route legalization                 0.10%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        4  Read unlegalized nets              0.09%  0.00 sec  0.01 sec 
[01/21 02:06:46    131s] (I)        4  Read prerouted                     0.07%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        4  Initialize 3D grid graph           0.07%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        5  Initialize 3D capacity             2.90%  0.02 sec  0.02 sec 
[01/21 02:06:46    131s] (I)        5  Read instance blockages            0.21%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        5  Read PG blockages                  0.10%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        5  Legalize Reach Aware Violations    0.08%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        5  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        5  Read other blockages               0.00%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[01/21 02:06:46    131s] Extraction called for design 'picorv32' of instances=9604 and nets=10653 using extraction engine 'preRoute' .
[01/21 02:06:46    131s] PreRoute RC Extraction called for design picorv32.
[01/21 02:06:46    131s] RC Extraction called in multi-corner(1) mode.
[01/21 02:06:46    131s] RCMode: PreRoute
[01/21 02:06:46    131s]       RC Corner Indexes            0   
[01/21 02:06:46    131s] Capacitance Scaling Factor   : 1.00000 
[01/21 02:06:46    131s] Resistance Scaling Factor    : 1.00000 
[01/21 02:06:46    131s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 02:06:46    131s] Clock Res. Scaling Factor    : 1.00000 
[01/21 02:06:46    131s] Shrink Factor                : 1.00000
[01/21 02:06:46    131s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 02:06:46    131s] Using Quantus QRC technology file ...
[01/21 02:06:46    131s] 
[01/21 02:06:46    131s] Trim Metal Layers:
[01/21 02:06:46    131s] LayerId::1 widthSet size::1
[01/21 02:06:46    131s] LayerId::2 widthSet size::1
[01/21 02:06:46    131s] LayerId::3 widthSet size::1
[01/21 02:06:46    131s] LayerId::4 widthSet size::1
[01/21 02:06:46    131s] LayerId::5 widthSet size::1
[01/21 02:06:46    131s] LayerId::6 widthSet size::1
[01/21 02:06:46    131s] LayerId::7 widthSet size::1
[01/21 02:06:46    131s] LayerId::8 widthSet size::1
[01/21 02:06:46    131s] LayerId::9 widthSet size::1
[01/21 02:06:46    131s] LayerId::10 widthSet size::1
[01/21 02:06:46    131s] LayerId::11 widthSet size::1
[01/21 02:06:46    131s] Updating RC grid for preRoute extraction ...
[01/21 02:06:46    131s] eee: pegSigSF::1.070000
[01/21 02:06:46    131s] Initializing multi-corner resistance tables ...
[01/21 02:06:46    131s] eee: l::1 avDens::0.090397 usedTrk::1708.508484 availTrk::18900.000000 sigTrk::1708.508484
[01/21 02:06:46    131s] eee: l::2 avDens::0.255574 usedTrk::4086.238797 availTrk::15988.500000 sigTrk::4086.238797
[01/21 02:06:46    131s] eee: l::3 avDens::0.282386 usedTrk::4777.970279 availTrk::16920.000000 sigTrk::4777.970279
[01/21 02:06:46    131s] eee: l::4 avDens::0.129555 usedTrk::2004.925211 availTrk::15475.500000 sigTrk::2004.925211
[01/21 02:06:46    131s] eee: l::5 avDens::0.069713 usedTrk::997.589328 availTrk::14310.000000 sigTrk::997.589328
[01/21 02:06:46    131s] eee: l::6 avDens::0.029357 usedTrk::180.720908 availTrk::6156.000000 sigTrk::180.720908
[01/21 02:06:46    131s] eee: l::7 avDens::0.033626 usedTrk::69.606843 availTrk::2070.000000 sigTrk::69.606843
[01/21 02:06:46    131s] eee: l::8 avDens::0.015554 usedTrk::45.216696 availTrk::2907.000000 sigTrk::45.216696
[01/21 02:06:46    131s] eee: l::9 avDens::0.021932 usedTrk::21.712631 availTrk::990.000000 sigTrk::21.712631
[01/21 02:06:46    131s] eee: l::10 avDens::0.068358 usedTrk::105.202982 availTrk::1539.000000 sigTrk::105.202982
[01/21 02:06:46    131s] eee: l::11 avDens::0.046768 usedTrk::149.845848 availTrk::3204.000000 sigTrk::149.845848
[01/21 02:06:46    131s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:06:46    131s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.269320 uaWl=1.000000 uaWlH=0.269035 aWlH=0.000000 lMod=0 pMax=0.823100 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:06:46    131s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1901.875M)
[01/21 02:06:46    131s] All LLGs are deleted
[01/21 02:06:46    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:46    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:46    131s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1901.9M, EPOCH TIME: 1705795606.712690
[01/21 02:06:46    131s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1901.9M, EPOCH TIME: 1705795606.712955
[01/21 02:06:46    131s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1901.9M, EPOCH TIME: 1705795606.715369
[01/21 02:06:46    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:46    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:46    131s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1901.9M, EPOCH TIME: 1705795606.717158
[01/21 02:06:46    131s] Max number of tech site patterns supported in site array is 256.
[01/21 02:06:46    131s] Core basic site is CoreSite
[01/21 02:06:46    132s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1901.9M, EPOCH TIME: 1705795606.750753
[01/21 02:06:46    132s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:06:46    132s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:06:46    132s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:1901.9M, EPOCH TIME: 1705795606.755029
[01/21 02:06:46    132s] Fast DP-INIT is on for default
[01/21 02:06:46    132s] Atter site array init, number of instance map data is 0.
[01/21 02:06:46    132s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:1901.9M, EPOCH TIME: 1705795606.758573
[01/21 02:06:46    132s] 
[01/21 02:06:46    132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:06:46    132s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.046, MEM:1901.9M, EPOCH TIME: 1705795606.760879
[01/21 02:06:46    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:46    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:46    132s] Starting delay calculation for Setup views
[01/21 02:06:46    132s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 02:06:46    132s] #################################################################################
[01/21 02:06:46    132s] # Design Stage: PreRoute
[01/21 02:06:46    132s] # Design Name: picorv32
[01/21 02:06:46    132s] # Design Mode: 45nm
[01/21 02:06:46    132s] # Analysis Mode: MMMC Non-OCV 
[01/21 02:06:46    132s] # Parasitics Mode: No SPEF/RCDB 
[01/21 02:06:46    132s] # Signoff Settings: SI Off 
[01/21 02:06:46    132s] #################################################################################
[01/21 02:06:47    132s] Calculate delays in Single mode...
[01/21 02:06:47    132s] Topological Sorting (REAL = 0:00:00.0, MEM = 1908.7M, InitMEM = 1907.6M)
[01/21 02:06:47    132s] Start delay calculation (fullDC) (1 T). (MEM=1908.66)
[01/21 02:06:47    132s] siFlow : Timing analysis mode is single, using late cdB files
[01/21 02:06:47    132s] Start AAE Lib Loading. (MEM=1920.17)
[01/21 02:06:47    132s] End AAE Lib Loading. (MEM=1958.33 CPU=0:00:00.0 Real=0:00:00.0)
[01/21 02:06:47    132s] End AAE Lib Interpolated Model. (MEM=1958.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:06:49    135s] Total number of fetched objects 10511
[01/21 02:06:50    135s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/21 02:06:50    135s] End delay calculation. (MEM=2051.26 CPU=0:00:02.1 REAL=0:00:03.0)
[01/21 02:06:50    135s] End delay calculation (fullDC). (MEM=2014.64 CPU=0:00:02.8 REAL=0:00:03.0)
[01/21 02:06:50    135s] *** CDM Built up (cpu=0:00:03.2  real=0:00:04.0  mem= 2014.6M) ***
[01/21 02:06:50    135s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:02:16 mem=2014.6M)
[01/21 02:06:50    135s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.762  |
|           TNS (ns):| -18.873 |
|    Violating Paths:|   32    |
|          All Paths:|  3416   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    453 (2423)    |   -2.540   |    453 (2423)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2029.9M, EPOCH TIME: 1705795610.745639
[01/21 02:06:50    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] 
[01/21 02:06:50    136s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:06:50    136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.036, MEM:2029.9M, EPOCH TIME: 1705795610.781222
[01/21 02:06:50    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] Density: 69.874%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1531.8M, totSessionCpu=0:02:16 **
[01/21 02:06:50    136s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.5/0:00:07.6 (1.0), totSession cpu/real = 0:02:16.0/0:08:10.3 (0.3), mem = 1986.9M
[01/21 02:06:50    136s] 
[01/21 02:06:50    136s] =============================================================================================
[01/21 02:06:50    136s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.35-s114_1
[01/21 02:06:50    136s] =============================================================================================
[01/21 02:06:50    136s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:06:50    136s] ---------------------------------------------------------------------------------------------
[01/21 02:06:50    136s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:06:50    136s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.5 % )     0:00:04.1 /  0:00:04.1    1.0
[01/21 02:06:50    136s] [ DrvReport              ]      1   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:06:50    136s] [ CellServerInit         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:06:50    136s] [ LibAnalyzerInit        ]      2   0:00:01.7  (  22.8 % )     0:00:01.7 /  0:00:01.7    1.0
[01/21 02:06:50    136s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:06:50    136s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:06:50    136s] [ EarlyGlobalRoute       ]      1   0:00:00.8  (  10.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/21 02:06:50    136s] [ ExtractRC              ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:06:50    136s] [ TimingUpdate           ]      1   0:00:00.4  (   5.5 % )     0:00:03.6 /  0:00:03.6    1.0
[01/21 02:06:50    136s] [ FullDelayCalc          ]      1   0:00:03.2  (  42.5 % )     0:00:03.2 /  0:00:03.2    1.0
[01/21 02:06:50    136s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:06:50    136s] [ MISC                   ]          0:00:00.8  (  10.4 % )     0:00:00.8 /  0:00:00.8    1.0
[01/21 02:06:50    136s] ---------------------------------------------------------------------------------------------
[01/21 02:06:50    136s]  InitOpt #1 TOTAL                   0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.5    1.0
[01/21 02:06:50    136s] ---------------------------------------------------------------------------------------------
[01/21 02:06:50    136s] 
[01/21 02:06:50    136s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/21 02:06:50    136s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:06:50    136s] ### Creating PhyDesignMc. totSessionCpu=0:02:16 mem=1986.9M
[01/21 02:06:50    136s] OPERPROF: Starting DPlace-Init at level 1, MEM:1986.9M, EPOCH TIME: 1705795610.791621
[01/21 02:06:50    136s] Processing tracks to init pin-track alignment.
[01/21 02:06:50    136s] z: 2, totalTracks: 1
[01/21 02:06:50    136s] z: 4, totalTracks: 1
[01/21 02:06:50    136s] z: 6, totalTracks: 1
[01/21 02:06:50    136s] z: 8, totalTracks: 1
[01/21 02:06:50    136s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:06:50    136s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1986.9M, EPOCH TIME: 1705795610.799857
[01/21 02:06:50    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] 
[01/21 02:06:50    136s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:06:50    136s] OPERPROF:     Starting CMU at level 3, MEM:1986.9M, EPOCH TIME: 1705795610.834860
[01/21 02:06:50    136s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1986.9M, EPOCH TIME: 1705795610.835793
[01/21 02:06:50    136s] 
[01/21 02:06:50    136s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:06:50    136s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1986.9M, EPOCH TIME: 1705795610.836808
[01/21 02:06:50    136s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1986.9M, EPOCH TIME: 1705795610.836861
[01/21 02:06:50    136s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1986.9M, EPOCH TIME: 1705795610.836912
[01/21 02:06:50    136s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1986.9MB).
[01/21 02:06:50    136s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:1986.9M, EPOCH TIME: 1705795610.838341
[01/21 02:06:50    136s] TotalInstCnt at PhyDesignMc Initialization: 9604
[01/21 02:06:50    136s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:16 mem=1986.9M
[01/21 02:06:50    136s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1986.9M, EPOCH TIME: 1705795610.850754
[01/21 02:06:50    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:1986.9M, EPOCH TIME: 1705795610.888102
[01/21 02:06:50    136s] TotalInstCnt at PhyDesignMc Destruction: 9604
[01/21 02:06:50    136s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:06:50    136s] ### Creating PhyDesignMc. totSessionCpu=0:02:16 mem=1986.9M
[01/21 02:06:50    136s] OPERPROF: Starting DPlace-Init at level 1, MEM:1986.9M, EPOCH TIME: 1705795610.888868
[01/21 02:06:50    136s] Processing tracks to init pin-track alignment.
[01/21 02:06:50    136s] z: 2, totalTracks: 1
[01/21 02:06:50    136s] z: 4, totalTracks: 1
[01/21 02:06:50    136s] z: 6, totalTracks: 1
[01/21 02:06:50    136s] z: 8, totalTracks: 1
[01/21 02:06:50    136s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:06:50    136s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1986.9M, EPOCH TIME: 1705795610.896890
[01/21 02:06:50    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] 
[01/21 02:06:50    136s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:06:50    136s] OPERPROF:     Starting CMU at level 3, MEM:1986.9M, EPOCH TIME: 1705795610.929085
[01/21 02:06:50    136s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1986.9M, EPOCH TIME: 1705795610.929966
[01/21 02:06:50    136s] 
[01/21 02:06:50    136s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:06:50    136s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1986.9M, EPOCH TIME: 1705795610.930960
[01/21 02:06:50    136s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1986.9M, EPOCH TIME: 1705795610.931012
[01/21 02:06:50    136s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1986.9M, EPOCH TIME: 1705795610.931064
[01/21 02:06:50    136s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1986.9MB).
[01/21 02:06:50    136s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:1986.9M, EPOCH TIME: 1705795610.932467
[01/21 02:06:50    136s] TotalInstCnt at PhyDesignMc Initialization: 9604
[01/21 02:06:50    136s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:16 mem=1986.9M
[01/21 02:06:50    136s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1986.9M, EPOCH TIME: 1705795610.946212
[01/21 02:06:50    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:50    136s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:1986.9M, EPOCH TIME: 1705795610.981340
[01/21 02:06:50    136s] TotalInstCnt at PhyDesignMc Destruction: 9604
[01/21 02:06:50    136s] *** Starting optimizing excluded clock nets MEM= 1986.9M) ***
[01/21 02:06:50    136s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1986.9M) ***
[01/21 02:06:50    136s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/21 02:06:50    136s] Begin: GigaOpt Route Type Constraints Refinement
[01/21 02:06:50    136s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:16.2/0:08:10.5 (0.3), mem = 1986.9M
[01/21 02:06:50    136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.1
[01/21 02:06:50    136s] ### Creating RouteCongInterface, started
[01/21 02:06:50    136s] ### Creating TopoMgr, started
[01/21 02:06:50    136s] ### Creating TopoMgr, finished
[01/21 02:06:50    136s] #optDebug: Start CG creation (mem=1986.9M)
[01/21 02:06:50    136s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[01/21 02:06:51    136s] (cpu=0:00:00.1, mem=2183.8M)
[01/21 02:06:51    136s]  ...processing cgPrt (cpu=0:00:00.1, mem=2183.8M)
[01/21 02:06:51    136s]  ...processing cgEgp (cpu=0:00:00.1, mem=2183.8M)
[01/21 02:06:51    136s]  ...processing cgPbk (cpu=0:00:00.1, mem=2183.8M)
[01/21 02:06:51    136s]  ...processing cgNrb(cpu=0:00:00.1, mem=2183.8M)
[01/21 02:06:51    136s]  ...processing cgObs (cpu=0:00:00.1, mem=2183.8M)
[01/21 02:06:51    136s]  ...processing cgCon (cpu=0:00:00.1, mem=2183.8M)
[01/21 02:06:51    136s]  ...processing cgPdm (cpu=0:00:00.1, mem=2183.8M)
[01/21 02:06:51    136s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2183.8M)
[01/21 02:06:51    136s] 
[01/21 02:06:51    136s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:06:51    136s] 
[01/21 02:06:51    136s] #optDebug: {0, 1.000}
[01/21 02:06:51    136s] ### Creating RouteCongInterface, finished
[01/21 02:06:51    136s] Updated routing constraints on 0 nets.
[01/21 02:06:51    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.1
[01/21 02:06:51    136s] Bottom Preferred Layer:
[01/21 02:06:51    136s]     None
[01/21 02:06:51    136s] Via Pillar Rule:
[01/21 02:06:51    136s]     None
[01/21 02:06:51    136s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:16.4/0:08:10.7 (0.3), mem = 2183.8M
[01/21 02:06:51    136s] 
[01/21 02:06:51    136s] =============================================================================================
[01/21 02:06:51    136s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.35-s114_1
[01/21 02:06:51    136s] =============================================================================================
[01/21 02:06:51    136s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:06:51    136s] ---------------------------------------------------------------------------------------------
[01/21 02:06:51    136s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  93.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:06:51    136s] [ MISC                   ]          0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 02:06:51    136s] ---------------------------------------------------------------------------------------------
[01/21 02:06:51    136s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:06:51    136s] ---------------------------------------------------------------------------------------------
[01/21 02:06:51    136s] 
[01/21 02:06:51    136s] End: GigaOpt Route Type Constraints Refinement
[01/21 02:06:51    136s] The useful skew maximum allowed delay set by user is: 1
[01/21 02:06:51    136s] Deleting Lib Analyzer.
[01/21 02:06:51    136s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:16.8/0:08:11.1 (0.3), mem = 2090.8M
[01/21 02:06:51    136s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:06:51    136s] ### Creating LA Mngr. totSessionCpu=0:02:17 mem=2090.8M
[01/21 02:06:51    136s] ### Creating LA Mngr, finished. totSessionCpu=0:02:17 mem=2090.8M
[01/21 02:06:51    136s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/21 02:06:51    136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.2
[01/21 02:06:51    136s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:06:51    136s] ### Creating PhyDesignMc. totSessionCpu=0:02:17 mem=2090.8M
[01/21 02:06:51    136s] OPERPROF: Starting DPlace-Init at level 1, MEM:2090.8M, EPOCH TIME: 1705795611.669079
[01/21 02:06:51    136s] Processing tracks to init pin-track alignment.
[01/21 02:06:51    136s] z: 2, totalTracks: 1
[01/21 02:06:51    136s] z: 4, totalTracks: 1
[01/21 02:06:51    136s] z: 6, totalTracks: 1
[01/21 02:06:51    136s] z: 8, totalTracks: 1
[01/21 02:06:51    136s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:06:51    136s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2090.8M, EPOCH TIME: 1705795611.676792
[01/21 02:06:51    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:51    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:51    136s] 
[01/21 02:06:51    136s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:06:51    136s] OPERPROF:     Starting CMU at level 3, MEM:2090.8M, EPOCH TIME: 1705795611.707205
[01/21 02:06:51    136s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2090.8M, EPOCH TIME: 1705795611.708030
[01/21 02:06:51    136s] 
[01/21 02:06:51    136s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:06:51    136s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2090.8M, EPOCH TIME: 1705795611.708936
[01/21 02:06:51    136s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2090.8M, EPOCH TIME: 1705795611.708985
[01/21 02:06:51    136s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2090.8M, EPOCH TIME: 1705795611.709030
[01/21 02:06:51    136s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2090.8MB).
[01/21 02:06:51    136s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:2090.8M, EPOCH TIME: 1705795611.710264
[01/21 02:06:51    136s] TotalInstCnt at PhyDesignMc Initialization: 9604
[01/21 02:06:51    136s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:17 mem=2090.8M
[01/21 02:06:51    137s] 
[01/21 02:06:51    137s] Footprint cell information for calculating maxBufDist
[01/21 02:06:51    137s] *info: There are 10 candidate Buffer cells
[01/21 02:06:51    137s] *info: There are 12 candidate Inverter cells
[01/21 02:06:51    137s] 
[01/21 02:06:52    137s] #optDebug: Start CG creation (mem=2090.8M)
[01/21 02:06:52    137s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/21 02:06:52    137s] (cpu=0:00:00.1, mem=2179.8M)
[01/21 02:06:52    137s]  ...processing cgPrt (cpu=0:00:00.1, mem=2179.8M)
[01/21 02:06:52    137s]  ...processing cgEgp (cpu=0:00:00.1, mem=2179.8M)
[01/21 02:06:52    137s]  ...processing cgPbk (cpu=0:00:00.1, mem=2179.8M)
[01/21 02:06:52    137s]  ...processing cgNrb(cpu=0:00:00.1, mem=2179.8M)
[01/21 02:06:52    137s]  ...processing cgObs (cpu=0:00:00.1, mem=2179.8M)
[01/21 02:06:52    137s]  ...processing cgCon (cpu=0:00:00.1, mem=2179.8M)
[01/21 02:06:52    137s]  ...processing cgPdm (cpu=0:00:00.1, mem=2179.8M)
[01/21 02:06:52    137s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2179.8M)
[01/21 02:06:52    137s] ### Creating RouteCongInterface, started
[01/21 02:06:52    137s] 
[01/21 02:06:52    137s] Creating Lib Analyzer ...
[01/21 02:06:52    137s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:06:52    137s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:06:52    137s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:06:52    137s] 
[01/21 02:06:52    137s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:06:52    137s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:18 mem=2195.8M
[01/21 02:06:52    137s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:18 mem=2195.8M
[01/21 02:06:52    137s] Creating Lib Analyzer, finished. 
[01/21 02:06:52    137s] 
[01/21 02:06:52    137s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:06:52    137s] 
[01/21 02:06:52    137s] #optDebug: {0, 1.000}
[01/21 02:06:52    137s] ### Creating RouteCongInterface, finished
[01/21 02:06:52    138s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:06:52    138s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2214.9M, EPOCH TIME: 1705795612.899529
[01/21 02:06:52    138s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2214.9M, EPOCH TIME: 1705795612.899754
[01/21 02:06:52    138s] 
[01/21 02:06:52    138s] Netlist preparation processing... 
[01/21 02:06:52    138s] Removed 0 instance
[01/21 02:06:52    138s] *info: Marking 0 isolation instances dont touch
[01/21 02:06:52    138s] *info: Marking 0 level shifter instances dont touch
[01/21 02:06:52    138s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2214.9M, EPOCH TIME: 1705795612.955393
[01/21 02:06:52    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9604).
[01/21 02:06:52    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:52    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:52    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:52    138s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:2109.9M, EPOCH TIME: 1705795612.995094
[01/21 02:06:52    138s] TotalInstCnt at PhyDesignMc Destruction: 9604
[01/21 02:06:52    138s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.2
[01/21 02:06:52    138s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:18.2/0:08:12.5 (0.3), mem = 2109.9M
[01/21 02:06:52    138s] 
[01/21 02:06:52    138s] =============================================================================================
[01/21 02:06:52    138s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.35-s114_1
[01/21 02:06:52    138s] =============================================================================================
[01/21 02:06:52    138s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:06:52    138s] ---------------------------------------------------------------------------------------------
[01/21 02:06:52    138s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  36.8 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:06:52    138s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:06:52    138s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:06:52    138s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[01/21 02:06:52    138s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.6 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:06:52    138s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  31.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:06:52    138s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/21 02:06:52    138s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:06:52    138s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:06:52    138s] [ MISC                   ]          0:00:00.3  (  19.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:06:52    138s] ---------------------------------------------------------------------------------------------
[01/21 02:06:52    138s]  SimplifyNetlist #1 TOTAL           0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/21 02:06:52    138s] ---------------------------------------------------------------------------------------------
[01/21 02:06:52    138s] 
[01/21 02:06:53    138s] Deleting Lib Analyzer.
[01/21 02:06:53    138s] Begin: GigaOpt high fanout net optimization
[01/21 02:06:53    138s] GigaOpt HFN: use maxLocalDensity 1.2
[01/21 02:06:53    138s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/21 02:06:53    138s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:18.5/0:08:12.8 (0.3), mem = 2109.9M
[01/21 02:06:53    138s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:06:53    138s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.3
[01/21 02:06:53    138s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:06:53    138s] ### Creating PhyDesignMc. totSessionCpu=0:02:19 mem=2109.9M
[01/21 02:06:53    138s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/21 02:06:53    138s] OPERPROF: Starting DPlace-Init at level 1, MEM:2109.9M, EPOCH TIME: 1705795613.320997
[01/21 02:06:53    138s] Processing tracks to init pin-track alignment.
[01/21 02:06:53    138s] z: 2, totalTracks: 1
[01/21 02:06:53    138s] z: 4, totalTracks: 1
[01/21 02:06:53    138s] z: 6, totalTracks: 1
[01/21 02:06:53    138s] z: 8, totalTracks: 1
[01/21 02:06:53    138s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:06:53    138s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2109.9M, EPOCH TIME: 1705795613.336431
[01/21 02:06:53    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:53    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:53    138s] 
[01/21 02:06:53    138s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:06:53    138s] OPERPROF:     Starting CMU at level 3, MEM:2109.9M, EPOCH TIME: 1705795613.386422
[01/21 02:06:53    138s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2109.9M, EPOCH TIME: 1705795613.387895
[01/21 02:06:53    138s] 
[01/21 02:06:53    138s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:06:53    138s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:2109.9M, EPOCH TIME: 1705795613.389499
[01/21 02:06:53    138s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2109.9M, EPOCH TIME: 1705795613.389606
[01/21 02:06:53    138s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2109.9M, EPOCH TIME: 1705795613.389689
[01/21 02:06:53    138s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2109.9MB).
[01/21 02:06:53    138s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.071, MEM:2109.9M, EPOCH TIME: 1705795613.391908
[01/21 02:06:53    138s] TotalInstCnt at PhyDesignMc Initialization: 9604
[01/21 02:06:53    138s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:19 mem=2109.9M
[01/21 02:06:53    138s] ### Creating RouteCongInterface, started
[01/21 02:06:53    138s] 
[01/21 02:06:53    138s] Creating Lib Analyzer ...
[01/21 02:06:53    138s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:06:53    138s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:06:53    138s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:06:53    138s] 
[01/21 02:06:53    138s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:06:54    139s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:20 mem=2109.9M
[01/21 02:06:54    139s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:20 mem=2109.9M
[01/21 02:06:54    139s] Creating Lib Analyzer, finished. 
[01/21 02:06:54    139s] 
[01/21 02:06:54    139s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/21 02:06:54    139s] 
[01/21 02:06:54    139s] #optDebug: {0, 1.000}
[01/21 02:06:54    139s] ### Creating RouteCongInterface, finished
[01/21 02:06:54    139s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:06:55    140s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:06:55    140s] Total-nets :: 10467, Stn-nets :: 0, ratio :: 0 %, Total-len 206348, Stn-len 0
[01/21 02:06:55    140s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2129.1M, EPOCH TIME: 1705795615.135935
[01/21 02:06:55    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:55    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:55    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:55    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:55    140s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.038, MEM:2110.1M, EPOCH TIME: 1705795615.174260
[01/21 02:06:55    140s] TotalInstCnt at PhyDesignMc Destruction: 9604
[01/21 02:06:55    140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.3
[01/21 02:06:55    140s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:02:20.4/0:08:14.7 (0.3), mem = 2110.1M
[01/21 02:06:55    140s] 
[01/21 02:06:55    140s] =============================================================================================
[01/21 02:06:55    140s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.35-s114_1
[01/21 02:06:55    140s] =============================================================================================
[01/21 02:06:55    140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:06:55    140s] ---------------------------------------------------------------------------------------------
[01/21 02:06:55    140s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  50.5 % )     0:00:01.0 /  0:00:00.9    1.0
[01/21 02:06:55    140s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:06:55    140s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   8.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:06:55    140s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.2 % )     0:00:01.0 /  0:00:01.0    1.0
[01/21 02:06:55    140s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:06:55    140s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:06:55    140s] [ MISC                   ]          0:00:00.7  (  36.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/21 02:06:55    140s] ---------------------------------------------------------------------------------------------
[01/21 02:06:55    140s]  DrvOpt #1 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[01/21 02:06:55    140s] ---------------------------------------------------------------------------------------------
[01/21 02:06:55    140s] 
[01/21 02:06:55    140s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/21 02:06:55    140s] End: GigaOpt high fanout net optimization
[01/21 02:06:55    140s] Begin: GigaOpt DRV Optimization
[01/21 02:06:55    140s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/21 02:06:55    140s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:20.4/0:08:14.7 (0.3), mem = 2110.1M
[01/21 02:06:55    140s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:06:55    140s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.4
[01/21 02:06:55    140s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:06:55    140s] ### Creating PhyDesignMc. totSessionCpu=0:02:20 mem=2110.1M
[01/21 02:06:55    140s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/21 02:06:55    140s] OPERPROF: Starting DPlace-Init at level 1, MEM:2110.1M, EPOCH TIME: 1705795615.208289
[01/21 02:06:55    140s] Processing tracks to init pin-track alignment.
[01/21 02:06:55    140s] z: 2, totalTracks: 1
[01/21 02:06:55    140s] z: 4, totalTracks: 1
[01/21 02:06:55    140s] z: 6, totalTracks: 1
[01/21 02:06:55    140s] z: 8, totalTracks: 1
[01/21 02:06:55    140s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:06:55    140s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2110.1M, EPOCH TIME: 1705795615.217723
[01/21 02:06:55    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:55    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:06:55    140s] 
[01/21 02:06:55    140s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:06:55    140s] OPERPROF:     Starting CMU at level 3, MEM:2110.1M, EPOCH TIME: 1705795615.256286
[01/21 02:06:55    140s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2110.1M, EPOCH TIME: 1705795615.257414
[01/21 02:06:55    140s] 
[01/21 02:06:55    140s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:06:55    140s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:2110.1M, EPOCH TIME: 1705795615.258622
[01/21 02:06:55    140s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2110.1M, EPOCH TIME: 1705795615.258685
[01/21 02:06:55    140s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2110.1M, EPOCH TIME: 1705795615.258749
[01/21 02:06:55    140s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2110.1MB).
[01/21 02:06:55    140s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2110.1M, EPOCH TIME: 1705795615.260409
[01/21 02:06:55    140s] TotalInstCnt at PhyDesignMc Initialization: 9604
[01/21 02:06:55    140s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:21 mem=2110.1M
[01/21 02:06:55    140s] ### Creating RouteCongInterface, started
[01/21 02:06:55    140s] 
[01/21 02:06:55    140s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/21 02:06:55    140s] 
[01/21 02:06:55    140s] #optDebug: {0, 1.000}
[01/21 02:06:55    140s] ### Creating RouteCongInterface, finished
[01/21 02:06:55    140s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:06:55    140s] [GPS-DRV] Optimizer parameters ============================= 
[01/21 02:06:55    140s] [GPS-DRV] maxDensity (design): 0.95
[01/21 02:06:55    140s] [GPS-DRV] maxLocalDensity: 1.2
[01/21 02:06:55    140s] [GPS-DRV] All active and enabled setup views
[01/21 02:06:55    140s] [GPS-DRV]     default_emulate_view
[01/21 02:06:55    140s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:06:55    140s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:06:55    140s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/21 02:06:55    140s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/21 02:06:55    140s] [GPS-DRV] timing-driven DRV settings
[01/21 02:06:55    140s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/21 02:06:55    140s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2167.3M, EPOCH TIME: 1705795615.764505
[01/21 02:06:55    140s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2167.3M, EPOCH TIME: 1705795615.764688
[01/21 02:06:55    141s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:06:55    141s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/21 02:06:55    141s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:06:55    141s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/21 02:06:55    141s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:06:55    141s] Info: violation cost 6117.933105 (cap = 0.000000, tran = 6117.933105, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:06:55    141s] |   689|  4128|    -2.60|     0|     0|     0.00|     0|     0|     0|     0|    -0.76|   -18.87|       0|       0|       0| 69.87%|          |         |
[01/21 02:07:01    146s] Info: violation cost 0.042857 (cap = 0.000000, tran = 0.042857, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:07:01    146s] |     1|     2|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.61|     0.00|     454|      24|     133| 71.79%| 0:00:06.0|  2217.5M|
[01/21 02:07:01    146s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:07:01    146s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.61|     0.00|       1|       0|       0| 71.79%| 0:00:00.0|  2217.5M|
[01/21 02:07:01    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:07:01    146s] Bottom Preferred Layer:
[01/21 02:07:01    146s]     None
[01/21 02:07:01    146s] Via Pillar Rule:
[01/21 02:07:01    146s]     None
[01/21 02:07:01    146s] 
[01/21 02:07:01    146s] *** Finish DRV Fixing (cpu=0:00:05.6 real=0:00:06.0 mem=2217.5M) ***
[01/21 02:07:01    146s] 
[01/21 02:07:01    146s] Total-nets :: 10946, Stn-nets :: 4, ratio :: 0.036543 %, Total-len 206345, Stn-len 292.63
[01/21 02:07:01    146s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2198.4M, EPOCH TIME: 1705795621.425654
[01/21 02:07:01    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10083).
[01/21 02:07:01    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:01    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:01    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:01    146s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.061, MEM:2135.4M, EPOCH TIME: 1705795621.486340
[01/21 02:07:01    146s] TotalInstCnt at PhyDesignMc Destruction: 10083
[01/21 02:07:01    146s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.4
[01/21 02:07:01    146s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:02:26.7/0:08:21.0 (0.3), mem = 2135.4M
[01/21 02:07:01    146s] 
[01/21 02:07:01    146s] =============================================================================================
[01/21 02:07:01    146s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.35-s114_1
[01/21 02:07:01    146s] =============================================================================================
[01/21 02:07:01    146s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:07:01    146s] ---------------------------------------------------------------------------------------------
[01/21 02:07:01    146s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:07:01    146s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:07:01    146s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:07:01    146s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[01/21 02:07:01    146s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[01/21 02:07:01    146s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:07:01    146s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:05.5 /  0:00:05.5    1.0
[01/21 02:07:01    146s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:05.4 /  0:00:05.4    1.0
[01/21 02:07:01    146s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:07:01    146s] [ OptEval                ]      8   0:00:02.1  (  33.5 % )     0:00:02.1 /  0:00:02.1    1.0
[01/21 02:07:01    146s] [ OptCommit              ]      8   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:07:01    146s] [ PostCommitDelayUpdate  ]      8   0:00:00.1  (   2.1 % )     0:00:02.0 /  0:00:02.0    1.0
[01/21 02:07:01    146s] [ IncrDelayCalc          ]     68   0:00:01.8  (  29.3 % )     0:00:01.8 /  0:00:01.8    1.0
[01/21 02:07:01    146s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:07:01    146s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:07:01    146s] [ IncrTimingUpdate       ]      8   0:00:00.9  (  14.9 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:07:01    146s] [ MISC                   ]          0:00:00.5  (   7.9 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:07:01    146s] ---------------------------------------------------------------------------------------------
[01/21 02:07:01    146s]  DrvOpt #2 TOTAL                    0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.3    1.0
[01/21 02:07:01    146s] ---------------------------------------------------------------------------------------------
[01/21 02:07:01    146s] 
[01/21 02:07:01    146s] End: GigaOpt DRV Optimization
[01/21 02:07:01    146s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/21 02:07:01    146s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1658.8M, totSessionCpu=0:02:27 **
[01/21 02:07:01    146s] 
[01/21 02:07:01    146s] Active setup views:
[01/21 02:07:01    146s]  default_emulate_view
[01/21 02:07:01    146s]   Dominating endpoints: 0
[01/21 02:07:01    146s]   Dominating TNS: -0.000
[01/21 02:07:01    146s] 
[01/21 02:07:01    146s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:07:01    146s] Deleting Lib Analyzer.
[01/21 02:07:01    146s] Begin: GigaOpt Global Optimization
[01/21 02:07:01    146s] *info: use new DP (enabled)
[01/21 02:07:01    146s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/21 02:07:01    146s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:07:01    146s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:27.0/0:08:21.3 (0.3), mem = 2173.6M
[01/21 02:07:01    146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.5
[01/21 02:07:01    146s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:07:01    146s] ### Creating PhyDesignMc. totSessionCpu=0:02:27 mem=2173.6M
[01/21 02:07:01    146s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/21 02:07:01    146s] OPERPROF: Starting DPlace-Init at level 1, MEM:2173.6M, EPOCH TIME: 1705795621.753370
[01/21 02:07:01    146s] Processing tracks to init pin-track alignment.
[01/21 02:07:01    146s] z: 2, totalTracks: 1
[01/21 02:07:01    146s] z: 4, totalTracks: 1
[01/21 02:07:01    146s] z: 6, totalTracks: 1
[01/21 02:07:01    146s] z: 8, totalTracks: 1
[01/21 02:07:01    146s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:07:01    147s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2173.6M, EPOCH TIME: 1705795621.768481
[01/21 02:07:01    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:01    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:01    147s] 
[01/21 02:07:01    147s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:07:01    147s] OPERPROF:     Starting CMU at level 3, MEM:2173.6M, EPOCH TIME: 1705795621.821280
[01/21 02:07:01    147s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2173.6M, EPOCH TIME: 1705795621.822925
[01/21 02:07:01    147s] 
[01/21 02:07:01    147s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:07:01    147s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:2173.6M, EPOCH TIME: 1705795621.824602
[01/21 02:07:01    147s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2173.6M, EPOCH TIME: 1705795621.824688
[01/21 02:07:01    147s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2173.6M, EPOCH TIME: 1705795621.824773
[01/21 02:07:01    147s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2173.6MB).
[01/21 02:07:01    147s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:2173.6M, EPOCH TIME: 1705795621.827039
[01/21 02:07:01    147s] TotalInstCnt at PhyDesignMc Initialization: 10083
[01/21 02:07:01    147s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:27 mem=2173.6M
[01/21 02:07:01    147s] ### Creating RouteCongInterface, started
[01/21 02:07:01    147s] 
[01/21 02:07:01    147s] Creating Lib Analyzer ...
[01/21 02:07:01    147s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:07:01    147s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:07:01    147s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:07:01    147s] 
[01/21 02:07:01    147s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:07:02    147s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:28 mem=2173.6M
[01/21 02:07:02    147s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:28 mem=2173.6M
[01/21 02:07:02    147s] Creating Lib Analyzer, finished. 
[01/21 02:07:02    147s] 
[01/21 02:07:02    147s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:07:02    147s] 
[01/21 02:07:02    147s] #optDebug: {0, 1.000}
[01/21 02:07:02    147s] ### Creating RouteCongInterface, finished
[01/21 02:07:02    147s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:07:02    148s] *info: 1 clock net excluded
[01/21 02:07:02    148s] *info: 35 no-driver nets excluded.
[01/21 02:07:03    148s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2192.7M, EPOCH TIME: 1705795623.056757
[01/21 02:07:03    148s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2192.7M, EPOCH TIME: 1705795623.056984
[01/21 02:07:03    148s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/21 02:07:03    148s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/21 02:07:03    148s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[01/21 02:07:03    148s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/21 02:07:03    148s] |   0.000|   0.000|   71.79%|   0:00:00.0| 2195.7M|default_emulate_view|       NA| NA                                          |
[01/21 02:07:03    148s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/21 02:07:03    148s] 
[01/21 02:07:03    148s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2195.7M) ***
[01/21 02:07:03    148s] 
[01/21 02:07:03    148s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2195.7M) ***
[01/21 02:07:03    148s] Bottom Preferred Layer:
[01/21 02:07:03    148s]     None
[01/21 02:07:03    148s] Via Pillar Rule:
[01/21 02:07:03    148s]     None
[01/21 02:07:03    148s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/21 02:07:03    148s] Total-nets :: 10946, Stn-nets :: 4, ratio :: 0.036543 %, Total-len 206345, Stn-len 292.63
[01/21 02:07:03    148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2176.6M, EPOCH TIME: 1705795623.440797
[01/21 02:07:03    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10083).
[01/21 02:07:03    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:03    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:03    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:03    148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.042, MEM:2136.6M, EPOCH TIME: 1705795623.483275
[01/21 02:07:03    148s] TotalInstCnt at PhyDesignMc Destruction: 10083
[01/21 02:07:03    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.5
[01/21 02:07:03    148s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:02:28.7/0:08:23.0 (0.3), mem = 2136.6M
[01/21 02:07:03    148s] 
[01/21 02:07:03    148s] =============================================================================================
[01/21 02:07:03    148s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.35-s114_1
[01/21 02:07:03    148s] =============================================================================================
[01/21 02:07:03    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:07:03    148s] ---------------------------------------------------------------------------------------------
[01/21 02:07:03    148s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:07:03    148s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  44.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/21 02:07:03    148s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:07:03    148s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:07:03    148s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:07:03    148s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.3 % )     0:00:00.8 /  0:00:00.8    1.0
[01/21 02:07:03    148s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:07:03    148s] [ TransformInit          ]      1   0:00:00.3  (  18.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:07:03    148s] [ MISC                   ]          0:00:00.3  (  17.8 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:07:03    148s] ---------------------------------------------------------------------------------------------
[01/21 02:07:03    148s]  GlobalOpt #1 TOTAL                 0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[01/21 02:07:03    148s] ---------------------------------------------------------------------------------------------
[01/21 02:07:03    148s] 
[01/21 02:07:03    148s] End: GigaOpt Global Optimization
[01/21 02:07:03    148s] *** Timing Is met
[01/21 02:07:03    148s] *** Check timing (0:00:00.0)
[01/21 02:07:03    148s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:07:03    148s] Deleting Lib Analyzer.
[01/21 02:07:03    148s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/21 02:07:03    148s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:07:03    148s] ### Creating LA Mngr. totSessionCpu=0:02:29 mem=2136.6M
[01/21 02:07:03    148s] ### Creating LA Mngr, finished. totSessionCpu=0:02:29 mem=2136.6M
[01/21 02:07:03    148s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/21 02:07:03    148s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:07:03    148s] ### Creating PhyDesignMc. totSessionCpu=0:02:29 mem=2193.8M
[01/21 02:07:03    148s] OPERPROF: Starting DPlace-Init at level 1, MEM:2193.8M, EPOCH TIME: 1705795623.541985
[01/21 02:07:03    148s] Processing tracks to init pin-track alignment.
[01/21 02:07:03    148s] z: 2, totalTracks: 1
[01/21 02:07:03    148s] z: 4, totalTracks: 1
[01/21 02:07:03    148s] z: 6, totalTracks: 1
[01/21 02:07:03    148s] z: 8, totalTracks: 1
[01/21 02:07:03    148s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:07:03    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2193.8M, EPOCH TIME: 1705795623.551001
[01/21 02:07:03    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:03    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:03    148s] 
[01/21 02:07:03    148s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:07:03    148s] OPERPROF:     Starting CMU at level 3, MEM:2193.8M, EPOCH TIME: 1705795623.585788
[01/21 02:07:03    148s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2193.8M, EPOCH TIME: 1705795623.586755
[01/21 02:07:03    148s] 
[01/21 02:07:03    148s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:07:03    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2193.8M, EPOCH TIME: 1705795623.587759
[01/21 02:07:03    148s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2193.8M, EPOCH TIME: 1705795623.587810
[01/21 02:07:03    148s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2193.8M, EPOCH TIME: 1705795623.587863
[01/21 02:07:03    148s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2193.8MB).
[01/21 02:07:03    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2193.8M, EPOCH TIME: 1705795623.589253
[01/21 02:07:03    148s] TotalInstCnt at PhyDesignMc Initialization: 10083
[01/21 02:07:03    148s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:29 mem=2193.8M
[01/21 02:07:03    148s] Begin: Area Reclaim Optimization
[01/21 02:07:03    148s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:28.9/0:08:23.2 (0.3), mem = 2193.8M
[01/21 02:07:03    148s] 
[01/21 02:07:03    148s] Creating Lib Analyzer ...
[01/21 02:07:03    148s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:07:03    148s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:07:03    148s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:07:03    148s] 
[01/21 02:07:03    148s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:07:04    149s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:29 mem=2195.8M
[01/21 02:07:04    149s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:29 mem=2195.8M
[01/21 02:07:04    149s] Creating Lib Analyzer, finished. 
[01/21 02:07:04    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.6
[01/21 02:07:04    149s] ### Creating RouteCongInterface, started
[01/21 02:07:04    149s] 
[01/21 02:07:04    149s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:07:04    149s] 
[01/21 02:07:04    149s] #optDebug: {0, 1.000}
[01/21 02:07:04    149s] ### Creating RouteCongInterface, finished
[01/21 02:07:04    149s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:07:04    149s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2195.8M, EPOCH TIME: 1705795624.361618
[01/21 02:07:04    149s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2195.8M, EPOCH TIME: 1705795624.361821
[01/21 02:07:04    149s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.79
[01/21 02:07:04    149s] +---------+---------+--------+--------+------------+--------+
[01/21 02:07:04    149s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/21 02:07:04    149s] +---------+---------+--------+--------+------------+--------+
[01/21 02:07:04    149s] |   71.79%|        -|   0.000|   0.000|   0:00:00.0| 2195.8M|
[01/21 02:07:05    150s] |   71.79%|        0|   0.000|   0.000|   0:00:01.0| 2196.8M|
[01/21 02:07:05    150s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:07:05    150s] |   71.79%|        0|   0.000|   0.000|   0:00:00.0| 2196.8M|
[01/21 02:07:05    150s] |   71.77%|        6|   0.000|   0.000|   0:00:00.0| 2216.9M|
[01/21 02:07:09    154s] |   71.41%|      195|   0.000|   0.000|   0:00:04.0| 2216.9M|
[01/21 02:07:09    154s] |   71.40%|        4|   0.000|   0.000|   0:00:00.0| 2216.9M|
[01/21 02:07:09    155s] |   71.40%|        0|   0.000|   0.000|   0:00:00.0| 2216.9M|
[01/21 02:07:09    155s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:07:09    155s] |   71.40%|        0|   0.000|   0.000|   0:00:00.0| 2216.9M|
[01/21 02:07:09    155s] +---------+---------+--------+--------+------------+--------+
[01/21 02:07:09    155s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.40
[01/21 02:07:09    155s] 
[01/21 02:07:09    155s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 0 Resize = 199 **
[01/21 02:07:09    155s] --------------------------------------------------------------
[01/21 02:07:09    155s] |                                   | Total     | Sequential |
[01/21 02:07:09    155s] --------------------------------------------------------------
[01/21 02:07:09    155s] | Num insts resized                 |     198  |      22    |
[01/21 02:07:09    155s] | Num insts undone                  |       0  |       0    |
[01/21 02:07:09    155s] | Num insts Downsized               |     198  |      22    |
[01/21 02:07:09    155s] | Num insts Samesized               |       0  |       0    |
[01/21 02:07:09    155s] | Num insts Upsized                 |       0  |       0    |
[01/21 02:07:09    155s] | Num multiple commits+uncommits    |       1  |       -    |
[01/21 02:07:09    155s] --------------------------------------------------------------
[01/21 02:07:09    155s] Bottom Preferred Layer:
[01/21 02:07:09    155s]     None
[01/21 02:07:09    155s] Via Pillar Rule:
[01/21 02:07:09    155s]     None
[01/21 02:07:09    155s] 
[01/21 02:07:09    155s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/21 02:07:09    155s] End: Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:06.0) **
[01/21 02:07:09    155s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.6
[01/21 02:07:09    155s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:02:35.2/0:08:29.4 (0.3), mem = 2216.9M
[01/21 02:07:09    155s] 
[01/21 02:07:09    155s] =============================================================================================
[01/21 02:07:09    155s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.35-s114_1
[01/21 02:07:09    155s] =============================================================================================
[01/21 02:07:09    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:07:09    155s] ---------------------------------------------------------------------------------------------
[01/21 02:07:09    155s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:07:09    155s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   8.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:07:09    155s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:07:09    155s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[01/21 02:07:09    155s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.0
[01/21 02:07:09    155s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:07:09    155s] [ OptimizationStep       ]      1   0:00:00.4  (   5.7 % )     0:00:05.4 /  0:00:05.5    1.0
[01/21 02:07:09    155s] [ OptSingleIteration     ]      7   0:00:00.2  (   2.8 % )     0:00:05.1 /  0:00:05.1    1.0
[01/21 02:07:09    155s] [ OptGetWeight           ]    226   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[01/21 02:07:09    155s] [ OptEval                ]    226   0:00:01.6  (  26.2 % )     0:00:01.6 /  0:00:01.6    1.0
[01/21 02:07:09    155s] [ OptCommit              ]    226   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[01/21 02:07:09    155s] [ PostCommitDelayUpdate  ]    226   0:00:00.2  (   2.9 % )     0:00:01.8 /  0:00:01.8    1.0
[01/21 02:07:09    155s] [ IncrDelayCalc          ]    187   0:00:01.7  (  26.6 % )     0:00:01.7 /  0:00:01.7    1.0
[01/21 02:07:09    155s] [ IncrTimingUpdate       ]     41   0:00:01.3  (  21.5 % )     0:00:01.3 /  0:00:01.4    1.0
[01/21 02:07:09    155s] [ MISC                   ]          0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:07:09    155s] ---------------------------------------------------------------------------------------------
[01/21 02:07:09    155s]  AreaOpt #1 TOTAL                   0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.3    1.0
[01/21 02:07:09    155s] ---------------------------------------------------------------------------------------------
[01/21 02:07:09    155s] 
[01/21 02:07:09    155s] Executing incremental physical updates
[01/21 02:07:09    155s] Executing incremental physical updates
[01/21 02:07:09    155s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2197.8M, EPOCH TIME: 1705795629.906311
[01/21 02:07:09    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10077).
[01/21 02:07:09    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:09    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:09    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:09    155s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.054, MEM:2140.8M, EPOCH TIME: 1705795629.960376
[01/21 02:07:09    155s] TotalInstCnt at PhyDesignMc Destruction: 10077
[01/21 02:07:09    155s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2140.82M, totSessionCpu=0:02:35).
[01/21 02:07:10    155s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2140.8M, EPOCH TIME: 1705795630.238826
[01/21 02:07:10    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:10    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:10    155s] 
[01/21 02:07:10    155s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:07:10    155s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:2140.8M, EPOCH TIME: 1705795630.290792
[01/21 02:07:10    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:10    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:10    155s] **INFO: Flow update: Design is easy to close.
[01/21 02:07:10    155s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:35.6/0:08:29.8 (0.3), mem = 2140.8M
[01/21 02:07:10    155s] 
[01/21 02:07:10    155s] *** Start incrementalPlace ***
[01/21 02:07:10    155s] User Input Parameters:
[01/21 02:07:10    155s] - Congestion Driven    : On
[01/21 02:07:10    155s] - Timing Driven        : On
[01/21 02:07:10    155s] - Area-Violation Based : On
[01/21 02:07:10    155s] - Start Rollback Level : -5
[01/21 02:07:10    155s] - Legalized            : On
[01/21 02:07:10    155s] - Window Based         : Off
[01/21 02:07:10    155s] - eDen incr mode       : Off
[01/21 02:07:10    155s] - Small incr mode      : Off
[01/21 02:07:10    155s] 
[01/21 02:07:10    155s] no activity file in design. spp won't run.
[01/21 02:07:10    155s] Effort level <high> specified for reg2reg path_group
[01/21 02:07:10    155s] No Views given, use default active views for adaptive view pruning
[01/21 02:07:10    155s] SKP will enable view:
[01/21 02:07:10    155s]   default_emulate_view
[01/21 02:07:10    155s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2142.8M, EPOCH TIME: 1705795630.734244
[01/21 02:07:10    155s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:2142.8M, EPOCH TIME: 1705795630.742514
[01/21 02:07:10    155s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2142.8M, EPOCH TIME: 1705795630.742644
[01/21 02:07:10    155s] Starting Early Global Route congestion estimation: mem = 2142.8M
[01/21 02:07:10    155s] (I)      ==================== Layers =====================
[01/21 02:07:10    155s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:07:10    155s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:07:10    155s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:07:10    155s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:07:10    155s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:07:10    155s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:07:10    155s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:07:10    155s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:07:10    155s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:07:10    155s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:07:10    155s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:07:10    155s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:07:10    155s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:07:10    155s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:07:10    155s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:07:10    155s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:07:10    155s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:07:10    155s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:07:10    155s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:07:10    155s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:07:10    155s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:07:10    155s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:07:10    155s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:07:10    155s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:07:10    155s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:07:10    155s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:07:10    155s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:07:10    155s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:07:10    155s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:07:10    155s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:07:10    155s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:07:10    155s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:07:10    155s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:07:10    155s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:07:10    155s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:07:10    155s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:07:10    155s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:07:10    155s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:07:10    155s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:07:10    155s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:07:10    155s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:07:10    155s] (I)      Started Import and model ( Curr Mem: 2142.82 MB )
[01/21 02:07:10    155s] (I)      Default pattern map key = picorv32_default.
[01/21 02:07:10    156s] (I)      == Non-default Options ==
[01/21 02:07:10    156s] (I)      Maximum routing layer                              : 11
[01/21 02:07:10    156s] (I)      Number of threads                                  : 1
[01/21 02:07:10    156s] (I)      Use non-blocking free Dbs wires                    : false
[01/21 02:07:10    156s] (I)      Method to set GCell size                           : row
[01/21 02:07:10    156s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:07:10    156s] (I)      Use row-based GCell size
[01/21 02:07:10    156s] (I)      Use row-based GCell align
[01/21 02:07:10    156s] (I)      layer 0 area = 80000
[01/21 02:07:10    156s] (I)      layer 1 area = 80000
[01/21 02:07:10    156s] (I)      layer 2 area = 80000
[01/21 02:07:10    156s] (I)      layer 3 area = 80000
[01/21 02:07:10    156s] (I)      layer 4 area = 80000
[01/21 02:07:10    156s] (I)      layer 5 area = 80000
[01/21 02:07:10    156s] (I)      layer 6 area = 80000
[01/21 02:07:10    156s] (I)      layer 7 area = 80000
[01/21 02:07:10    156s] (I)      layer 8 area = 80000
[01/21 02:07:10    156s] (I)      layer 9 area = 400000
[01/21 02:07:10    156s] (I)      layer 10 area = 400000
[01/21 02:07:10    156s] (I)      GCell unit size   : 3420
[01/21 02:07:10    156s] (I)      GCell multiplier  : 1
[01/21 02:07:10    156s] (I)      GCell row height  : 3420
[01/21 02:07:10    156s] (I)      Actual row height : 3420
[01/21 02:07:10    156s] (I)      GCell align ref   : 30000 30020
[01/21 02:07:10    156s] [NR-eGR] Track table information for default rule: 
[01/21 02:07:10    156s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:07:10    156s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:07:10    156s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:07:10    156s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:07:10    156s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:07:10    156s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:07:10    156s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:07:10    156s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:07:10    156s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:07:10    156s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:07:10    156s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:07:10    156s] (I)      ==================== Default via =====================
[01/21 02:07:10    156s] (I)      +----+------------------+----------------------------+
[01/21 02:07:10    156s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:07:10    156s] (I)      +----+------------------+----------------------------+
[01/21 02:07:10    156s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:07:10    156s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:07:10    156s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:07:10    156s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:07:10    156s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:07:10    156s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:07:10    156s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:07:10    156s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:07:10    156s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:07:10    156s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:07:10    156s] (I)      +----+------------------+----------------------------+
[01/21 02:07:10    156s] [NR-eGR] Read 4304 PG shapes
[01/21 02:07:10    156s] [NR-eGR] Read 0 clock shapes
[01/21 02:07:10    156s] [NR-eGR] Read 0 other shapes
[01/21 02:07:10    156s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:07:10    156s] [NR-eGR] #Instance Blockages : 0
[01/21 02:07:10    156s] [NR-eGR] #PG Blockages       : 4304
[01/21 02:07:10    156s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:07:10    156s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:07:10    156s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:07:10    156s] [NR-eGR] #Other Blockages    : 0
[01/21 02:07:10    156s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:07:10    156s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:07:10    156s] [NR-eGR] Read 10940 nets ( ignored 0 )
[01/21 02:07:10    156s] (I)      early_global_route_priority property id does not exist.
[01/21 02:07:10    156s] (I)      Read Num Blocks=4304  Num Prerouted Wires=0  Num CS=0
[01/21 02:07:10    156s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 0
[01/21 02:07:10    156s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[01/21 02:07:10    156s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 0
[01/21 02:07:10    156s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[01/21 02:07:10    156s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 0
[01/21 02:07:10    156s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:07:10    156s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:07:10    156s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:07:10    156s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:07:10    156s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:07:10    156s] (I)      Number of ignored nets                =      0
[01/21 02:07:10    156s] (I)      Number of connected nets              =      0
[01/21 02:07:10    156s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:07:10    156s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/21 02:07:10    156s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:07:10    156s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:07:10    156s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:07:10    156s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:07:10    156s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:07:10    156s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:07:10    156s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:07:10    156s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/21 02:07:10    156s] (I)      Ndr track 0 does not exist
[01/21 02:07:10    156s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:07:10    156s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:07:10    156s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:07:10    156s] (I)      Site width          :   400  (dbu)
[01/21 02:07:10    156s] (I)      Row height          :  3420  (dbu)
[01/21 02:07:10    156s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:07:10    156s] (I)      GCell width         :  3420  (dbu)
[01/21 02:07:10    156s] (I)      GCell height        :  3420  (dbu)
[01/21 02:07:10    156s] (I)      Grid                :   142   141    11
[01/21 02:07:10    156s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:07:10    156s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:07:10    156s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:07:10    156s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:07:10    156s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:07:10    156s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:07:10    156s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:07:10    156s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:07:10    156s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:07:10    156s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:07:10    156s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:07:10    156s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:07:10    156s] (I)      --------------------------------------------------------
[01/21 02:07:10    156s] 
[01/21 02:07:10    156s] [NR-eGR] ============ Routing rule table ============
[01/21 02:07:10    156s] [NR-eGR] Rule id: 0  Nets: 10940
[01/21 02:07:10    156s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:07:10    156s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:07:10    156s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:07:10    156s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:07:10    156s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:07:10    156s] [NR-eGR] ========================================
[01/21 02:07:10    156s] [NR-eGR] 
[01/21 02:07:10    156s] (I)      =============== Blocked Tracks ===============
[01/21 02:07:10    156s] (I)      +-------+---------+----------+---------------+
[01/21 02:07:10    156s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:07:10    156s] (I)      +-------+---------+----------+---------------+
[01/21 02:07:10    156s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:07:10    156s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:07:10    156s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:07:10    156s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:07:10    156s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:07:10    156s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:07:10    156s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:07:10    156s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:07:10    156s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:07:10    156s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:07:10    156s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:07:10    156s] (I)      +-------+---------+----------+---------------+
[01/21 02:07:10    156s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2151.93 MB )
[01/21 02:07:10    156s] (I)      Reset routing kernel
[01/21 02:07:10    156s] (I)      Started Global Routing ( Curr Mem: 2151.93 MB )
[01/21 02:07:10    156s] (I)      totalPins=39535  totalGlobalPin=38260 (96.78%)
[01/21 02:07:10    156s] (I)      total 2D Cap : 1519501 = (777654 H, 741847 V)
[01/21 02:07:10    156s] [NR-eGR] Layer group 1: route 10940 net(s) in layer range [2, 11]
[01/21 02:07:10    156s] (I)      
[01/21 02:07:10    156s] (I)      ============  Phase 1a Route ============
[01/21 02:07:10    156s] (I)      Usage: 114142 = (56328 H, 57814 V) = (7.24% H, 7.79% V) = (9.632e+04um H, 9.886e+04um V)
[01/21 02:07:10    156s] (I)      
[01/21 02:07:10    156s] (I)      ============  Phase 1b Route ============
[01/21 02:07:10    156s] (I)      Usage: 114142 = (56328 H, 57814 V) = (7.24% H, 7.79% V) = (9.632e+04um H, 9.886e+04um V)
[01/21 02:07:10    156s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.951828e+05um
[01/21 02:07:10    156s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:07:10    156s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:07:10    156s] (I)      
[01/21 02:07:10    156s] (I)      ============  Phase 1c Route ============
[01/21 02:07:10    156s] (I)      Usage: 114142 = (56328 H, 57814 V) = (7.24% H, 7.79% V) = (9.632e+04um H, 9.886e+04um V)
[01/21 02:07:10    156s] (I)      
[01/21 02:07:10    156s] (I)      ============  Phase 1d Route ============
[01/21 02:07:10    156s] (I)      Usage: 114142 = (56328 H, 57814 V) = (7.24% H, 7.79% V) = (9.632e+04um H, 9.886e+04um V)
[01/21 02:07:10    156s] (I)      
[01/21 02:07:10    156s] (I)      ============  Phase 1e Route ============
[01/21 02:07:10    156s] (I)      Usage: 114142 = (56328 H, 57814 V) = (7.24% H, 7.79% V) = (9.632e+04um H, 9.886e+04um V)
[01/21 02:07:10    156s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.951828e+05um
[01/21 02:07:10    156s] (I)      
[01/21 02:07:10    156s] (I)      ============  Phase 1l Route ============
[01/21 02:07:11    156s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:07:11    156s] (I)      Layer  2:     168365     50566         8           0      169974    ( 0.00%) 
[01/21 02:07:11    156s] (I)      Layer  3:     178428     47291         0           0      178929    ( 0.00%) 
[01/21 02:07:11    156s] (I)      Layer  4:     168365     20074         0           0      169974    ( 0.00%) 
[01/21 02:07:11    156s] (I)      Layer  5:     178428     10111         0           0      178929    ( 0.00%) 
[01/21 02:07:11    156s] (I)      Layer  6:     168365      1924         0           0      169974    ( 0.00%) 
[01/21 02:07:11    156s] (I)      Layer  7:     178428       531         0           0      178929    ( 0.00%) 
[01/21 02:07:11    156s] (I)      Layer  8:     168365       430         0           0      169974    ( 0.00%) 
[01/21 02:07:11    156s] (I)      Layer  9:     177459       240         0           0      178929    ( 0.00%) 
[01/21 02:07:11    156s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:07:11    156s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:07:11    156s] (I)      Total:       1509829    131172         8       12505     1522666    ( 0.81%) 
[01/21 02:07:11    156s] (I)      
[01/21 02:07:11    156s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:07:11    156s] [NR-eGR]                        OverCon            
[01/21 02:07:11    156s] [NR-eGR]                         #Gcell     %Gcell
[01/21 02:07:11    156s] [NR-eGR]        Layer             (1-2)    OverCon
[01/21 02:07:11    156s] [NR-eGR] ----------------------------------------------
[01/21 02:07:11    156s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 02:07:11    156s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[01/21 02:07:11    156s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 02:07:11    156s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 02:07:11    156s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 02:07:11    156s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 02:07:11    156s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 02:07:11    156s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 02:07:11    156s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 02:07:11    156s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 02:07:11    156s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 02:07:11    156s] [NR-eGR] ----------------------------------------------
[01/21 02:07:11    156s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[01/21 02:07:11    156s] [NR-eGR] 
[01/21 02:07:11    156s] (I)      Finished Global Routing ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2151.93 MB )
[01/21 02:07:11    156s] (I)      total 2D Cap : 1520644 = (778037 H, 742607 V)
[01/21 02:07:11    156s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:07:11    156s] Early Global Route congestion estimation runtime: 0.45 seconds, mem = 2151.9M
[01/21 02:07:11    156s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.450, REAL:0.451, MEM:2151.9M, EPOCH TIME: 1705795631.193663
[01/21 02:07:11    156s] OPERPROF: Starting HotSpotCal at level 1, MEM:2151.9M, EPOCH TIME: 1705795631.193757
[01/21 02:07:11    156s] [hotspot] +------------+---------------+---------------+
[01/21 02:07:11    156s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 02:07:11    156s] [hotspot] +------------+---------------+---------------+
[01/21 02:07:11    156s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 02:07:11    156s] [hotspot] +------------+---------------+---------------+
[01/21 02:07:11    156s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:07:11    156s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 02:07:11    156s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:2151.9M, EPOCH TIME: 1705795631.198271
[01/21 02:07:11    156s] 
[01/21 02:07:11    156s] === incrementalPlace Internal Loop 1 ===
[01/21 02:07:11    156s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/21 02:07:11    156s] OPERPROF: Starting IPInitSPData at level 1, MEM:2151.9M, EPOCH TIME: 1705795631.199482
[01/21 02:07:11    156s] Processing tracks to init pin-track alignment.
[01/21 02:07:11    156s] z: 2, totalTracks: 1
[01/21 02:07:11    156s] z: 4, totalTracks: 1
[01/21 02:07:11    156s] z: 6, totalTracks: 1
[01/21 02:07:11    156s] z: 8, totalTracks: 1
[01/21 02:07:11    156s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:07:11    156s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2151.9M, EPOCH TIME: 1705795631.211524
[01/21 02:07:11    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:11    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:07:11    156s] 
[01/21 02:07:11    156s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:07:11    156s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.051, MEM:2151.9M, EPOCH TIME: 1705795631.262764
[01/21 02:07:11    156s] OPERPROF:   Starting post-place ADS at level 2, MEM:2151.9M, EPOCH TIME: 1705795631.262884
[01/21 02:07:11    156s] ADSU 0.714 -> 0.714. site 132556.000 -> 132556.000. GS 13.680
[01/21 02:07:11    156s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.040, REAL:0.040, MEM:2151.9M, EPOCH TIME: 1705795631.302978
[01/21 02:07:11    156s] OPERPROF:   Starting spMPad at level 2, MEM:2149.9M, EPOCH TIME: 1705795631.303775
[01/21 02:07:11    156s] OPERPROF:     Starting spContextMPad at level 3, MEM:2149.9M, EPOCH TIME: 1705795631.304500
[01/21 02:07:11    156s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2149.9M, EPOCH TIME: 1705795631.304580
[01/21 02:07:11    156s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.004, MEM:2149.9M, EPOCH TIME: 1705795631.308096
[01/21 02:07:11    156s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2149.9M, EPOCH TIME: 1705795631.312783
[01/21 02:07:11    156s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2149.9M, EPOCH TIME: 1705795631.313380
[01/21 02:07:11    156s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2149.9M, EPOCH TIME: 1705795631.314488
[01/21 02:07:11    156s] no activity file in design. spp won't run.
[01/21 02:07:11    156s] [spp] 0
[01/21 02:07:11    156s] [adp] 0:1:1:3
[01/21 02:07:11    156s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.003, MEM:2149.9M, EPOCH TIME: 1705795631.317772
[01/21 02:07:11    156s] SP #FI/SF FL/PI 0/0 10077/0
[01/21 02:07:11    156s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.130, REAL:0.121, MEM:2149.9M, EPOCH TIME: 1705795631.320269
[01/21 02:07:11    156s] PP off. flexM 0
[01/21 02:07:11    156s] OPERPROF: Starting CDPad at level 1, MEM:2149.9M, EPOCH TIME: 1705795631.332541
[01/21 02:07:11    156s] 3DP is on.
[01/21 02:07:11    156s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[01/21 02:07:11    156s] design sh 0.116. rd 0.200
[01/21 02:07:11    156s] design sh 0.115. rd 0.200
[01/21 02:07:11    156s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/21 02:07:11    156s] design sh 0.114. rd 0.200
[01/21 02:07:11    156s] CDPadU 0.900 -> 0.795. R=0.714, N=10077, GS=1.710
[01/21 02:07:11    156s] OPERPROF: Finished CDPad at level 1, CPU:0.180, REAL:0.185, MEM:2155.9M, EPOCH TIME: 1705795631.517615
[01/21 02:07:11    156s] OPERPROF: Starting InitSKP at level 1, MEM:2155.9M, EPOCH TIME: 1705795631.517823
[01/21 02:07:11    156s] no activity file in design. spp won't run.
[01/21 02:07:12    157s] no activity file in design. spp won't run.
[01/21 02:07:12    158s] *** Finished SKP initialization (cpu=0:00:01.4, real=0:00:01.0)***
[01/21 02:07:12    158s] OPERPROF: Finished InitSKP at level 1, CPU:1.390, REAL:1.384, MEM:2164.8M, EPOCH TIME: 1705795632.901671
[01/21 02:07:12    158s] NP #FI/FS/SF FL/PI: 0/0/0 10077/0
[01/21 02:07:12    158s] no activity file in design. spp won't run.
[01/21 02:07:12    158s] 
[01/21 02:07:12    158s] AB Est...
[01/21 02:07:12    158s] OPERPROF: Starting npPlace at level 1, MEM:2170.2M, EPOCH TIME: 1705795632.932899
[01/21 02:07:12    158s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.023, MEM:2196.3M, EPOCH TIME: 1705795632.955519
[01/21 02:07:12    158s] Iteration  4: Skipped, with CDP Off
[01/21 02:07:12    158s] 
[01/21 02:07:12    158s] AB Est...
[01/21 02:07:12    158s] OPERPROF: Starting npPlace at level 1, MEM:2196.3M, EPOCH TIME: 1705795632.989839
[01/21 02:07:13    158s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.016, MEM:2197.3M, EPOCH TIME: 1705795633.006170
[01/21 02:07:13    158s] Iteration  5: Skipped, with CDP Off
[01/21 02:07:13    158s] OPERPROF: Starting npPlace at level 1, MEM:2197.3M, EPOCH TIME: 1705795633.092635
[01/21 02:07:13    158s] Starting Early Global Route supply map. mem = 2212.1M
[01/21 02:07:13    158s] (I)      ==================== Layers =====================
[01/21 02:07:13    158s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:07:13    158s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:07:13    158s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:07:13    158s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:07:13    158s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:07:13    158s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:07:13    158s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:07:13    158s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:07:13    158s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:07:13    158s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:07:13    158s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:07:13    158s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:07:13    158s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:07:13    158s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:07:13    158s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:07:13    158s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:07:13    158s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:07:13    158s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:07:13    158s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:07:13    158s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:07:13    158s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:07:13    158s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:07:13    158s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:07:13    158s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:07:13    158s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:07:13    158s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:07:13    158s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:07:13    158s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:07:13    158s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:07:13    158s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:07:13    158s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:07:13    158s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:07:13    158s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:07:13    158s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:07:13    158s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:07:13    158s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:07:13    158s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:07:13    158s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:07:13    158s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:07:13    158s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:07:13    158s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:07:13    158s] Finished Early Global Route supply map. mem = 2214.1M
[01/21 02:07:22    168s] Iteration  6: Total net bbox = 1.581e+05 (7.57e+04 8.24e+04)
[01/21 02:07:22    168s]               Est.  stn bbox = 2.095e+05 (9.35e+04 1.16e+05)
[01/21 02:07:22    168s]               cpu = 0:00:09.8 real = 0:00:09.0 mem = 2215.8M
[01/21 02:07:22    168s] OPERPROF: Finished npPlace at level 1, CPU:9.860, REAL:9.838, MEM:2215.8M, EPOCH TIME: 1705795642.930389
[01/21 02:07:22    168s] no activity file in design. spp won't run.
[01/21 02:07:22    168s] NP #FI/FS/SF FL/PI: 0/0/0 10077/0
[01/21 02:07:23    168s] no activity file in design. spp won't run.
[01/21 02:07:23    168s] OPERPROF: Starting npPlace at level 1, MEM:2215.8M, EPOCH TIME: 1705795643.107880
[01/21 02:07:39    184s] Iteration  7: Total net bbox = 1.614e+05 (7.72e+04 8.42e+04)
[01/21 02:07:39    184s]               Est.  stn bbox = 2.129e+05 (9.51e+04 1.18e+05)
[01/21 02:07:39    184s]               cpu = 0:00:16.2 real = 0:00:16.0 mem = 2203.8M
[01/21 02:07:39    184s] OPERPROF: Finished npPlace at level 1, CPU:16.220, REAL:16.143, MEM:2203.8M, EPOCH TIME: 1705795659.251195
[01/21 02:07:39    184s] Legalizing MH Cells... 0 / 0 (level 5)
[01/21 02:07:39    184s] No instances found in the vector
[01/21 02:07:39    184s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2203.8M, DRC: 0)
[01/21 02:07:39    184s] 0 (out of 0) MH cells were successfully legalized.
[01/21 02:07:39    184s] no activity file in design. spp won't run.
[01/21 02:07:39    184s] NP #FI/FS/SF FL/PI: 0/0/0 10077/0
[01/21 02:07:39    184s] no activity file in design. spp won't run.
[01/21 02:07:39    184s] OPERPROF: Starting npPlace at level 1, MEM:2203.8M, EPOCH TIME: 1705795659.444302
[01/21 02:07:59    205s] Iteration  8: Total net bbox = 1.632e+05 (7.81e+04 8.51e+04)
[01/21 02:07:59    205s]               Est.  stn bbox = 2.146e+05 (9.60e+04 1.19e+05)
[01/21 02:07:59    205s]               cpu = 0:00:20.4 real = 0:00:20.0 mem = 2199.8M
[01/21 02:07:59    205s] OPERPROF: Finished npPlace at level 1, CPU:20.460, REAL:20.418, MEM:2199.8M, EPOCH TIME: 1705795679.862244
[01/21 02:07:59    205s] Legalizing MH Cells... 0 / 0 (level 6)
[01/21 02:07:59    205s] No instances found in the vector
[01/21 02:07:59    205s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2199.8M, DRC: 0)
[01/21 02:07:59    205s] 0 (out of 0) MH cells were successfully legalized.
[01/21 02:07:59    205s] no activity file in design. spp won't run.
[01/21 02:07:59    205s] NP #FI/FS/SF FL/PI: 0/0/0 10077/0
[01/21 02:07:59    205s] no activity file in design. spp won't run.
[01/21 02:08:00    205s] OPERPROF: Starting npPlace at level 1, MEM:2199.8M, EPOCH TIME: 1705795680.035555
[01/21 02:08:35    241s] Iteration  9: Total net bbox = 1.668e+05 (7.99e+04 8.69e+04)
[01/21 02:08:35    241s]               Est.  stn bbox = 2.175e+05 (9.75e+04 1.20e+05)
[01/21 02:08:35    241s]               cpu = 0:00:35.9 real = 0:00:35.0 mem = 2217.8M
[01/21 02:08:35    241s] OPERPROF: Finished npPlace at level 1, CPU:35.960, REAL:35.883, MEM:2217.8M, EPOCH TIME: 1705795715.919041
[01/21 02:08:35    241s] Legalizing MH Cells... 0 / 0 (level 7)
[01/21 02:08:35    241s] No instances found in the vector
[01/21 02:08:35    241s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2217.8M, DRC: 0)
[01/21 02:08:35    241s] 0 (out of 0) MH cells were successfully legalized.
[01/21 02:08:35    241s] no activity file in design. spp won't run.
[01/21 02:08:35    241s] NP #FI/FS/SF FL/PI: 0/0/0 10077/0
[01/21 02:08:36    241s] no activity file in design. spp won't run.
[01/21 02:08:36    241s] OPERPROF: Starting npPlace at level 1, MEM:2217.8M, EPOCH TIME: 1705795716.117504
[01/21 02:08:36    241s] GP RA stats: MHOnly 0 nrInst 10077 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/21 02:08:40    245s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2217.8M, EPOCH TIME: 1705795720.241942
[01/21 02:08:40    245s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2217.8M, EPOCH TIME: 1705795720.242294
[01/21 02:08:40    245s] Iteration 10: Total net bbox = 1.629e+05 (7.62e+04 8.67e+04)
[01/21 02:08:40    245s]               Est.  stn bbox = 2.124e+05 (9.28e+04 1.20e+05)
[01/21 02:08:40    245s]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 2217.8M
[01/21 02:08:40    245s] OPERPROF: Finished npPlace at level 1, CPU:4.170, REAL:4.129, MEM:2217.8M, EPOCH TIME: 1705795720.246154
[01/21 02:08:40    245s] Legalizing MH Cells... 0 / 0 (level 8)
[01/21 02:08:40    245s] No instances found in the vector
[01/21 02:08:40    245s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2217.8M, DRC: 0)
[01/21 02:08:40    245s] 0 (out of 0) MH cells were successfully legalized.
[01/21 02:08:40    245s] Move report: Timing Driven Placement moves 10077 insts, mean move: 7.62 um, max move: 94.98 um 
[01/21 02:08:40    245s] 	Max move on inst (mem_addr_reg[9]): (84.60, 95.38) --> (15.26, 69.74)
[01/21 02:08:40    245s] no activity file in design. spp won't run.
[01/21 02:08:40    245s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2217.8M, EPOCH TIME: 1705795720.313038
[01/21 02:08:40    245s] Saved padding area to DB
[01/21 02:08:40    245s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2217.8M, EPOCH TIME: 1705795720.314579
[01/21 02:08:40    245s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.002, MEM:2217.8M, EPOCH TIME: 1705795720.316666
[01/21 02:08:40    245s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2217.8M, EPOCH TIME: 1705795720.322224
[01/21 02:08:40    245s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/21 02:08:40    245s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.004, MEM:2217.8M, EPOCH TIME: 1705795720.326429
[01/21 02:08:40    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:40    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:40    245s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2217.8M, EPOCH TIME: 1705795720.328062
[01/21 02:08:40    245s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2217.8M, EPOCH TIME: 1705795720.328400
[01/21 02:08:40    245s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.017, MEM:2217.8M, EPOCH TIME: 1705795720.329899
[01/21 02:08:40    245s] 
[01/21 02:08:40    245s] Finished Incremental Placement (cpu=0:01:29, real=0:01:29, mem=2217.8M)
[01/21 02:08:40    245s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/21 02:08:40    245s] Type 'man IMPSP-9025' for more detail.
[01/21 02:08:40    245s] CongRepair sets shifter mode to gplace
[01/21 02:08:40    245s] TDRefine: refinePlace mode is spiral
[01/21 02:08:40    245s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2217.8M, EPOCH TIME: 1705795720.333121
[01/21 02:08:40    245s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2217.8M, EPOCH TIME: 1705795720.333237
[01/21 02:08:40    245s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2217.8M, EPOCH TIME: 1705795720.333370
[01/21 02:08:40    245s] Processing tracks to init pin-track alignment.
[01/21 02:08:40    245s] z: 2, totalTracks: 1
[01/21 02:08:40    245s] z: 4, totalTracks: 1
[01/21 02:08:40    245s] z: 6, totalTracks: 1
[01/21 02:08:40    245s] z: 8, totalTracks: 1
[01/21 02:08:40    245s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:08:40    245s] All LLGs are deleted
[01/21 02:08:40    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:40    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:40    245s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2217.8M, EPOCH TIME: 1705795720.342624
[01/21 02:08:40    245s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.003, MEM:2217.8M, EPOCH TIME: 1705795720.345190
[01/21 02:08:40    245s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2217.8M, EPOCH TIME: 1705795720.348551
[01/21 02:08:40    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:40    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:40    245s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2217.8M, EPOCH TIME: 1705795720.350778
[01/21 02:08:40    245s] Max number of tech site patterns supported in site array is 256.
[01/21 02:08:40    245s] Core basic site is CoreSite
[01/21 02:08:40    245s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2217.8M, EPOCH TIME: 1705795720.393089
[01/21 02:08:40    245s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:08:40    245s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:08:40    245s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.004, MEM:2217.8M, EPOCH TIME: 1705795720.396950
[01/21 02:08:40    245s] Fast DP-INIT is on for default
[01/21 02:08:40    245s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:08:40    245s] Atter site array init, number of instance map data is 0.
[01/21 02:08:40    245s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.050, REAL:0.051, MEM:2217.8M, EPOCH TIME: 1705795720.401707
[01/21 02:08:40    245s] 
[01/21 02:08:40    245s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:08:40    245s] OPERPROF:         Starting CMU at level 5, MEM:2217.8M, EPOCH TIME: 1705795720.403340
[01/21 02:08:40    245s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2217.8M, EPOCH TIME: 1705795720.404704
[01/21 02:08:40    245s] 
[01/21 02:08:40    245s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:08:40    245s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.058, MEM:2217.8M, EPOCH TIME: 1705795720.406334
[01/21 02:08:40    245s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2217.8M, EPOCH TIME: 1705795720.406418
[01/21 02:08:40    245s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2217.8M, EPOCH TIME: 1705795720.406508
[01/21 02:08:40    245s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2217.8MB).
[01/21 02:08:40    245s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.075, MEM:2217.8M, EPOCH TIME: 1705795720.408802
[01/21 02:08:40    245s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.076, MEM:2217.8M, EPOCH TIME: 1705795720.408875
[01/21 02:08:40    245s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.2
[01/21 02:08:40    245s] OPERPROF:   Starting RefinePlace at level 2, MEM:2217.8M, EPOCH TIME: 1705795720.408972
[01/21 02:08:40    245s] *** Starting refinePlace (0:04:06 mem=2217.8M) ***
[01/21 02:08:40    245s] Total net bbox length = 1.661e+05 (7.826e+04 8.783e+04) (ext = 1.130e+04)
[01/21 02:08:40    245s] 
[01/21 02:08:40    245s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:08:40    245s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:08:40    245s] (I)      Default pattern map key = picorv32_default.
[01/21 02:08:40    245s] (I)      Default pattern map key = picorv32_default.
[01/21 02:08:40    245s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2217.8M, EPOCH TIME: 1705795720.434058
[01/21 02:08:40    245s] Starting refinePlace ...
[01/21 02:08:40    245s] (I)      Default pattern map key = picorv32_default.
[01/21 02:08:40    245s] (I)      Default pattern map key = picorv32_default.
[01/21 02:08:40    245s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2217.8M, EPOCH TIME: 1705795720.470514
[01/21 02:08:40    245s] DDP initSite1 nrRow 124 nrJob 124
[01/21 02:08:40    245s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2217.8M, EPOCH TIME: 1705795720.470710
[01/21 02:08:40    245s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2217.8M, EPOCH TIME: 1705795720.470978
[01/21 02:08:40    245s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2217.8M, EPOCH TIME: 1705795720.471054
[01/21 02:08:40    245s] DDP markSite nrRow 124 nrJob 124
[01/21 02:08:40    245s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2217.8M, EPOCH TIME: 1705795720.471549
[01/21 02:08:40    245s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2217.8M, EPOCH TIME: 1705795720.471626
[01/21 02:08:40    245s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/21 02:08:40    245s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2217.8M, EPOCH TIME: 1705795720.480227
[01/21 02:08:40    245s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2217.8M, EPOCH TIME: 1705795720.480323
[01/21 02:08:40    245s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.003, MEM:2217.8M, EPOCH TIME: 1705795720.483150
[01/21 02:08:40    245s] ** Cut row section cpu time 0:00:00.0.
[01/21 02:08:40    245s]  ** Cut row section real time 0:00:00.0.
[01/21 02:08:40    245s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.003, MEM:2217.8M, EPOCH TIME: 1705795720.483263
[01/21 02:08:40    246s]   Spread Effort: high, pre-route mode, useDDP on.
[01/21 02:08:40    246s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2217.8MB) @(0:04:06 - 0:04:06).
[01/21 02:08:40    246s] Move report: preRPlace moves 9664 insts, mean move: 0.09 um, max move: 2.12 um 
[01/21 02:08:40    246s] 	Max move on inst (g189863): (57.52, 28.23) --> (58.40, 26.98)
[01/21 02:08:40    246s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI211X1
[01/21 02:08:40    246s] wireLenOptFixPriorityInst 0 inst fixed
[01/21 02:08:40    246s] Placement tweakage begins.
[01/21 02:08:40    246s] wire length = 1.998e+05
[01/21 02:08:41    247s] wire length = 1.988e+05
[01/21 02:08:41    247s] Placement tweakage ends.
[01/21 02:08:41    247s] Move report: tweak moves 1666 insts, mean move: 2.04 um, max move: 26.20 um 
[01/21 02:08:41    247s] 	Max move on inst (pcpi_insn_reg[7]): (81.60, 16.72) --> (107.80, 16.72)
[01/21 02:08:41    247s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=2222.7MB) @(0:04:06 - 0:04:07).
[01/21 02:08:41    247s] 
[01/21 02:08:41    247s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:08:42    247s] Move report: legalization moves 556 insts, mean move: 2.12 um, max move: 30.47 um spiral
[01/21 02:08:42    247s] 	Max move on inst (FE_OFC135_genblk1_pcpi_mul_rs1_10): (55.69, 167.17) --> (65.60, 187.72)
[01/21 02:08:42    247s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:08:42    247s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:08:42    247s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2222.7MB) @(0:04:07 - 0:04:08).
[01/21 02:08:42    247s] Move report: Detail placement moves 10077 insts, mean move: 0.52 um, max move: 30.47 um 
[01/21 02:08:42    247s] 	Max move on inst (FE_OFC135_genblk1_pcpi_mul_rs1_10): (55.69, 167.17) --> (65.60, 187.72)
[01/21 02:08:42    247s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2222.7MB
[01/21 02:08:42    247s] Statistics of distance of Instance movement in refine placement:
[01/21 02:08:42    247s]   maximum (X+Y) =        30.47 um
[01/21 02:08:42    247s]   inst (FE_OFC135_genblk1_pcpi_mul_rs1_10) with max move: (55.686, 167.166) -> (65.6, 187.72)
[01/21 02:08:42    247s]   mean    (X+Y) =         0.52 um
[01/21 02:08:42    247s] Summary Report:
[01/21 02:08:42    247s] Instances move: 10077 (out of 10077 movable)
[01/21 02:08:42    247s] Instances flipped: 0
[01/21 02:08:42    247s] Mean displacement: 0.52 um
[01/21 02:08:42    247s] Max displacement: 30.47 um (Instance: FE_OFC135_genblk1_pcpi_mul_rs1_10) (55.686, 167.166) -> (65.6, 187.72)
[01/21 02:08:42    247s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/21 02:08:42    247s] Total instances moved : 10077
[01/21 02:08:42    247s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.610, REAL:1.595, MEM:2222.7M, EPOCH TIME: 1705795722.028992
[01/21 02:08:42    247s] Total net bbox length = 1.667e+05 (7.827e+04 8.840e+04) (ext = 1.126e+04)
[01/21 02:08:42    247s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2222.7MB
[01/21 02:08:42    247s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=2222.7MB) @(0:04:06 - 0:04:08).
[01/21 02:08:42    247s] *** Finished refinePlace (0:04:08 mem=2222.7M) ***
[01/21 02:08:42    247s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.2
[01/21 02:08:42    247s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.640, REAL:1.628, MEM:2222.7M, EPOCH TIME: 1705795722.036899
[01/21 02:08:42    247s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2222.7M, EPOCH TIME: 1705795722.036995
[01/21 02:08:42    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10077).
[01/21 02:08:42    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:42    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:42    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:42    247s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.053, MEM:2202.7M, EPOCH TIME: 1705795722.090399
[01/21 02:08:42    247s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.770, REAL:1.758, MEM:2202.7M, EPOCH TIME: 1705795722.090635
[01/21 02:08:42    247s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2202.7M, EPOCH TIME: 1705795722.091518
[01/21 02:08:42    247s] Starting Early Global Route congestion estimation: mem = 2202.7M
[01/21 02:08:42    247s] (I)      ==================== Layers =====================
[01/21 02:08:42    247s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:08:42    247s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:08:42    247s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:08:42    247s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:08:42    247s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:08:42    247s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:08:42    247s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:08:42    247s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:08:42    247s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:08:42    247s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:08:42    247s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:08:42    247s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:08:42    247s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:08:42    247s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:08:42    247s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:08:42    247s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:08:42    247s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:08:42    247s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:08:42    247s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:08:42    247s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:08:42    247s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:08:42    247s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:08:42    247s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:08:42    247s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:08:42    247s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:08:42    247s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:08:42    247s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:08:42    247s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:08:42    247s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:08:42    247s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:08:42    247s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:08:42    247s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:08:42    247s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:08:42    247s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:08:42    247s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:08:42    247s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:08:42    247s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:08:42    247s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:08:42    247s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:08:42    247s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:08:42    247s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:08:42    247s] (I)      Started Import and model ( Curr Mem: 2202.67 MB )
[01/21 02:08:42    247s] (I)      Default pattern map key = picorv32_default.
[01/21 02:08:42    247s] (I)      == Non-default Options ==
[01/21 02:08:42    247s] (I)      Maximum routing layer                              : 11
[01/21 02:08:42    247s] (I)      Number of threads                                  : 1
[01/21 02:08:42    247s] (I)      Use non-blocking free Dbs wires                    : false
[01/21 02:08:42    247s] (I)      Method to set GCell size                           : row
[01/21 02:08:42    247s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:08:42    247s] (I)      Use row-based GCell size
[01/21 02:08:42    247s] (I)      Use row-based GCell align
[01/21 02:08:42    247s] (I)      layer 0 area = 80000
[01/21 02:08:42    247s] (I)      layer 1 area = 80000
[01/21 02:08:42    247s] (I)      layer 2 area = 80000
[01/21 02:08:42    247s] (I)      layer 3 area = 80000
[01/21 02:08:42    247s] (I)      layer 4 area = 80000
[01/21 02:08:42    247s] (I)      layer 5 area = 80000
[01/21 02:08:42    247s] (I)      layer 6 area = 80000
[01/21 02:08:42    247s] (I)      layer 7 area = 80000
[01/21 02:08:42    247s] (I)      layer 8 area = 80000
[01/21 02:08:42    247s] (I)      layer 9 area = 400000
[01/21 02:08:42    247s] (I)      layer 10 area = 400000
[01/21 02:08:42    247s] (I)      GCell unit size   : 3420
[01/21 02:08:42    247s] (I)      GCell multiplier  : 1
[01/21 02:08:42    247s] (I)      GCell row height  : 3420
[01/21 02:08:42    247s] (I)      Actual row height : 3420
[01/21 02:08:42    247s] (I)      GCell align ref   : 30000 30020
[01/21 02:08:42    247s] [NR-eGR] Track table information for default rule: 
[01/21 02:08:42    247s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:08:42    247s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:08:42    247s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:08:42    247s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:08:42    247s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:08:42    247s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:08:42    247s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:08:42    247s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:08:42    247s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:08:42    247s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:08:42    247s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:08:42    247s] (I)      ==================== Default via =====================
[01/21 02:08:42    247s] (I)      +----+------------------+----------------------------+
[01/21 02:08:42    247s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:08:42    247s] (I)      +----+------------------+----------------------------+
[01/21 02:08:42    247s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:08:42    247s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:08:42    247s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:08:42    247s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:08:42    247s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:08:42    247s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:08:42    247s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:08:42    247s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:08:42    247s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:08:42    247s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:08:42    247s] (I)      +----+------------------+----------------------------+
[01/21 02:08:42    247s] [NR-eGR] Read 4304 PG shapes
[01/21 02:08:42    247s] [NR-eGR] Read 0 clock shapes
[01/21 02:08:42    247s] [NR-eGR] Read 0 other shapes
[01/21 02:08:42    247s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:08:42    247s] [NR-eGR] #Instance Blockages : 0
[01/21 02:08:42    247s] [NR-eGR] #PG Blockages       : 4304
[01/21 02:08:42    247s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:08:42    247s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:08:42    247s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:08:42    247s] [NR-eGR] #Other Blockages    : 0
[01/21 02:08:42    247s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:08:42    247s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:08:42    247s] [NR-eGR] Read 10940 nets ( ignored 0 )
[01/21 02:08:42    247s] (I)      early_global_route_priority property id does not exist.
[01/21 02:08:42    247s] (I)      Read Num Blocks=4304  Num Prerouted Wires=0  Num CS=0
[01/21 02:08:42    247s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 0
[01/21 02:08:42    247s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[01/21 02:08:42    247s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 0
[01/21 02:08:42    247s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[01/21 02:08:42    247s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 0
[01/21 02:08:42    247s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:08:42    247s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:08:42    247s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:08:42    247s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:08:42    247s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:08:42    247s] (I)      Number of ignored nets                =      0
[01/21 02:08:42    247s] (I)      Number of connected nets              =      0
[01/21 02:08:42    247s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:08:42    247s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/21 02:08:42    247s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:08:42    247s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:08:42    247s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:08:42    247s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:08:42    247s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:08:42    247s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:08:42    247s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:08:42    247s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/21 02:08:42    247s] (I)      Ndr track 0 does not exist
[01/21 02:08:42    247s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:08:42    247s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:08:42    247s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:08:42    247s] (I)      Site width          :   400  (dbu)
[01/21 02:08:42    247s] (I)      Row height          :  3420  (dbu)
[01/21 02:08:42    247s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:08:42    247s] (I)      GCell width         :  3420  (dbu)
[01/21 02:08:42    247s] (I)      GCell height        :  3420  (dbu)
[01/21 02:08:42    247s] (I)      Grid                :   142   141    11
[01/21 02:08:42    247s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:08:42    247s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:08:42    247s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:08:42    247s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:08:42    247s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:08:42    247s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:08:42    247s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:08:42    247s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:08:42    247s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:08:42    247s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:08:42    247s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:08:42    247s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:08:42    247s] (I)      --------------------------------------------------------
[01/21 02:08:42    247s] 
[01/21 02:08:42    247s] [NR-eGR] ============ Routing rule table ============
[01/21 02:08:42    247s] [NR-eGR] Rule id: 0  Nets: 10940
[01/21 02:08:42    247s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:08:42    247s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:08:42    247s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:08:42    247s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:08:42    247s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:08:42    247s] [NR-eGR] ========================================
[01/21 02:08:42    247s] [NR-eGR] 
[01/21 02:08:42    247s] (I)      =============== Blocked Tracks ===============
[01/21 02:08:42    247s] (I)      +-------+---------+----------+---------------+
[01/21 02:08:42    247s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:08:42    247s] (I)      +-------+---------+----------+---------------+
[01/21 02:08:42    247s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:08:42    247s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:08:42    247s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:08:42    247s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:08:42    247s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:08:42    247s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:08:42    247s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:08:42    247s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:08:42    247s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:08:42    247s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:08:42    247s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:08:42    247s] (I)      +-------+---------+----------+---------------+
[01/21 02:08:42    247s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2206.79 MB )
[01/21 02:08:42    247s] (I)      Reset routing kernel
[01/21 02:08:42    247s] (I)      Started Global Routing ( Curr Mem: 2206.79 MB )
[01/21 02:08:42    247s] (I)      totalPins=39535  totalGlobalPin=38360 (97.03%)
[01/21 02:08:42    247s] (I)      total 2D Cap : 1519501 = (777654 H, 741847 V)
[01/21 02:08:42    247s] [NR-eGR] Layer group 1: route 10940 net(s) in layer range [2, 11]
[01/21 02:08:42    247s] (I)      
[01/21 02:08:42    247s] (I)      ============  Phase 1a Route ============
[01/21 02:08:42    247s] (I)      Usage: 112366 = (54097 H, 58269 V) = (6.96% H, 7.85% V) = (9.251e+04um H, 9.964e+04um V)
[01/21 02:08:42    247s] (I)      
[01/21 02:08:42    247s] (I)      ============  Phase 1b Route ============
[01/21 02:08:42    247s] (I)      Usage: 112366 = (54097 H, 58269 V) = (6.96% H, 7.85% V) = (9.251e+04um H, 9.964e+04um V)
[01/21 02:08:42    247s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.921459e+05um
[01/21 02:08:42    247s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:08:42    247s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:08:42    247s] (I)      
[01/21 02:08:42    247s] (I)      ============  Phase 1c Route ============
[01/21 02:08:42    247s] (I)      Usage: 112366 = (54097 H, 58269 V) = (6.96% H, 7.85% V) = (9.251e+04um H, 9.964e+04um V)
[01/21 02:08:42    247s] (I)      
[01/21 02:08:42    247s] (I)      ============  Phase 1d Route ============
[01/21 02:08:42    247s] (I)      Usage: 112366 = (54097 H, 58269 V) = (6.96% H, 7.85% V) = (9.251e+04um H, 9.964e+04um V)
[01/21 02:08:42    247s] (I)      
[01/21 02:08:42    247s] (I)      ============  Phase 1e Route ============
[01/21 02:08:42    247s] (I)      Usage: 112366 = (54097 H, 58269 V) = (6.96% H, 7.85% V) = (9.251e+04um H, 9.964e+04um V)
[01/21 02:08:42    247s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.921459e+05um
[01/21 02:08:42    247s] (I)      
[01/21 02:08:42    247s] (I)      ============  Phase 1l Route ============
[01/21 02:08:42    247s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:08:42    247s] (I)      Layer  2:     168365     50346         5           0      169974    ( 0.00%) 
[01/21 02:08:42    247s] (I)      Layer  3:     178428     46455         1           0      178929    ( 0.00%) 
[01/21 02:08:42    247s] (I)      Layer  4:     168365     21013         0           0      169974    ( 0.00%) 
[01/21 02:08:42    247s] (I)      Layer  5:     178428      9243         0           0      178929    ( 0.00%) 
[01/21 02:08:42    247s] (I)      Layer  6:     168365      1940         0           0      169974    ( 0.00%) 
[01/21 02:08:42    247s] (I)      Layer  7:     178428       235         0           0      178929    ( 0.00%) 
[01/21 02:08:42    247s] (I)      Layer  8:     168365       205         0           0      169974    ( 0.00%) 
[01/21 02:08:42    247s] (I)      Layer  9:     177459       112         0           0      178929    ( 0.00%) 
[01/21 02:08:42    247s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:08:42    247s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:08:42    247s] (I)      Total:       1509829    129554         6       12505     1522666    ( 0.81%) 
[01/21 02:08:42    247s] (I)      
[01/21 02:08:42    247s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:08:42    247s] [NR-eGR]                        OverCon            
[01/21 02:08:42    247s] [NR-eGR]                         #Gcell     %Gcell
[01/21 02:08:42    247s] [NR-eGR]        Layer               (1)    OverCon
[01/21 02:08:42    247s] [NR-eGR] ----------------------------------------------
[01/21 02:08:42    247s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 02:08:42    247s] [NR-eGR]  Metal2 ( 2)         5( 0.03%)   ( 0.03%) 
[01/21 02:08:42    247s] [NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[01/21 02:08:42    247s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 02:08:42    247s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 02:08:42    247s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 02:08:42    247s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 02:08:42    247s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 02:08:42    247s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 02:08:42    247s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 02:08:42    247s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 02:08:42    247s] [NR-eGR] ----------------------------------------------
[01/21 02:08:42    247s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[01/21 02:08:42    247s] [NR-eGR] 
[01/21 02:08:42    247s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 2206.79 MB )
[01/21 02:08:42    247s] (I)      total 2D Cap : 1520644 = (778037 H, 742607 V)
[01/21 02:08:42    247s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:08:42    247s] Early Global Route congestion estimation runtime: 0.41 seconds, mem = 2206.8M
[01/21 02:08:42    247s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.400, REAL:0.408, MEM:2206.8M, EPOCH TIME: 1705795722.499666
[01/21 02:08:42    247s] OPERPROF: Starting HotSpotCal at level 1, MEM:2206.8M, EPOCH TIME: 1705795722.499754
[01/21 02:08:42    247s] [hotspot] +------------+---------------+---------------+
[01/21 02:08:42    247s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 02:08:42    247s] [hotspot] +------------+---------------+---------------+
[01/21 02:08:42    247s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 02:08:42    247s] [hotspot] +------------+---------------+---------------+
[01/21 02:08:42    247s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:08:42    247s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 02:08:42    247s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:2206.8M, EPOCH TIME: 1705795722.504274
[01/21 02:08:42    247s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2206.8M, EPOCH TIME: 1705795722.505706
[01/21 02:08:42    247s] Starting Early Global Route wiring: mem = 2206.8M
[01/21 02:08:42    248s] (I)      ============= Track Assignment ============
[01/21 02:08:42    248s] (I)      Started Track Assignment (1T) ( Curr Mem: 2206.79 MB )
[01/21 02:08:42    248s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 02:08:42    248s] (I)      Run Multi-thread track assignment
[01/21 02:08:42    248s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 2206.79 MB )
[01/21 02:08:42    248s] (I)      Started Export ( Curr Mem: 2206.79 MB )
[01/21 02:08:42    248s] [NR-eGR]                  Length (um)    Vias 
[01/21 02:08:42    248s] [NR-eGR] -------------------------------------
[01/21 02:08:42    248s] [NR-eGR]  Metal1   (1H)             0   39231 
[01/21 02:08:42    248s] [NR-eGR]  Metal2   (2V)         68513   57102 
[01/21 02:08:42    248s] [NR-eGR]  Metal3   (3H)         78436    5816 
[01/21 02:08:42    248s] [NR-eGR]  Metal4   (4V)         35280    1837 
[01/21 02:08:42    248s] [NR-eGR]  Metal5   (5H)         15823     233 
[01/21 02:08:42    248s] [NR-eGR]  Metal6   (6V)          3337      60 
[01/21 02:08:42    248s] [NR-eGR]  Metal7   (7H)           423      38 
[01/21 02:08:42    248s] [NR-eGR]  Metal8   (8V)           358      21 
[01/21 02:08:42    248s] [NR-eGR]  Metal9   (9H)           174      11 
[01/21 02:08:42    248s] [NR-eGR]  Metal10  (10V)            2       6 
[01/21 02:08:42    248s] [NR-eGR]  Metal11  (11H)            7       0 
[01/21 02:08:42    248s] [NR-eGR] -------------------------------------
[01/21 02:08:42    248s] [NR-eGR]           Total       202352  104355 
[01/21 02:08:42    248s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:08:42    248s] [NR-eGR] Total half perimeter of net bounding box: 166669um
[01/21 02:08:42    248s] [NR-eGR] Total length: 202352um, number of vias: 104355
[01/21 02:08:42    248s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:08:42    248s] [NR-eGR] Total eGR-routed clock nets wire length: 6813um, number of vias: 5615
[01/21 02:08:42    248s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:08:42    248s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2206.79 MB )
[01/21 02:08:42    248s] Early Global Route wiring runtime: 0.45 seconds, mem = 2202.8M
[01/21 02:08:42    248s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.450, REAL:0.453, MEM:2202.8M, EPOCH TIME: 1705795722.959103
[01/21 02:08:42    248s] 0 delay mode for cte disabled.
[01/21 02:08:42    248s] SKP cleared!
[01/21 02:08:42    248s] 
[01/21 02:08:42    248s] *** Finished incrementalPlace (cpu=0:01:33, real=0:01:32)***
[01/21 02:08:42    248s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2202.8M, EPOCH TIME: 1705795722.986350
[01/21 02:08:42    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:42    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:42    248s] All LLGs are deleted
[01/21 02:08:42    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:42    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:42    248s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2202.8M, EPOCH TIME: 1705795722.986638
[01/21 02:08:42    248s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2202.8M, EPOCH TIME: 1705795722.986934
[01/21 02:08:42    248s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:2175.8M, EPOCH TIME: 1705795722.990727
[01/21 02:08:42    248s] Start to check current routing status for nets...
[01/21 02:08:43    248s] All nets are already routed correctly.
[01/21 02:08:43    248s] End to check current routing status for nets (mem=2175.8M)
[01/21 02:08:43    248s] Extraction called for design 'picorv32' of instances=10077 and nets=11126 using extraction engine 'preRoute' .
[01/21 02:08:43    248s] PreRoute RC Extraction called for design picorv32.
[01/21 02:08:43    248s] RC Extraction called in multi-corner(1) mode.
[01/21 02:08:43    248s] RCMode: PreRoute
[01/21 02:08:43    248s]       RC Corner Indexes            0   
[01/21 02:08:43    248s] Capacitance Scaling Factor   : 1.00000 
[01/21 02:08:43    248s] Resistance Scaling Factor    : 1.00000 
[01/21 02:08:43    248s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 02:08:43    248s] Clock Res. Scaling Factor    : 1.00000 
[01/21 02:08:43    248s] Shrink Factor                : 1.00000
[01/21 02:08:43    248s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 02:08:43    248s] Using Quantus QRC technology file ...
[01/21 02:08:43    248s] 
[01/21 02:08:43    248s] Trim Metal Layers:
[01/21 02:08:43    248s] LayerId::1 widthSet size::1
[01/21 02:08:43    248s] LayerId::2 widthSet size::1
[01/21 02:08:43    248s] LayerId::3 widthSet size::1
[01/21 02:08:43    248s] LayerId::4 widthSet size::1
[01/21 02:08:43    248s] LayerId::5 widthSet size::1
[01/21 02:08:43    248s] LayerId::6 widthSet size::1
[01/21 02:08:43    248s] LayerId::7 widthSet size::1
[01/21 02:08:43    248s] LayerId::8 widthSet size::1
[01/21 02:08:43    248s] LayerId::9 widthSet size::1
[01/21 02:08:43    248s] LayerId::10 widthSet size::1
[01/21 02:08:43    248s] LayerId::11 widthSet size::1
[01/21 02:08:43    248s] Updating RC grid for preRoute extraction ...
[01/21 02:08:43    248s] eee: pegSigSF::1.070000
[01/21 02:08:43    248s] Initializing multi-corner resistance tables ...
[01/21 02:08:43    248s] eee: l::1 avDens::0.090397 usedTrk::1708.508484 availTrk::18900.000000 sigTrk::1708.508484
[01/21 02:08:43    248s] eee: l::2 avDens::0.255962 usedTrk::4026.796139 availTrk::15732.000000 sigTrk::4026.796139
[01/21 02:08:43    248s] eee: l::3 avDens::0.276853 usedTrk::4609.599838 availTrk::16650.000000 sigTrk::4609.599838
[01/21 02:08:43    248s] eee: l::4 avDens::0.140082 usedTrk::2084.001892 availTrk::14877.000000 sigTrk::2084.001892
[01/21 02:08:43    248s] eee: l::5 avDens::0.064582 usedTrk::941.610471 availTrk::14580.000000 sigTrk::941.610471
[01/21 02:08:43    248s] eee: l::6 avDens::0.026725 usedTrk::205.648802 availTrk::7695.000000 sigTrk::205.648802
[01/21 02:08:43    248s] eee: l::7 avDens::0.010701 usedTrk::27.928421 availTrk::2610.000000 sigTrk::27.928421
[01/21 02:08:43    248s] eee: l::8 avDens::0.011829 usedTrk::25.284386 availTrk::2137.500000 sigTrk::25.284386
[01/21 02:08:43    248s] eee: l::9 avDens::0.022260 usedTrk::20.034240 availTrk::900.000000 sigTrk::20.034240
[01/21 02:08:43    248s] eee: l::10 avDens::0.069928 usedTrk::105.228391 availTrk::1504.800000 sigTrk::105.228391
[01/21 02:08:43    248s] eee: l::11 avDens::0.046856 usedTrk::150.126550 availTrk::3204.000000 sigTrk::150.126550
[01/21 02:08:43    248s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:08:43    248s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.267779 uaWl=1.000000 uaWlH=0.273799 aWlH=0.000000 lMod=0 pMax=0.823800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:08:43    248s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2175.793M)
[01/21 02:08:43    249s] Compute RC Scale Done ...
[01/21 02:08:43    249s] **optDesign ... cpu = 0:02:01, real = 0:02:00, mem = 1656.9M, totSessionCpu=0:04:09 **
[01/21 02:08:43    249s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 02:08:44    249s] #################################################################################
[01/21 02:08:44    249s] # Design Stage: PreRoute
[01/21 02:08:44    249s] # Design Name: picorv32
[01/21 02:08:44    249s] # Design Mode: 45nm
[01/21 02:08:44    249s] # Analysis Mode: MMMC Non-OCV 
[01/21 02:08:44    249s] # Parasitics Mode: No SPEF/RCDB 
[01/21 02:08:44    249s] # Signoff Settings: SI Off 
[01/21 02:08:44    249s] #################################################################################
[01/21 02:08:44    250s] Calculate delays in Single mode...
[01/21 02:08:44    250s] Topological Sorting (REAL = 0:00:00.0, MEM = 2169.9M, InitMEM = 2169.9M)
[01/21 02:08:44    250s] Start delay calculation (fullDC) (1 T). (MEM=2169.89)
[01/21 02:08:44    250s] End AAE Lib Interpolated Model. (MEM=2181.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:08:47    252s] Total number of fetched objects 10984
[01/21 02:08:47    252s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/21 02:08:47    252s] End delay calculation. (MEM=2197.83 CPU=0:00:02.2 REAL=0:00:02.0)
[01/21 02:08:47    252s] End delay calculation (fullDC). (MEM=2197.83 CPU=0:00:02.8 REAL=0:00:03.0)
[01/21 02:08:47    252s] *** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 2197.8M) ***
[01/21 02:08:47    253s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:37.9/0:01:37.7 (1.0), totSession cpu/real = 0:04:13.5/0:10:07.5 (0.4), mem = 2197.8M
[01/21 02:08:47    253s] 
[01/21 02:08:47    253s] =============================================================================================
[01/21 02:08:47    253s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.35-s114_1
[01/21 02:08:47    253s] =============================================================================================
[01/21 02:08:47    253s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:08:47    253s] ---------------------------------------------------------------------------------------------
[01/21 02:08:47    253s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:08:47    253s] [ ExtractRC              ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:08:47    253s] [ TimingUpdate           ]      4   0:00:01.0  (   1.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/21 02:08:47    253s] [ FullDelayCalc          ]      1   0:00:03.5  (   3.6 % )     0:00:03.5 /  0:00:03.5    1.0
[01/21 02:08:47    253s] [ MISC                   ]          0:01:33.0  (  95.2 % )     0:01:33.0 /  0:01:33.2    1.0
[01/21 02:08:47    253s] ---------------------------------------------------------------------------------------------
[01/21 02:08:47    253s]  IncrReplace #1 TOTAL               0:01:37.7  ( 100.0 % )     0:01:37.7 /  0:01:37.9    1.0
[01/21 02:08:47    253s] ---------------------------------------------------------------------------------------------
[01/21 02:08:47    253s] 
[01/21 02:08:48    254s] Deleting Lib Analyzer.
[01/21 02:08:48    254s] Begin: GigaOpt DRV Optimization
[01/21 02:08:48    254s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[01/21 02:08:48    254s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:14.3/0:10:08.3 (0.4), mem = 2213.8M
[01/21 02:08:48    254s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:08:48    254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.7
[01/21 02:08:48    254s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:08:48    254s] ### Creating PhyDesignMc. totSessionCpu=0:04:14 mem=2213.8M
[01/21 02:08:48    254s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/21 02:08:48    254s] OPERPROF: Starting DPlace-Init at level 1, MEM:2213.8M, EPOCH TIME: 1705795728.800735
[01/21 02:08:48    254s] Processing tracks to init pin-track alignment.
[01/21 02:08:48    254s] z: 2, totalTracks: 1
[01/21 02:08:48    254s] z: 4, totalTracks: 1
[01/21 02:08:48    254s] z: 6, totalTracks: 1
[01/21 02:08:48    254s] z: 8, totalTracks: 1
[01/21 02:08:48    254s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:08:48    254s] All LLGs are deleted
[01/21 02:08:48    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:48    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:48    254s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2213.8M, EPOCH TIME: 1705795728.810214
[01/21 02:08:48    254s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2213.8M, EPOCH TIME: 1705795728.810561
[01/21 02:08:48    254s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2213.8M, EPOCH TIME: 1705795728.813900
[01/21 02:08:48    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:48    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:48    254s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2213.8M, EPOCH TIME: 1705795728.818143
[01/21 02:08:48    254s] Max number of tech site patterns supported in site array is 256.
[01/21 02:08:48    254s] Core basic site is CoreSite
[01/21 02:08:48    254s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2213.8M, EPOCH TIME: 1705795728.861668
[01/21 02:08:48    254s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:08:48    254s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:08:48    254s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2213.8M, EPOCH TIME: 1705795728.864347
[01/21 02:08:48    254s] Fast DP-INIT is on for default
[01/21 02:08:48    254s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:08:48    254s] Atter site array init, number of instance map data is 0.
[01/21 02:08:48    254s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.053, MEM:2213.8M, EPOCH TIME: 1705795728.871269
[01/21 02:08:48    254s] 
[01/21 02:08:48    254s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:08:48    254s] OPERPROF:     Starting CMU at level 3, MEM:2213.8M, EPOCH TIME: 1705795728.872940
[01/21 02:08:48    254s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2213.8M, EPOCH TIME: 1705795728.874253
[01/21 02:08:48    254s] 
[01/21 02:08:48    254s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:08:48    254s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:2213.8M, EPOCH TIME: 1705795728.875906
[01/21 02:08:48    254s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2213.8M, EPOCH TIME: 1705795728.875989
[01/21 02:08:48    254s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2213.8M, EPOCH TIME: 1705795728.876066
[01/21 02:08:48    254s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2213.8MB).
[01/21 02:08:48    254s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.078, MEM:2213.8M, EPOCH TIME: 1705795728.878382
[01/21 02:08:48    254s] TotalInstCnt at PhyDesignMc Initialization: 10077
[01/21 02:08:48    254s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:14 mem=2213.8M
[01/21 02:08:48    254s] ### Creating RouteCongInterface, started
[01/21 02:08:48    254s] 
[01/21 02:08:48    254s] Creating Lib Analyzer ...
[01/21 02:08:49    254s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:08:49    254s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:08:49    254s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:08:49    254s] 
[01/21 02:08:49    254s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:08:49    255s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:15 mem=2213.8M
[01/21 02:08:49    255s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:15 mem=2213.8M
[01/21 02:08:49    255s] Creating Lib Analyzer, finished. 
[01/21 02:08:49    255s] 
[01/21 02:08:49    255s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/21 02:08:49    255s] 
[01/21 02:08:49    255s] #optDebug: {0, 1.000}
[01/21 02:08:49    255s] ### Creating RouteCongInterface, finished
[01/21 02:08:49    255s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:08:49    255s] ### Creating LA Mngr. totSessionCpu=0:04:15 mem=2213.8M
[01/21 02:08:49    255s] ### Creating LA Mngr, finished. totSessionCpu=0:04:15 mem=2213.8M
[01/21 02:08:50    255s] [GPS-DRV] Optimizer parameters ============================= 
[01/21 02:08:50    255s] [GPS-DRV] maxDensity (design): 0.95
[01/21 02:08:50    255s] [GPS-DRV] maxLocalDensity: 1.2
[01/21 02:08:50    255s] [GPS-DRV] All active and enabled setup views
[01/21 02:08:50    255s] [GPS-DRV]     default_emulate_view
[01/21 02:08:50    255s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:08:50    255s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:08:50    255s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/21 02:08:50    255s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/21 02:08:50    255s] [GPS-DRV] timing-driven DRV settings
[01/21 02:08:50    255s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/21 02:08:50    255s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2232.9M, EPOCH TIME: 1705795730.228504
[01/21 02:08:50    255s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2232.9M, EPOCH TIME: 1705795730.228701
[01/21 02:08:50    255s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:08:50    255s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/21 02:08:50    255s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:08:50    255s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/21 02:08:50    255s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:08:50    255s] Info: violation cost 24.409824 (cap = 0.000000, tran = 24.409824, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:08:50    255s] |    70|   407|    -0.21|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|       0|       0|       0| 71.40%|          |         |
[01/21 02:08:51    256s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:08:51    256s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|      41|       0|      37| 71.59%| 0:00:01.0|  2268.0M|
[01/21 02:08:51    256s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:08:51    257s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|       0|       0|       0| 71.59%| 0:00:00.0|  2268.0M|
[01/21 02:08:51    257s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:08:51    257s] Bottom Preferred Layer:
[01/21 02:08:51    257s]     None
[01/21 02:08:51    257s] Via Pillar Rule:
[01/21 02:08:51    257s]     None
[01/21 02:08:51    257s] 
[01/21 02:08:51    257s] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2268.0M) ***
[01/21 02:08:51    257s] 
[01/21 02:08:51    257s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2268.0M, EPOCH TIME: 1705795731.523409
[01/21 02:08:51    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10118).
[01/21 02:08:51    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:51    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:51    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:51    257s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.056, MEM:2260.0M, EPOCH TIME: 1705795731.579834
[01/21 02:08:51    257s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2260.0M, EPOCH TIME: 1705795731.586141
[01/21 02:08:51    257s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2260.0M, EPOCH TIME: 1705795731.586294
[01/21 02:08:51    257s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2260.0M, EPOCH TIME: 1705795731.600758
[01/21 02:08:51    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:51    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:51    257s] 
[01/21 02:08:51    257s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:08:51    257s] OPERPROF:       Starting CMU at level 4, MEM:2260.0M, EPOCH TIME: 1705795731.651138
[01/21 02:08:51    257s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2260.0M, EPOCH TIME: 1705795731.652523
[01/21 02:08:51    257s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.053, MEM:2260.0M, EPOCH TIME: 1705795731.654159
[01/21 02:08:51    257s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2260.0M, EPOCH TIME: 1705795731.654242
[01/21 02:08:51    257s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2260.0M, EPOCH TIME: 1705795731.654318
[01/21 02:08:51    257s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2260.0M, EPOCH TIME: 1705795731.656506
[01/21 02:08:51    257s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2260.0M, EPOCH TIME: 1705795731.656743
[01/21 02:08:51    257s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.071, MEM:2260.0M, EPOCH TIME: 1705795731.656887
[01/21 02:08:51    257s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.071, MEM:2260.0M, EPOCH TIME: 1705795731.656957
[01/21 02:08:51    257s] TDRefine: refinePlace mode is spiral
[01/21 02:08:51    257s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.3
[01/21 02:08:51    257s] OPERPROF: Starting RefinePlace at level 1, MEM:2260.0M, EPOCH TIME: 1705795731.657070
[01/21 02:08:51    257s] *** Starting refinePlace (0:04:17 mem=2260.0M) ***
[01/21 02:08:51    257s] Total net bbox length = 1.668e+05 (7.835e+04 8.848e+04) (ext = 1.126e+04)
[01/21 02:08:51    257s] 
[01/21 02:08:51    257s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:08:51    257s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:08:51    257s] (I)      Default pattern map key = picorv32_default.
[01/21 02:08:51    257s] (I)      Default pattern map key = picorv32_default.
[01/21 02:08:51    257s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2260.0M, EPOCH TIME: 1705795731.682815
[01/21 02:08:51    257s] Starting refinePlace ...
[01/21 02:08:51    257s] (I)      Default pattern map key = picorv32_default.
[01/21 02:08:51    257s] One DDP V2 for no tweak run.
[01/21 02:08:51    257s] (I)      Default pattern map key = picorv32_default.
[01/21 02:08:51    257s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2260.0M, EPOCH TIME: 1705795731.717945
[01/21 02:08:51    257s] DDP initSite1 nrRow 124 nrJob 124
[01/21 02:08:51    257s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2260.0M, EPOCH TIME: 1705795731.718077
[01/21 02:08:51    257s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2260.0M, EPOCH TIME: 1705795731.718350
[01/21 02:08:51    257s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2260.0M, EPOCH TIME: 1705795731.718426
[01/21 02:08:51    257s] DDP markSite nrRow 124 nrJob 124
[01/21 02:08:51    257s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2260.0M, EPOCH TIME: 1705795731.718921
[01/21 02:08:51    257s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2260.0M, EPOCH TIME: 1705795731.718998
[01/21 02:08:51    257s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/21 02:08:51    257s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2260.0M, EPOCH TIME: 1705795731.730847
[01/21 02:08:51    257s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2260.0M, EPOCH TIME: 1705795731.730934
[01/21 02:08:51    257s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.003, MEM:2260.0M, EPOCH TIME: 1705795731.733785
[01/21 02:08:51    257s] ** Cut row section cpu time 0:00:00.0.
[01/21 02:08:51    257s]  ** Cut row section real time 0:00:00.0.
[01/21 02:08:51    257s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.003, MEM:2260.0M, EPOCH TIME: 1705795731.733902
[01/21 02:08:51    257s]   Spread Effort: high, pre-route mode, useDDP on.
[01/21 02:08:51    257s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2260.0MB) @(0:04:17 - 0:04:17).
[01/21 02:08:51    257s] Move report: preRPlace moves 15 insts, mean move: 0.24 um, max move: 0.40 um 
[01/21 02:08:51    257s] 	Max move on inst (g94299): (112.40, 119.32) --> (112.00, 119.32)
[01/21 02:08:51    257s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX6
[01/21 02:08:51    257s] wireLenOptFixPriorityInst 0 inst fixed
[01/21 02:08:51    257s] 
[01/21 02:08:51    257s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:08:52    257s] Move report: legalization moves 94 insts, mean move: 1.79 um, max move: 9.62 um spiral
[01/21 02:08:52    257s] 	Max move on inst (FE_OFC223_n_2204): (159.20, 105.64) --> (165.40, 102.22)
[01/21 02:08:52    257s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:08:52    257s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:08:52    257s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2263.0MB) @(0:04:17 - 0:04:18).
[01/21 02:08:52    257s] Move report: Detail placement moves 109 insts, mean move: 1.58 um, max move: 9.62 um 
[01/21 02:08:52    257s] 	Max move on inst (FE_OFC223_n_2204): (159.20, 105.64) --> (165.40, 102.22)
[01/21 02:08:52    257s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2263.0MB
[01/21 02:08:52    257s] Statistics of distance of Instance movement in refine placement:
[01/21 02:08:52    257s]   maximum (X+Y) =         9.62 um
[01/21 02:08:52    257s]   inst (FE_OFC223_n_2204) with max move: (159.2, 105.64) -> (165.4, 102.22)
[01/21 02:08:52    257s]   mean    (X+Y) =         1.58 um
[01/21 02:08:52    257s] Summary Report:
[01/21 02:08:52    257s] Instances move: 109 (out of 10118 movable)
[01/21 02:08:52    257s] Instances flipped: 0
[01/21 02:08:52    257s] Mean displacement: 1.58 um
[01/21 02:08:52    257s] Max displacement: 9.62 um (Instance: FE_OFC223_n_2204) (159.2, 105.64) -> (165.4, 102.22)
[01/21 02:08:52    257s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/21 02:08:52    257s] Total instances moved : 109
[01/21 02:08:52    257s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.690, REAL:0.677, MEM:2263.0M, EPOCH TIME: 1705795732.359614
[01/21 02:08:52    257s] Total net bbox length = 1.670e+05 (7.842e+04 8.855e+04) (ext = 1.126e+04)
[01/21 02:08:52    257s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2263.0MB
[01/21 02:08:52    257s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2263.0MB) @(0:04:17 - 0:04:18).
[01/21 02:08:52    257s] *** Finished refinePlace (0:04:18 mem=2263.0M) ***
[01/21 02:08:52    257s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.3
[01/21 02:08:52    257s] OPERPROF: Finished RefinePlace at level 1, CPU:0.720, REAL:0.709, MEM:2263.0M, EPOCH TIME: 1705795732.365924
[01/21 02:08:52    257s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2263.0M, EPOCH TIME: 1705795732.450520
[01/21 02:08:52    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10118).
[01/21 02:08:52    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:52    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:52    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:52    258s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.058, MEM:2260.0M, EPOCH TIME: 1705795732.508135
[01/21 02:08:52    258s] *** maximum move = 9.62 um ***
[01/21 02:08:52    258s] *** Finished re-routing un-routed nets (2260.0M) ***
[01/21 02:08:52    258s] OPERPROF: Starting DPlace-Init at level 1, MEM:2260.0M, EPOCH TIME: 1705795732.533623
[01/21 02:08:52    258s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2260.0M, EPOCH TIME: 1705795732.545944
[01/21 02:08:52    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:52    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:52    258s] 
[01/21 02:08:52    258s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:08:52    258s] OPERPROF:     Starting CMU at level 3, MEM:2260.0M, EPOCH TIME: 1705795732.594827
[01/21 02:08:52    258s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2260.0M, EPOCH TIME: 1705795732.596142
[01/21 02:08:52    258s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:2260.0M, EPOCH TIME: 1705795732.597672
[01/21 02:08:52    258s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2260.0M, EPOCH TIME: 1705795732.597751
[01/21 02:08:52    258s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2260.0M, EPOCH TIME: 1705795732.597825
[01/21 02:08:52    258s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2260.0M, EPOCH TIME: 1705795732.599860
[01/21 02:08:52    258s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2260.0M, EPOCH TIME: 1705795732.600087
[01/21 02:08:52    258s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.067, MEM:2260.0M, EPOCH TIME: 1705795732.600222
[01/21 02:08:52    258s] 
[01/21 02:08:52    258s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2260.0M) ***
[01/21 02:08:52    258s] Total-nets :: 10981, Stn-nets :: 0, ratio :: 0 %, Total-len 202356, Stn-len 0
[01/21 02:08:52    258s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2241.0M, EPOCH TIME: 1705795732.824390
[01/21 02:08:52    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:52    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:52    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:52    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:52    258s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.047, MEM:2181.0M, EPOCH TIME: 1705795732.871316
[01/21 02:08:52    258s] TotalInstCnt at PhyDesignMc Destruction: 10118
[01/21 02:08:52    258s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.7
[01/21 02:08:52    258s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:04:18.4/0:10:12.4 (0.4), mem = 2181.0M
[01/21 02:08:52    258s] 
[01/21 02:08:52    258s] =============================================================================================
[01/21 02:08:52    258s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.35-s114_1
[01/21 02:08:52    258s] =============================================================================================
[01/21 02:08:52    258s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:08:52    258s] ---------------------------------------------------------------------------------------------
[01/21 02:08:52    258s] [ SlackTraversorInit     ]      2   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:08:52    258s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  19.2 % )     0:00:00.8 /  0:00:00.8    1.0
[01/21 02:08:52    258s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:08:52    258s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:08:52    258s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[01/21 02:08:52    258s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:08:52    258s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:08:52    258s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[01/21 02:08:52    258s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/21 02:08:52    258s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:08:52    258s] [ OptEval                ]      2   0:00:00.6  (  13.6 % )     0:00:00.6 /  0:00:00.5    1.0
[01/21 02:08:52    258s] [ OptCommit              ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/21 02:08:52    258s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:08:52    258s] [ IncrDelayCalc          ]     10   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:08:52    258s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:08:52    258s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:08:52    258s] [ RefinePlace            ]      1   0:00:01.2  (  28.0 % )     0:00:01.2 /  0:00:01.2    1.0
[01/21 02:08:52    258s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/21 02:08:52    258s] [ IncrTimingUpdate       ]      2   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:08:52    258s] [ MISC                   ]          0:00:00.5  (  12.7 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:08:52    258s] ---------------------------------------------------------------------------------------------
[01/21 02:08:52    258s]  DrvOpt #3 TOTAL                    0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.1    1.0
[01/21 02:08:52    258s] ---------------------------------------------------------------------------------------------
[01/21 02:08:52    258s] 
[01/21 02:08:52    258s] End: GigaOpt DRV Optimization
[01/21 02:08:52    258s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/21 02:08:52    258s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2181.0M, EPOCH TIME: 1705795732.884774
[01/21 02:08:52    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:52    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:52    258s] 
[01/21 02:08:52    258s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:08:52    258s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.043, MEM:2181.0M, EPOCH TIME: 1705795732.927876
[01/21 02:08:52    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:52    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:53    258s] 
------------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=2181.0M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.655  |  1.116  |  0.655  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/21 02:08:53    258s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2229.1M, EPOCH TIME: 1705795733.383042
[01/21 02:08:53    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:53    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:53    258s] 
[01/21 02:08:53    258s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:08:53    258s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.044, MEM:2229.1M, EPOCH TIME: 1705795733.427476
[01/21 02:08:53    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:53    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:53    258s] Density: 71.586%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:10, real = 0:02:10, mem = 1690.4M, totSessionCpu=0:04:19 **
[01/21 02:08:53    258s] *** Timing Is met
[01/21 02:08:53    258s] *** Check timing (0:00:00.0)
[01/21 02:08:53    258s] *** Timing Is met
[01/21 02:08:53    258s] *** Check timing (0:00:00.0)
[01/21 02:08:53    259s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[01/21 02:08:53    259s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:08:53    259s] ### Creating LA Mngr. totSessionCpu=0:04:19 mem=2181.1M
[01/21 02:08:53    259s] ### Creating LA Mngr, finished. totSessionCpu=0:04:19 mem=2181.1M
[01/21 02:08:53    259s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:08:53    259s] ### Creating PhyDesignMc. totSessionCpu=0:04:19 mem=2238.4M
[01/21 02:08:53    259s] OPERPROF: Starting DPlace-Init at level 1, MEM:2238.4M, EPOCH TIME: 1705795733.629753
[01/21 02:08:53    259s] Processing tracks to init pin-track alignment.
[01/21 02:08:53    259s] z: 2, totalTracks: 1
[01/21 02:08:53    259s] z: 4, totalTracks: 1
[01/21 02:08:53    259s] z: 6, totalTracks: 1
[01/21 02:08:53    259s] z: 8, totalTracks: 1
[01/21 02:08:53    259s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:08:53    259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2238.4M, EPOCH TIME: 1705795733.640493
[01/21 02:08:53    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:53    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:08:53    259s] 
[01/21 02:08:53    259s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:08:53    259s] OPERPROF:     Starting CMU at level 3, MEM:2238.4M, EPOCH TIME: 1705795733.682977
[01/21 02:08:53    259s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2238.4M, EPOCH TIME: 1705795733.684165
[01/21 02:08:53    259s] 
[01/21 02:08:53    259s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:08:53    259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.045, MEM:2238.4M, EPOCH TIME: 1705795733.685486
[01/21 02:08:53    259s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2238.4M, EPOCH TIME: 1705795733.685552
[01/21 02:08:53    259s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2238.4M, EPOCH TIME: 1705795733.685617
[01/21 02:08:53    259s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2238.4MB).
[01/21 02:08:53    259s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:2238.4M, EPOCH TIME: 1705795733.687432
[01/21 02:08:53    259s] TotalInstCnt at PhyDesignMc Initialization: 10118
[01/21 02:08:53    259s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:19 mem=2238.4M
[01/21 02:08:53    259s] Begin: Area Reclaim Optimization
[01/21 02:08:53    259s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:19.3/0:10:13.3 (0.4), mem = 2238.4M
[01/21 02:08:53    259s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.8
[01/21 02:08:53    259s] ### Creating RouteCongInterface, started
[01/21 02:08:53    259s] 
[01/21 02:08:53    259s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/21 02:08:53    259s] 
[01/21 02:08:53    259s] #optDebug: {0, 1.000}
[01/21 02:08:53    259s] ### Creating RouteCongInterface, finished
[01/21 02:08:53    259s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:08:53    259s] ### Creating LA Mngr. totSessionCpu=0:04:19 mem=2238.4M
[01/21 02:08:53    259s] ### Creating LA Mngr, finished. totSessionCpu=0:04:19 mem=2238.4M
[01/21 02:08:53    259s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2238.4M, EPOCH TIME: 1705795733.990915
[01/21 02:08:53    259s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2238.4M, EPOCH TIME: 1705795733.991214
[01/21 02:08:54    259s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.59
[01/21 02:08:54    259s] +---------+---------+--------+--------+------------+--------+
[01/21 02:08:54    259s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/21 02:08:54    259s] +---------+---------+--------+--------+------------+--------+
[01/21 02:08:54    259s] |   71.59%|        -|   0.000|   0.000|   0:00:00.0| 2238.4M|
[01/21 02:08:54    259s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:09:06    272s] |   71.28%|      164|   0.000|   0.000|   0:00:12.0| 2322.7M|
[01/21 02:09:06    272s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:09:06    272s] +---------+---------+--------+--------+------------+--------+
[01/21 02:09:06    272s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.28
[01/21 02:09:06    272s] 
[01/21 02:09:06    272s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/21 02:09:06    272s] --------------------------------------------------------------
[01/21 02:09:06    272s] |                                   | Total     | Sequential |
[01/21 02:09:06    272s] --------------------------------------------------------------
[01/21 02:09:06    272s] | Num insts resized                 |       0  |       0    |
[01/21 02:09:06    272s] | Num insts undone                  |       0  |       0    |
[01/21 02:09:06    272s] | Num insts Downsized               |       0  |       0    |
[01/21 02:09:06    272s] | Num insts Samesized               |       0  |       0    |
[01/21 02:09:06    272s] | Num insts Upsized                 |       0  |       0    |
[01/21 02:09:06    272s] | Num multiple commits+uncommits    |       0  |       -    |
[01/21 02:09:06    272s] --------------------------------------------------------------
[01/21 02:09:06    272s] Bottom Preferred Layer:
[01/21 02:09:06    272s]     None
[01/21 02:09:06    272s] Via Pillar Rule:
[01/21 02:09:06    272s]     None
[01/21 02:09:06    272s] 
[01/21 02:09:06    272s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/21 02:09:06    272s] End: Core Area Reclaim Optimization (cpu = 0:00:13.2) (real = 0:00:13.0) **
[01/21 02:09:06    272s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.8
[01/21 02:09:06    272s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:13.2/0:00:13.2 (1.0), totSession cpu/real = 0:04:32.5/0:10:26.5 (0.4), mem = 2322.7M
[01/21 02:09:06    272s] 
[01/21 02:09:06    272s] =============================================================================================
[01/21 02:09:06    272s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.35-s114_1
[01/21 02:09:06    272s] =============================================================================================
[01/21 02:09:06    272s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:09:06    272s] ---------------------------------------------------------------------------------------------
[01/21 02:09:06    272s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:09:06    272s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:06    272s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:09:06    272s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[01/21 02:09:06    272s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:06    272s] [ OptimizationStep       ]      1   0:00:00.1  (   0.6 % )     0:00:12.8 /  0:00:12.8    1.0
[01/21 02:09:06    272s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:12.7 /  0:00:12.7    1.0
[01/21 02:09:06    272s] [ OptGetWeight           ]     45   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:06    272s] [ OptEval                ]     45   0:00:09.1  (  68.8 % )     0:00:09.1 /  0:00:09.1    1.0
[01/21 02:09:06    272s] [ OptCommit              ]     45   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:09:06    272s] [ PostCommitDelayUpdate  ]     45   0:00:00.2  (   1.5 % )     0:00:02.1 /  0:00:02.1    1.0
[01/21 02:09:06    272s] [ IncrDelayCalc          ]    185   0:00:01.9  (  14.2 % )     0:00:01.9 /  0:00:01.9    1.0
[01/21 02:09:06    272s] [ IncrTimingUpdate       ]     26   0:00:01.3  (  10.1 % )     0:00:01.3 /  0:00:01.4    1.0
[01/21 02:09:06    272s] [ MISC                   ]          0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:09:06    272s] ---------------------------------------------------------------------------------------------
[01/21 02:09:06    272s]  AreaOpt #2 TOTAL                   0:00:13.2  ( 100.0 % )     0:00:13.2 /  0:00:13.2    1.0
[01/21 02:09:06    272s] ---------------------------------------------------------------------------------------------
[01/21 02:09:06    272s] 
[01/21 02:09:06    272s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2303.6M, EPOCH TIME: 1705795746.942083
[01/21 02:09:06    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10035).
[01/21 02:09:06    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:07    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:07    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:07    272s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.064, MEM:2189.6M, EPOCH TIME: 1705795747.006427
[01/21 02:09:07    272s] TotalInstCnt at PhyDesignMc Destruction: 10035
[01/21 02:09:07    272s] End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:14, mem=2189.60M, totSessionCpu=0:04:33).
[01/21 02:09:07    272s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/21 02:09:07    272s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:09:07    272s] ### Creating LA Mngr. totSessionCpu=0:04:33 mem=2189.6M
[01/21 02:09:07    272s] ### Creating LA Mngr, finished. totSessionCpu=0:04:33 mem=2189.6M
[01/21 02:09:07    272s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:09:07    272s] ### Creating PhyDesignMc. totSessionCpu=0:04:33 mem=2246.8M
[01/21 02:09:07    272s] OPERPROF: Starting DPlace-Init at level 1, MEM:2246.8M, EPOCH TIME: 1705795747.082911
[01/21 02:09:07    272s] Processing tracks to init pin-track alignment.
[01/21 02:09:07    272s] z: 2, totalTracks: 1
[01/21 02:09:07    272s] z: 4, totalTracks: 1
[01/21 02:09:07    272s] z: 6, totalTracks: 1
[01/21 02:09:07    272s] z: 8, totalTracks: 1
[01/21 02:09:07    272s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:09:07    272s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2246.8M, EPOCH TIME: 1705795747.098189
[01/21 02:09:07    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:07    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:07    272s] 
[01/21 02:09:07    272s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:07    272s] OPERPROF:     Starting CMU at level 3, MEM:2246.8M, EPOCH TIME: 1705795747.149313
[01/21 02:09:07    272s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2246.8M, EPOCH TIME: 1705795747.150828
[01/21 02:09:07    272s] 
[01/21 02:09:07    272s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:09:07    272s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:2246.8M, EPOCH TIME: 1705795747.152490
[01/21 02:09:07    272s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2246.8M, EPOCH TIME: 1705795747.152577
[01/21 02:09:07    272s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2246.8M, EPOCH TIME: 1705795747.152657
[01/21 02:09:07    272s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2246.8MB).
[01/21 02:09:07    272s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:2246.8M, EPOCH TIME: 1705795747.154933
[01/21 02:09:07    272s] TotalInstCnt at PhyDesignMc Initialization: 10035
[01/21 02:09:07    272s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:33 mem=2246.8M
[01/21 02:09:07    272s] Begin: Area Reclaim Optimization
[01/21 02:09:07    272s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:32.8/0:10:26.8 (0.4), mem = 2246.8M
[01/21 02:09:07    272s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.9
[01/21 02:09:07    272s] ### Creating RouteCongInterface, started
[01/21 02:09:07    272s] 
[01/21 02:09:07    272s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:09:07    272s] 
[01/21 02:09:07    272s] #optDebug: {0, 1.000}
[01/21 02:09:07    272s] ### Creating RouteCongInterface, finished
[01/21 02:09:07    272s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:09:07    272s] ### Creating LA Mngr. totSessionCpu=0:04:33 mem=2246.8M
[01/21 02:09:07    272s] ### Creating LA Mngr, finished. totSessionCpu=0:04:33 mem=2246.8M
[01/21 02:09:07    273s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2246.8M, EPOCH TIME: 1705795747.557617
[01/21 02:09:07    273s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2246.8M, EPOCH TIME: 1705795747.557896
[01/21 02:09:07    273s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.28
[01/21 02:09:07    273s] +---------+---------+--------+--------+------------+--------+
[01/21 02:09:07    273s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/21 02:09:07    273s] +---------+---------+--------+--------+------------+--------+
[01/21 02:09:07    273s] |   71.28%|        -|   0.000|   0.000|   0:00:00.0| 2246.8M|
[01/21 02:09:07    273s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:09:07    273s] |   71.28%|        0|   0.000|   0.000|   0:00:00.0| 2246.8M|
[01/21 02:09:08    274s] |   71.25%|        8|   0.000|   0.000|   0:00:01.0| 2265.9M|
[01/21 02:09:10    276s] |   71.15%|       63|   0.000|   0.000|   0:00:02.0| 2265.9M|
[01/21 02:09:10    276s] |   71.15%|        2|   0.000|   0.000|   0:00:00.0| 2265.9M|
[01/21 02:09:10    276s] |   71.15%|        0|   0.000|   0.000|   0:00:00.0| 2265.9M|
[01/21 02:09:10    276s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:09:10    276s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/21 02:09:11    276s] |   71.15%|        0|   0.000|   0.000|   0:00:01.0| 2265.9M|
[01/21 02:09:11    276s] +---------+---------+--------+--------+------------+--------+
[01/21 02:09:11    276s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.15
[01/21 02:09:11    276s] 
[01/21 02:09:11    276s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 2 Resize = 64 **
[01/21 02:09:11    276s] --------------------------------------------------------------
[01/21 02:09:11    276s] |                                   | Total     | Sequential |
[01/21 02:09:11    276s] --------------------------------------------------------------
[01/21 02:09:11    276s] | Num insts resized                 |      64  |       9    |
[01/21 02:09:11    276s] | Num insts undone                  |       1  |       0    |
[01/21 02:09:11    276s] | Num insts Downsized               |      64  |       9    |
[01/21 02:09:11    276s] | Num insts Samesized               |       0  |       0    |
[01/21 02:09:11    276s] | Num insts Upsized                 |       0  |       0    |
[01/21 02:09:11    276s] | Num multiple commits+uncommits    |       0  |       -    |
[01/21 02:09:11    276s] --------------------------------------------------------------
[01/21 02:09:11    276s] Bottom Preferred Layer:
[01/21 02:09:11    276s]     None
[01/21 02:09:11    276s] Via Pillar Rule:
[01/21 02:09:11    276s]     None
[01/21 02:09:11    276s] 
[01/21 02:09:11    276s] Number of times islegalLocAvaiable called = 74 skipped = 0, called in commitmove = 65, skipped in commitmove = 0
[01/21 02:09:11    276s] End: Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
[01/21 02:09:11    276s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2265.9M, EPOCH TIME: 1705795751.068787
[01/21 02:09:11    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10027).
[01/21 02:09:11    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:11    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:11    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:11    276s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.056, MEM:2265.9M, EPOCH TIME: 1705795751.124458
[01/21 02:09:11    276s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2265.9M, EPOCH TIME: 1705795751.131674
[01/21 02:09:11    276s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2265.9M, EPOCH TIME: 1705795751.131847
[01/21 02:09:11    276s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2265.9M, EPOCH TIME: 1705795751.146257
[01/21 02:09:11    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:11    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:11    276s] 
[01/21 02:09:11    276s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:11    276s] OPERPROF:       Starting CMU at level 4, MEM:2265.9M, EPOCH TIME: 1705795751.197030
[01/21 02:09:11    276s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2265.9M, EPOCH TIME: 1705795751.198375
[01/21 02:09:11    276s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.054, MEM:2265.9M, EPOCH TIME: 1705795751.200021
[01/21 02:09:11    276s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2265.9M, EPOCH TIME: 1705795751.200106
[01/21 02:09:11    276s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2265.9M, EPOCH TIME: 1705795751.200183
[01/21 02:09:11    276s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2265.9M, EPOCH TIME: 1705795751.202409
[01/21 02:09:11    276s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2265.9M, EPOCH TIME: 1705795751.202668
[01/21 02:09:11    276s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.071, MEM:2265.9M, EPOCH TIME: 1705795751.202815
[01/21 02:09:11    276s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.071, MEM:2265.9M, EPOCH TIME: 1705795751.202886
[01/21 02:09:11    276s] TDRefine: refinePlace mode is spiral
[01/21 02:09:11    276s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.4
[01/21 02:09:11    276s] OPERPROF: Starting RefinePlace at level 1, MEM:2265.9M, EPOCH TIME: 1705795751.202990
[01/21 02:09:11    276s] *** Starting refinePlace (0:04:37 mem=2265.9M) ***
[01/21 02:09:11    276s] Total net bbox length = 1.666e+05 (7.818e+04 8.843e+04) (ext = 1.116e+04)
[01/21 02:09:11    276s] 
[01/21 02:09:11    276s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:11    276s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:09:11    276s] (I)      Default pattern map key = picorv32_default.
[01/21 02:09:11    276s] (I)      Default pattern map key = picorv32_default.
[01/21 02:09:11    276s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2265.9M, EPOCH TIME: 1705795751.228830
[01/21 02:09:11    276s] Starting refinePlace ...
[01/21 02:09:11    276s] (I)      Default pattern map key = picorv32_default.
[01/21 02:09:11    276s] One DDP V2 for no tweak run.
[01/21 02:09:11    276s] 
[01/21 02:09:11    276s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:09:11    277s] Move report: legalization moves 124 insts, mean move: 1.16 um, max move: 8.84 um spiral
[01/21 02:09:11    277s] 	Max move on inst (FE_OFC70_pcpi_rs2_14): (82.60, 102.22) --> (80.60, 95.38)
[01/21 02:09:11    277s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:09:11    277s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:09:11    277s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2269.0MB) @(0:04:37 - 0:04:37).
[01/21 02:09:11    277s] Move report: Detail placement moves 124 insts, mean move: 1.16 um, max move: 8.84 um 
[01/21 02:09:11    277s] 	Max move on inst (FE_OFC70_pcpi_rs2_14): (82.60, 102.22) --> (80.60, 95.38)
[01/21 02:09:11    277s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2269.0MB
[01/21 02:09:11    277s] Statistics of distance of Instance movement in refine placement:
[01/21 02:09:11    277s]   maximum (X+Y) =         8.84 um
[01/21 02:09:11    277s]   inst (FE_OFC70_pcpi_rs2_14) with max move: (82.6, 102.22) -> (80.6, 95.38)
[01/21 02:09:11    277s]   mean    (X+Y) =         1.16 um
[01/21 02:09:11    277s] Summary Report:
[01/21 02:09:11    277s] Instances move: 124 (out of 10027 movable)
[01/21 02:09:11    277s] Instances flipped: 0
[01/21 02:09:11    277s] Mean displacement: 1.16 um
[01/21 02:09:11    277s] Max displacement: 8.84 um (Instance: FE_OFC70_pcpi_rs2_14) (82.6, 102.22) -> (80.6, 95.38)
[01/21 02:09:11    277s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/21 02:09:11    277s] Total instances moved : 124
[01/21 02:09:11    277s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.400, REAL:0.396, MEM:2269.0M, EPOCH TIME: 1705795751.624697
[01/21 02:09:11    277s] Total net bbox length = 1.667e+05 (7.820e+04 8.848e+04) (ext = 1.116e+04)
[01/21 02:09:11    277s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2269.0MB
[01/21 02:09:11    277s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2269.0MB) @(0:04:37 - 0:04:37).
[01/21 02:09:11    277s] *** Finished refinePlace (0:04:37 mem=2269.0M) ***
[01/21 02:09:11    277s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.4
[01/21 02:09:11    277s] OPERPROF: Finished RefinePlace at level 1, CPU:0.440, REAL:0.428, MEM:2269.0M, EPOCH TIME: 1705795751.631173
[01/21 02:09:11    277s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2269.0M, EPOCH TIME: 1705795751.721820
[01/21 02:09:11    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10027).
[01/21 02:09:11    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:11    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:11    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:11    277s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.060, MEM:2266.0M, EPOCH TIME: 1705795751.782186
[01/21 02:09:11    277s] *** maximum move = 8.84 um ***
[01/21 02:09:11    277s] *** Finished re-routing un-routed nets (2266.0M) ***
[01/21 02:09:11    277s] OPERPROF: Starting DPlace-Init at level 1, MEM:2266.0M, EPOCH TIME: 1705795751.810597
[01/21 02:09:11    277s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2266.0M, EPOCH TIME: 1705795751.825846
[01/21 02:09:11    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:11    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:11    277s] 
[01/21 02:09:11    277s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:11    277s] OPERPROF:     Starting CMU at level 3, MEM:2266.0M, EPOCH TIME: 1705795751.878229
[01/21 02:09:11    277s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2266.0M, EPOCH TIME: 1705795751.879688
[01/21 02:09:11    277s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:2266.0M, EPOCH TIME: 1705795751.881321
[01/21 02:09:11    277s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2266.0M, EPOCH TIME: 1705795751.881405
[01/21 02:09:11    277s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2266.0M, EPOCH TIME: 1705795751.881501
[01/21 02:09:11    277s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2266.0M, EPOCH TIME: 1705795751.883692
[01/21 02:09:11    277s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2266.0M, EPOCH TIME: 1705795751.883940
[01/21 02:09:11    277s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:2266.0M, EPOCH TIME: 1705795751.884091
[01/21 02:09:11    277s] 
[01/21 02:09:11    277s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2266.0M) ***
[01/21 02:09:11    277s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.9
[01/21 02:09:11    277s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.8/0:00:04.7 (1.0), totSession cpu/real = 0:04:37.5/0:10:31.5 (0.4), mem = 2266.0M
[01/21 02:09:11    277s] 
[01/21 02:09:11    277s] =============================================================================================
[01/21 02:09:11    277s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.35-s114_1
[01/21 02:09:11    277s] =============================================================================================
[01/21 02:09:11    277s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:09:11    277s] ---------------------------------------------------------------------------------------------
[01/21 02:09:11    277s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:09:11    277s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:11    277s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:09:11    277s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:09:11    277s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:11    277s] [ OptimizationStep       ]      1   0:00:00.4  (   7.6 % )     0:00:03.3 /  0:00:03.4    1.0
[01/21 02:09:11    277s] [ OptSingleIteration     ]      6   0:00:00.1  (   3.0 % )     0:00:03.0 /  0:00:03.0    1.0
[01/21 02:09:11    277s] [ OptGetWeight           ]    183   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.0
[01/21 02:09:11    277s] [ OptEval                ]    183   0:00:01.4  (  28.6 % )     0:00:01.4 /  0:00:01.4    1.0
[01/21 02:09:11    277s] [ OptCommit              ]    183   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.3
[01/21 02:09:11    277s] [ PostCommitDelayUpdate  ]    184   0:00:00.1  (   1.9 % )     0:00:01.0 /  0:00:01.1    1.0
[01/21 02:09:11    277s] [ IncrDelayCalc          ]    107   0:00:01.0  (  20.2 % )     0:00:01.0 /  0:00:01.0    1.0
[01/21 02:09:11    277s] [ RefinePlace            ]      1   0:00:00.9  (  19.0 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:09:11    277s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[01/21 02:09:11    277s] [ IncrTimingUpdate       ]     26   0:00:00.4  (   7.7 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:09:11    277s] [ MISC                   ]          0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:09:11    277s] ---------------------------------------------------------------------------------------------
[01/21 02:09:11    277s]  AreaOpt #3 TOTAL                   0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.8    1.0
[01/21 02:09:11    277s] ---------------------------------------------------------------------------------------------
[01/21 02:09:11    277s] 
[01/21 02:09:11    277s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2246.9M, EPOCH TIME: 1705795751.986551
[01/21 02:09:11    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:11    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:12    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:12    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:12    277s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.057, MEM:2189.9M, EPOCH TIME: 1705795752.043670
[01/21 02:09:12    277s] TotalInstCnt at PhyDesignMc Destruction: 10027
[01/21 02:09:12    277s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2189.89M, totSessionCpu=0:04:38).
[01/21 02:09:12    277s] **INFO: Flow update: Design timing is met.
[01/21 02:09:12    277s] Begin: GigaOpt postEco DRV Optimization
[01/21 02:09:12    277s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[01/21 02:09:12    277s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:37.8/0:10:31.8 (0.4), mem = 2189.9M
[01/21 02:09:12    277s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:09:12    277s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.10
[01/21 02:09:12    277s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:09:12    277s] ### Creating PhyDesignMc. totSessionCpu=0:04:38 mem=2189.9M
[01/21 02:09:12    277s] OPERPROF: Starting DPlace-Init at level 1, MEM:2189.9M, EPOCH TIME: 1705795752.272180
[01/21 02:09:12    277s] Processing tracks to init pin-track alignment.
[01/21 02:09:12    277s] z: 2, totalTracks: 1
[01/21 02:09:12    277s] z: 4, totalTracks: 1
[01/21 02:09:12    277s] z: 6, totalTracks: 1
[01/21 02:09:12    277s] z: 8, totalTracks: 1
[01/21 02:09:12    277s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:09:12    277s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2189.9M, EPOCH TIME: 1705795752.287484
[01/21 02:09:12    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:12    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:12    277s] 
[01/21 02:09:12    277s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:12    277s] OPERPROF:     Starting CMU at level 3, MEM:2189.9M, EPOCH TIME: 1705795752.339127
[01/21 02:09:12    277s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2189.9M, EPOCH TIME: 1705795752.340585
[01/21 02:09:12    277s] 
[01/21 02:09:12    277s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:09:12    277s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.055, MEM:2189.9M, EPOCH TIME: 1705795752.342221
[01/21 02:09:12    277s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2189.9M, EPOCH TIME: 1705795752.342304
[01/21 02:09:12    277s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2189.9M, EPOCH TIME: 1705795752.342387
[01/21 02:09:12    277s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2189.9MB).
[01/21 02:09:12    277s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.073, MEM:2189.9M, EPOCH TIME: 1705795752.344699
[01/21 02:09:12    278s] TotalInstCnt at PhyDesignMc Initialization: 10027
[01/21 02:09:12    278s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:38 mem=2189.9M
[01/21 02:09:12    278s] ### Creating RouteCongInterface, started
[01/21 02:09:12    278s] 
[01/21 02:09:12    278s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/21 02:09:12    278s] 
[01/21 02:09:12    278s] #optDebug: {0, 1.000}
[01/21 02:09:12    278s] ### Creating RouteCongInterface, finished
[01/21 02:09:12    278s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:09:12    278s] ### Creating LA Mngr. totSessionCpu=0:04:38 mem=2189.9M
[01/21 02:09:12    278s] ### Creating LA Mngr, finished. totSessionCpu=0:04:38 mem=2189.9M
[01/21 02:09:13    278s] [GPS-DRV] Optimizer parameters ============================= 
[01/21 02:09:13    278s] [GPS-DRV] maxDensity (design): 0.95
[01/21 02:09:13    278s] [GPS-DRV] maxLocalDensity: 0.98
[01/21 02:09:13    278s] [GPS-DRV] All active and enabled setup views
[01/21 02:09:13    278s] [GPS-DRV]     default_emulate_view
[01/21 02:09:13    278s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:09:13    278s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:09:13    278s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/21 02:09:13    278s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/21 02:09:13    278s] [GPS-DRV] timing-driven DRV settings
[01/21 02:09:13    278s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/21 02:09:13    278s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2247.1M, EPOCH TIME: 1705795753.044747
[01/21 02:09:13    278s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2247.1M, EPOCH TIME: 1705795753.044969
[01/21 02:09:13    278s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:09:13    278s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/21 02:09:13    278s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:09:13    278s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/21 02:09:13    278s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:09:13    278s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:09:13    278s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.65|     0.00|       0|       0|       0| 71.15%|          |         |
[01/21 02:09:13    279s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:09:13    279s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.65|     0.00|       1|       0|       0| 71.15%| 0:00:00.0|  2285.3M|
[01/21 02:09:13    279s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:09:13    279s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.65|     0.00|       0|       0|       0| 71.15%| 0:00:00.0|  2285.3M|
[01/21 02:09:13    279s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:09:13    279s] Bottom Preferred Layer:
[01/21 02:09:13    279s]     None
[01/21 02:09:13    279s] Via Pillar Rule:
[01/21 02:09:13    279s]     None
[01/21 02:09:13    279s] 
[01/21 02:09:13    279s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2285.3M) ***
[01/21 02:09:13    279s] 
[01/21 02:09:13    279s] Total-nets :: 10891, Stn-nets :: 10, ratio :: 0.0918189 %, Total-len 202423, Stn-len 538.55
[01/21 02:09:13    279s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2266.2M, EPOCH TIME: 1705795753.518621
[01/21 02:09:13    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10028).
[01/21 02:09:13    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:13    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:13    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:13    279s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.047, MEM:2190.2M, EPOCH TIME: 1705795753.565485
[01/21 02:09:13    279s] TotalInstCnt at PhyDesignMc Destruction: 10028
[01/21 02:09:13    279s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.10
[01/21 02:09:13    279s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.3 (1.0), totSession cpu/real = 0:04:39.1/0:10:33.1 (0.4), mem = 2190.2M
[01/21 02:09:13    279s] 
[01/21 02:09:13    279s] =============================================================================================
[01/21 02:09:13    279s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.35-s114_1
[01/21 02:09:13    279s] =============================================================================================
[01/21 02:09:13    279s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:09:13    279s] ---------------------------------------------------------------------------------------------
[01/21 02:09:13    279s] [ SlackTraversorInit     ]      1   0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:09:13    279s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:13    279s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  12.0 % )     0:00:00.2 /  0:00:00.2    1.1
[01/21 02:09:13    279s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[01/21 02:09:13    279s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:09:13    279s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:13    279s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:09:13    279s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:09:13    279s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:13    279s] [ OptEval                ]      1   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:09:13    279s] [ OptCommit              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:13    279s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.3
[01/21 02:09:13    279s] [ IncrDelayCalc          ]      4   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.2
[01/21 02:09:13    279s] [ DrvFindVioNets         ]      3   0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:09:13    279s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.1    1.0
[01/21 02:09:13    279s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/21 02:09:13    279s] [ MISC                   ]          0:00:00.6  (  48.3 % )     0:00:00.6 /  0:00:00.7    1.0
[01/21 02:09:13    279s] ---------------------------------------------------------------------------------------------
[01/21 02:09:13    279s]  DrvOpt #4 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.4    1.0
[01/21 02:09:13    279s] ---------------------------------------------------------------------------------------------
[01/21 02:09:13    279s] 
[01/21 02:09:13    279s] End: GigaOpt postEco DRV Optimization
[01/21 02:09:13    279s] **INFO: Flow update: Design timing is met.
[01/21 02:09:13    279s] Running refinePlace -preserveRouting true -hardFence false
[01/21 02:09:13    279s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2190.2M, EPOCH TIME: 1705795753.575156
[01/21 02:09:13    279s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2190.2M, EPOCH TIME: 1705795753.575226
[01/21 02:09:13    279s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2190.2M, EPOCH TIME: 1705795753.575301
[01/21 02:09:13    279s] Processing tracks to init pin-track alignment.
[01/21 02:09:13    279s] z: 2, totalTracks: 1
[01/21 02:09:13    279s] z: 4, totalTracks: 1
[01/21 02:09:13    279s] z: 6, totalTracks: 1
[01/21 02:09:13    279s] z: 8, totalTracks: 1
[01/21 02:09:13    279s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:09:13    279s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2190.2M, EPOCH TIME: 1705795753.585326
[01/21 02:09:13    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:13    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:13    279s] 
[01/21 02:09:13    279s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:13    279s] OPERPROF:         Starting CMU at level 5, MEM:2190.2M, EPOCH TIME: 1705795753.616446
[01/21 02:09:13    279s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2190.2M, EPOCH TIME: 1705795753.617326
[01/21 02:09:13    279s] 
[01/21 02:09:13    279s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:09:13    279s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.033, MEM:2190.2M, EPOCH TIME: 1705795753.618297
[01/21 02:09:13    279s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2190.2M, EPOCH TIME: 1705795753.618347
[01/21 02:09:13    279s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2190.2M, EPOCH TIME: 1705795753.618399
[01/21 02:09:13    279s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2190.2MB).
[01/21 02:09:13    279s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.044, MEM:2190.2M, EPOCH TIME: 1705795753.619699
[01/21 02:09:13    279s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.045, MEM:2190.2M, EPOCH TIME: 1705795753.619742
[01/21 02:09:13    279s] TDRefine: refinePlace mode is spiral
[01/21 02:09:13    279s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.5
[01/21 02:09:13    279s] OPERPROF:   Starting RefinePlace at level 2, MEM:2190.2M, EPOCH TIME: 1705795753.619805
[01/21 02:09:13    279s] *** Starting refinePlace (0:04:39 mem=2190.2M) ***
[01/21 02:09:13    279s] Total net bbox length = 1.667e+05 (7.820e+04 8.849e+04) (ext = 1.116e+04)
[01/21 02:09:13    279s] 
[01/21 02:09:13    279s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:13    279s] (I)      Default pattern map key = picorv32_default.
[01/21 02:09:13    279s] (I)      Default pattern map key = picorv32_default.
[01/21 02:09:13    279s] 
[01/21 02:09:13    279s] Starting Small incrNP...
[01/21 02:09:13    279s] User Input Parameters:
[01/21 02:09:13    279s] - Congestion Driven    : Off
[01/21 02:09:13    279s] - Timing Driven        : Off
[01/21 02:09:13    279s] - Area-Violation Based : Off
[01/21 02:09:13    279s] - Start Rollback Level : -5
[01/21 02:09:13    279s] - Legalized            : On
[01/21 02:09:13    279s] - Window Based         : Off
[01/21 02:09:13    279s] - eDen incr mode       : Off
[01/21 02:09:13    279s] - Small incr mode      : On
[01/21 02:09:13    279s] 
[01/21 02:09:13    279s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2190.2M, EPOCH TIME: 1705795753.639316
[01/21 02:09:13    279s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2190.2M, EPOCH TIME: 1705795753.640935
[01/21 02:09:13    279s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.003, MEM:2190.2M, EPOCH TIME: 1705795753.643523
[01/21 02:09:13    279s] default core: bins with density > 0.750 = 47.34 % ( 80 / 169 )
[01/21 02:09:13    279s] Density distribution unevenness ratio = 7.304%
[01/21 02:09:13    279s] Density distribution unevenness ratio (U70) = 7.304%
[01/21 02:09:13    279s] Density distribution unevenness ratio (U80) = 1.211%
[01/21 02:09:13    279s] Density distribution unevenness ratio (U90) = 0.000%
[01/21 02:09:13    279s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.004, MEM:2190.2M, EPOCH TIME: 1705795753.643602
[01/21 02:09:13    279s] cost 0.889535, thresh 1.000000
[01/21 02:09:13    279s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2190.2M)
[01/21 02:09:13    279s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:09:13    279s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2190.2M, EPOCH TIME: 1705795753.644084
[01/21 02:09:13    279s] Starting refinePlace ...
[01/21 02:09:13    279s] (I)      Default pattern map key = picorv32_default.
[01/21 02:09:13    279s] One DDP V2 for no tweak run.
[01/21 02:09:13    279s] (I)      Default pattern map key = picorv32_default.
[01/21 02:09:13    279s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2190.2M, EPOCH TIME: 1705795753.665945
[01/21 02:09:13    279s] DDP initSite1 nrRow 124 nrJob 124
[01/21 02:09:13    279s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2190.2M, EPOCH TIME: 1705795753.666048
[01/21 02:09:13    279s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2190.2M, EPOCH TIME: 1705795753.666210
[01/21 02:09:13    279s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2190.2M, EPOCH TIME: 1705795753.666253
[01/21 02:09:13    279s] DDP markSite nrRow 124 nrJob 124
[01/21 02:09:13    279s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2190.2M, EPOCH TIME: 1705795753.666537
[01/21 02:09:13    279s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2190.2M, EPOCH TIME: 1705795753.666586
[01/21 02:09:13    279s]   Spread Effort: high, pre-route mode, useDDP on.
[01/21 02:09:13    279s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2190.2MB) @(0:04:39 - 0:04:39).
[01/21 02:09:13    279s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:09:13    279s] wireLenOptFixPriorityInst 0 inst fixed
[01/21 02:09:13    279s] 
[01/21 02:09:13    279s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:09:13    279s] Move report: legalization moves 3 insts, mean move: 1.77 um, max move: 2.51 um spiral
[01/21 02:09:13    279s] 	Max move on inst (g186922__5115): (119.00, 23.56) --> (119.80, 21.85)
[01/21 02:09:13    279s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:09:13    279s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:09:13    279s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2193.3MB) @(0:04:39 - 0:04:40).
[01/21 02:09:13    279s] Move report: Detail placement moves 3 insts, mean move: 1.77 um, max move: 2.51 um 
[01/21 02:09:13    279s] 	Max move on inst (g186922__5115): (119.00, 23.56) --> (119.80, 21.85)
[01/21 02:09:13    279s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2193.3MB
[01/21 02:09:13    279s] Statistics of distance of Instance movement in refine placement:
[01/21 02:09:13    279s]   maximum (X+Y) =         2.51 um
[01/21 02:09:13    279s]   inst (g186922__5115) with max move: (119, 23.56) -> (119.8, 21.85)
[01/21 02:09:13    279s]   mean    (X+Y) =         1.77 um
[01/21 02:09:13    279s] Summary Report:
[01/21 02:09:13    279s] Instances move: 3 (out of 10028 movable)
[01/21 02:09:13    279s] Instances flipped: 0
[01/21 02:09:13    279s] Mean displacement: 1.77 um
[01/21 02:09:13    279s] Max displacement: 2.51 um (Instance: g186922__5115) (119, 23.56) -> (119.8, 21.85)
[01/21 02:09:13    279s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[01/21 02:09:13    279s] Total instances moved : 3
[01/21 02:09:14    279s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.360, REAL:0.357, MEM:2193.3M, EPOCH TIME: 1705795754.000954
[01/21 02:09:14    279s] Total net bbox length = 1.667e+05 (7.820e+04 8.850e+04) (ext = 1.116e+04)
[01/21 02:09:14    279s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2193.3MB
[01/21 02:09:14    279s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2193.3MB) @(0:04:39 - 0:04:40).
[01/21 02:09:14    279s] *** Finished refinePlace (0:04:40 mem=2193.3M) ***
[01/21 02:09:14    279s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.5
[01/21 02:09:14    279s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.390, REAL:0.385, MEM:2193.3M, EPOCH TIME: 1705795754.004513
[01/21 02:09:14    279s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2193.3M, EPOCH TIME: 1705795754.004568
[01/21 02:09:14    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10028).
[01/21 02:09:14    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:14    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:14    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:14    279s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.040, MEM:2190.3M, EPOCH TIME: 1705795754.044303
[01/21 02:09:14    279s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.470, REAL:0.469, MEM:2190.3M, EPOCH TIME: 1705795754.044444
[01/21 02:09:14    279s] **INFO: Flow update: Design timing is met.
[01/21 02:09:14    279s] **INFO: Flow update: Design timing is met.
[01/21 02:09:14    279s] **INFO: Flow update: Design timing is met.
[01/21 02:09:14    279s] Register exp ratio and priority group on 0 nets on 10935 nets : 
[01/21 02:09:14    279s] 
[01/21 02:09:14    279s] Active setup views:
[01/21 02:09:14    279s]  default_emulate_view
[01/21 02:09:14    279s]   Dominating endpoints: 0
[01/21 02:09:14    279s]   Dominating TNS: -0.000
[01/21 02:09:14    279s] 
[01/21 02:09:14    279s] Extraction called for design 'picorv32' of instances=10028 and nets=11077 using extraction engine 'preRoute' .
[01/21 02:09:14    279s] PreRoute RC Extraction called for design picorv32.
[01/21 02:09:14    279s] RC Extraction called in multi-corner(1) mode.
[01/21 02:09:14    279s] RCMode: PreRoute
[01/21 02:09:14    279s]       RC Corner Indexes            0   
[01/21 02:09:14    279s] Capacitance Scaling Factor   : 1.00000 
[01/21 02:09:14    279s] Resistance Scaling Factor    : 1.00000 
[01/21 02:09:14    279s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 02:09:14    279s] Clock Res. Scaling Factor    : 1.00000 
[01/21 02:09:14    279s] Shrink Factor                : 1.00000
[01/21 02:09:14    279s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 02:09:14    279s] Using Quantus QRC technology file ...
[01/21 02:09:14    279s] RC Grid backup saved.
[01/21 02:09:14    279s] 
[01/21 02:09:14    279s] Trim Metal Layers:
[01/21 02:09:14    279s] LayerId::1 widthSet size::1
[01/21 02:09:14    279s] LayerId::2 widthSet size::1
[01/21 02:09:14    279s] LayerId::3 widthSet size::1
[01/21 02:09:14    279s] LayerId::4 widthSet size::1
[01/21 02:09:14    279s] LayerId::5 widthSet size::1
[01/21 02:09:14    279s] LayerId::6 widthSet size::1
[01/21 02:09:14    279s] LayerId::7 widthSet size::1
[01/21 02:09:14    279s] LayerId::8 widthSet size::1
[01/21 02:09:14    279s] LayerId::9 widthSet size::1
[01/21 02:09:14    279s] LayerId::10 widthSet size::1
[01/21 02:09:14    279s] LayerId::11 widthSet size::1
[01/21 02:09:14    279s] Skipped RC grid update for preRoute extraction.
[01/21 02:09:14    279s] eee: pegSigSF::1.070000
[01/21 02:09:14    279s] Initializing multi-corner resistance tables ...
[01/21 02:09:14    279s] eee: l::1 avDens::0.090397 usedTrk::1708.508484 availTrk::18900.000000 sigTrk::1708.508484
[01/21 02:09:14    279s] eee: l::2 avDens::0.255962 usedTrk::4026.796139 availTrk::15732.000000 sigTrk::4026.796139
[01/21 02:09:14    279s] eee: l::3 avDens::0.276853 usedTrk::4609.599838 availTrk::16650.000000 sigTrk::4609.599838
[01/21 02:09:14    279s] eee: l::4 avDens::0.140082 usedTrk::2084.001892 availTrk::14877.000000 sigTrk::2084.001892
[01/21 02:09:14    279s] eee: l::5 avDens::0.064582 usedTrk::941.610471 availTrk::14580.000000 sigTrk::941.610471
[01/21 02:09:14    279s] eee: l::6 avDens::0.026725 usedTrk::205.648802 availTrk::7695.000000 sigTrk::205.648802
[01/21 02:09:14    279s] eee: l::7 avDens::0.010701 usedTrk::27.928421 availTrk::2610.000000 sigTrk::27.928421
[01/21 02:09:14    279s] eee: l::8 avDens::0.011829 usedTrk::25.284386 availTrk::2137.500000 sigTrk::25.284386
[01/21 02:09:14    279s] eee: l::9 avDens::0.022260 usedTrk::20.034240 availTrk::900.000000 sigTrk::20.034240
[01/21 02:09:14    279s] eee: l::10 avDens::0.069928 usedTrk::105.228391 availTrk::1504.800000 sigTrk::105.228391
[01/21 02:09:14    279s] eee: l::11 avDens::0.046856 usedTrk::150.126550 availTrk::3204.000000 sigTrk::150.126550
[01/21 02:09:14    279s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:09:14    279s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.267779 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.823800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:09:14    280s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2176.898M)
[01/21 02:09:14    280s] Skewing Data Summary (End_of_FINAL)
[01/21 02:09:15    280s] --------------------------------------------------
[01/21 02:09:15    280s]  Total skewed count:0
[01/21 02:09:15    280s] --------------------------------------------------
[01/21 02:09:15    280s] Starting delay calculation for Setup views
[01/21 02:09:15    280s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 02:09:15    280s] #################################################################################
[01/21 02:09:15    280s] # Design Stage: PreRoute
[01/21 02:09:15    280s] # Design Name: picorv32
[01/21 02:09:15    280s] # Design Mode: 45nm
[01/21 02:09:15    280s] # Analysis Mode: MMMC Non-OCV 
[01/21 02:09:15    280s] # Parasitics Mode: No SPEF/RCDB 
[01/21 02:09:15    280s] # Signoff Settings: SI Off 
[01/21 02:09:15    280s] #################################################################################
[01/21 02:09:15    281s] Calculate delays in Single mode...
[01/21 02:09:15    281s] Topological Sorting (REAL = 0:00:00.0, MEM = 2170.9M, InitMEM = 2170.9M)
[01/21 02:09:15    281s] Start delay calculation (fullDC) (1 T). (MEM=2170.91)
[01/21 02:09:15    281s] End AAE Lib Interpolated Model. (MEM=2182.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:09:18    283s] Total number of fetched objects 10935
[01/21 02:09:18    283s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/21 02:09:18    283s] End delay calculation. (MEM=2198.12 CPU=0:00:02.0 REAL=0:00:02.0)
[01/21 02:09:18    283s] End delay calculation (fullDC). (MEM=2198.12 CPU=0:00:02.6 REAL=0:00:03.0)
[01/21 02:09:18    283s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 2198.1M) ***
[01/21 02:09:18    284s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:04:44 mem=2198.1M)
[01/21 02:09:18    284s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2198.12 MB )
[01/21 02:09:18    284s] (I)      ==================== Layers =====================
[01/21 02:09:18    284s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:18    284s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:09:18    284s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:18    284s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:09:18    284s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:09:18    284s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:09:18    284s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:09:18    284s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:09:18    284s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:09:18    284s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:09:18    284s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:09:18    284s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:09:18    284s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:09:18    284s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:09:18    284s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:09:18    284s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:09:18    284s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:09:18    284s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:09:18    284s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:09:18    284s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:09:18    284s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:09:18    284s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:09:18    284s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:09:18    284s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:09:18    284s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:09:18    284s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:18    284s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:09:18    284s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:09:18    284s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:09:18    284s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:09:18    284s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:09:18    284s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:09:18    284s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:09:18    284s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:09:18    284s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:09:18    284s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:09:18    284s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:09:18    284s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:09:18    284s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:09:18    284s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:09:18    284s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:18    284s] (I)      Started Import and model ( Curr Mem: 2198.12 MB )
[01/21 02:09:18    284s] (I)      Default pattern map key = picorv32_default.
[01/21 02:09:18    284s] (I)      == Non-default Options ==
[01/21 02:09:18    284s] (I)      Build term to term wires                           : false
[01/21 02:09:18    284s] (I)      Maximum routing layer                              : 11
[01/21 02:09:18    284s] (I)      Number of threads                                  : 1
[01/21 02:09:18    284s] (I)      Method to set GCell size                           : row
[01/21 02:09:18    284s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:09:18    284s] (I)      Use row-based GCell size
[01/21 02:09:18    284s] (I)      Use row-based GCell align
[01/21 02:09:18    284s] (I)      layer 0 area = 80000
[01/21 02:09:18    284s] (I)      layer 1 area = 80000
[01/21 02:09:18    284s] (I)      layer 2 area = 80000
[01/21 02:09:18    284s] (I)      layer 3 area = 80000
[01/21 02:09:18    284s] (I)      layer 4 area = 80000
[01/21 02:09:18    284s] (I)      layer 5 area = 80000
[01/21 02:09:18    284s] (I)      layer 6 area = 80000
[01/21 02:09:18    284s] (I)      layer 7 area = 80000
[01/21 02:09:18    284s] (I)      layer 8 area = 80000
[01/21 02:09:18    284s] (I)      layer 9 area = 400000
[01/21 02:09:18    284s] (I)      layer 10 area = 400000
[01/21 02:09:18    284s] (I)      GCell unit size   : 3420
[01/21 02:09:18    284s] (I)      GCell multiplier  : 1
[01/21 02:09:18    284s] (I)      GCell row height  : 3420
[01/21 02:09:18    284s] (I)      Actual row height : 3420
[01/21 02:09:18    284s] (I)      GCell align ref   : 30000 30020
[01/21 02:09:18    284s] [NR-eGR] Track table information for default rule: 
[01/21 02:09:18    284s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:09:18    284s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:09:18    284s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:09:18    284s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:09:18    284s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:09:18    284s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:09:18    284s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:09:18    284s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:09:18    284s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:09:18    284s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:09:18    284s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:09:18    284s] (I)      ==================== Default via =====================
[01/21 02:09:18    284s] (I)      +----+------------------+----------------------------+
[01/21 02:09:18    284s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:09:18    284s] (I)      +----+------------------+----------------------------+
[01/21 02:09:18    284s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:09:18    284s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:09:18    284s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:09:18    284s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:09:18    284s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:09:18    284s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:09:18    284s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:09:18    284s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:09:18    284s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:09:18    284s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:09:18    284s] (I)      +----+------------------+----------------------------+
[01/21 02:09:18    284s] [NR-eGR] Read 4304 PG shapes
[01/21 02:09:18    284s] [NR-eGR] Read 0 clock shapes
[01/21 02:09:18    284s] [NR-eGR] Read 0 other shapes
[01/21 02:09:18    284s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:09:18    284s] [NR-eGR] #Instance Blockages : 0
[01/21 02:09:18    284s] [NR-eGR] #PG Blockages       : 4304
[01/21 02:09:18    284s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:09:18    284s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:09:18    284s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:09:18    284s] [NR-eGR] #Other Blockages    : 0
[01/21 02:09:18    284s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:09:18    284s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:09:19    284s] [NR-eGR] Read 10891 nets ( ignored 0 )
[01/21 02:09:19    284s] (I)      early_global_route_priority property id does not exist.
[01/21 02:09:19    284s] (I)      Read Num Blocks=4304  Num Prerouted Wires=0  Num CS=0
[01/21 02:09:19    284s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 0
[01/21 02:09:19    284s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[01/21 02:09:19    284s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 0
[01/21 02:09:19    284s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[01/21 02:09:19    284s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 0
[01/21 02:09:19    284s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:09:19    284s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:09:19    284s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:09:19    284s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:09:19    284s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:09:19    284s] (I)      Number of ignored nets                =      0
[01/21 02:09:19    284s] (I)      Number of connected nets              =      0
[01/21 02:09:19    284s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:09:19    284s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/21 02:09:19    284s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:09:19    284s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:09:19    284s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:09:19    284s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:09:19    284s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:09:19    284s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:09:19    284s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:09:19    284s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/21 02:09:19    284s] (I)      Ndr track 0 does not exist
[01/21 02:09:19    284s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:09:19    284s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:09:19    284s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:09:19    284s] (I)      Site width          :   400  (dbu)
[01/21 02:09:19    284s] (I)      Row height          :  3420  (dbu)
[01/21 02:09:19    284s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:09:19    284s] (I)      GCell width         :  3420  (dbu)
[01/21 02:09:19    284s] (I)      GCell height        :  3420  (dbu)
[01/21 02:09:19    284s] (I)      Grid                :   142   141    11
[01/21 02:09:19    284s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:09:19    284s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:09:19    284s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:09:19    284s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:09:19    284s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:09:19    284s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:09:19    284s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:09:19    284s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:09:19    284s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:09:19    284s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:09:19    284s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:09:19    284s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:09:19    284s] (I)      --------------------------------------------------------
[01/21 02:09:19    284s] 
[01/21 02:09:19    284s] [NR-eGR] ============ Routing rule table ============
[01/21 02:09:19    284s] [NR-eGR] Rule id: 0  Nets: 10891
[01/21 02:09:19    284s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:09:19    284s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:09:19    284s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:09:19    284s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:09:19    284s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:09:19    284s] [NR-eGR] ========================================
[01/21 02:09:19    284s] [NR-eGR] 
[01/21 02:09:19    284s] (I)      =============== Blocked Tracks ===============
[01/21 02:09:19    284s] (I)      +-------+---------+----------+---------------+
[01/21 02:09:19    284s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:09:19    284s] (I)      +-------+---------+----------+---------------+
[01/21 02:09:19    284s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:09:19    284s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:09:19    284s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:09:19    284s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:09:19    284s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:09:19    284s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:09:19    284s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:09:19    284s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:09:19    284s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:09:19    284s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:09:19    284s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:09:19    284s] (I)      +-------+---------+----------+---------------+
[01/21 02:09:19    284s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2198.12 MB )
[01/21 02:09:19    284s] (I)      Reset routing kernel
[01/21 02:09:19    284s] (I)      Started Global Routing ( Curr Mem: 2198.12 MB )
[01/21 02:09:19    284s] (I)      totalPins=39437  totalGlobalPin=38237 (96.96%)
[01/21 02:09:19    284s] (I)      total 2D Cap : 1519501 = (777654 H, 741847 V)
[01/21 02:09:19    284s] [NR-eGR] Layer group 1: route 10891 net(s) in layer range [2, 11]
[01/21 02:09:19    284s] (I)      
[01/21 02:09:19    284s] (I)      ============  Phase 1a Route ============
[01/21 02:09:19    284s] (I)      Usage: 112351 = (54042 H, 58309 V) = (6.95% H, 7.86% V) = (9.241e+04um H, 9.971e+04um V)
[01/21 02:09:19    284s] (I)      
[01/21 02:09:19    284s] (I)      ============  Phase 1b Route ============
[01/21 02:09:19    284s] (I)      Usage: 112351 = (54042 H, 58309 V) = (6.95% H, 7.86% V) = (9.241e+04um H, 9.971e+04um V)
[01/21 02:09:19    284s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.921202e+05um
[01/21 02:09:19    284s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:09:19    284s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:09:19    284s] (I)      
[01/21 02:09:19    284s] (I)      ============  Phase 1c Route ============
[01/21 02:09:19    284s] (I)      Usage: 112351 = (54042 H, 58309 V) = (6.95% H, 7.86% V) = (9.241e+04um H, 9.971e+04um V)
[01/21 02:09:19    284s] (I)      
[01/21 02:09:19    284s] (I)      ============  Phase 1d Route ============
[01/21 02:09:19    284s] (I)      Usage: 112351 = (54042 H, 58309 V) = (6.95% H, 7.86% V) = (9.241e+04um H, 9.971e+04um V)
[01/21 02:09:19    284s] (I)      
[01/21 02:09:19    284s] (I)      ============  Phase 1e Route ============
[01/21 02:09:19    284s] (I)      Usage: 112351 = (54042 H, 58309 V) = (6.95% H, 7.86% V) = (9.241e+04um H, 9.971e+04um V)
[01/21 02:09:19    284s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.921202e+05um
[01/21 02:09:19    284s] (I)      
[01/21 02:09:19    284s] (I)      ============  Phase 1l Route ============
[01/21 02:09:19    284s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:09:19    284s] (I)      Layer  2:     168365     50441         5           0      169974    ( 0.00%) 
[01/21 02:09:19    284s] (I)      Layer  3:     178428     46430         0           0      178929    ( 0.00%) 
[01/21 02:09:19    284s] (I)      Layer  4:     168365     20701         0           0      169974    ( 0.00%) 
[01/21 02:09:19    284s] (I)      Layer  5:     178428      9182         0           0      178929    ( 0.00%) 
[01/21 02:09:19    284s] (I)      Layer  6:     168365      2128         0           0      169974    ( 0.00%) 
[01/21 02:09:19    284s] (I)      Layer  7:     178428       266         0           0      178929    ( 0.00%) 
[01/21 02:09:19    284s] (I)      Layer  8:     168365       234         0           0      169974    ( 0.00%) 
[01/21 02:09:19    284s] (I)      Layer  9:     177459        97         0           0      178929    ( 0.00%) 
[01/21 02:09:19    284s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:09:19    284s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:09:19    284s] (I)      Total:       1509829    129484         5       12505     1522666    ( 0.81%) 
[01/21 02:09:19    284s] (I)      
[01/21 02:09:19    284s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:09:19    284s] [NR-eGR]                        OverCon            
[01/21 02:09:19    284s] [NR-eGR]                         #Gcell     %Gcell
[01/21 02:09:19    284s] [NR-eGR]        Layer               (1)    OverCon
[01/21 02:09:19    284s] [NR-eGR] ----------------------------------------------
[01/21 02:09:19    284s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:19    284s] [NR-eGR]  Metal2 ( 2)         5( 0.03%)   ( 0.03%) 
[01/21 02:09:19    284s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:19    284s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:19    284s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:19    284s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:19    284s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:19    284s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:19    284s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:19    284s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:19    284s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:19    284s] [NR-eGR] ----------------------------------------------
[01/21 02:09:19    284s] [NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[01/21 02:09:19    284s] [NR-eGR] 
[01/21 02:09:19    284s] (I)      Finished Global Routing ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 2206.12 MB )
[01/21 02:09:19    284s] (I)      total 2D Cap : 1520644 = (778037 H, 742607 V)
[01/21 02:09:19    284s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:09:19    284s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.44 sec, Real: 0.46 sec, Curr Mem: 2206.12 MB )
[01/21 02:09:19    284s] (I)      ===================================== Runtime Summary ======================================
[01/21 02:09:19    284s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/21 02:09:19    284s] (I)      --------------------------------------------------------------------------------------------
[01/21 02:09:19    284s] (I)       Early Global Route kernel              100.00%  185.48 sec  185.94 sec  0.46 sec  0.44 sec 
[01/21 02:09:19    284s] (I)       +-Import and model                      33.10%  185.49 sec  185.64 sec  0.15 sec  0.14 sec 
[01/21 02:09:19    284s] (I)       | +-Create place DB                     13.24%  185.49 sec  185.55 sec  0.06 sec  0.05 sec 
[01/21 02:09:19    284s] (I)       | | +-Import place data                 13.19%  185.49 sec  185.55 sec  0.06 sec  0.05 sec 
[01/21 02:09:19    284s] (I)       | | | +-Read instances and placement     3.51%  185.49 sec  185.51 sec  0.02 sec  0.01 sec 
[01/21 02:09:19    284s] (I)       | | | +-Read nets                        9.57%  185.51 sec  185.55 sec  0.04 sec  0.04 sec 
[01/21 02:09:19    284s] (I)       | +-Create route DB                     17.45%  185.55 sec  185.63 sec  0.08 sec  0.08 sec 
[01/21 02:09:19    284s] (I)       | | +-Import route data (1T)            17.32%  185.55 sec  185.63 sec  0.08 sec  0.08 sec 
[01/21 02:09:19    284s] (I)       | | | +-Read blockages ( Layer 2-11 )    1.36%  185.56 sec  185.57 sec  0.01 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | | | +-Read routing blockages         0.00%  185.56 sec  185.56 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | | | +-Read instance blockages        0.59%  185.56 sec  185.56 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | | | +-Read PG blockages              0.25%  185.56 sec  185.56 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | | | +-Read clock blockages           0.03%  185.56 sec  185.56 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | | | +-Read other blockages           0.03%  185.56 sec  185.56 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | | | +-Read halo blockages            0.02%  185.57 sec  185.57 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | | | +-Read boundary cut boxes        0.00%  185.57 sec  185.57 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | | +-Read blackboxes                  0.01%  185.57 sec  185.57 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | | +-Read prerouted                   2.65%  185.57 sec  185.58 sec  0.01 sec  0.01 sec 
[01/21 02:09:19    284s] (I)       | | | +-Read unlegalized nets            0.73%  185.58 sec  185.58 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | | +-Read nets                        1.08%  185.58 sec  185.59 sec  0.00 sec  0.01 sec 
[01/21 02:09:19    284s] (I)       | | | +-Set up via pillars               0.01%  185.59 sec  185.59 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | | +-Initialize 3D grid graph         0.12%  185.59 sec  185.59 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | | +-Model blockage capacity          8.60%  185.59 sec  185.63 sec  0.04 sec  0.04 sec 
[01/21 02:09:19    284s] (I)       | | | | +-Initialize 3D capacity         8.23%  185.59 sec  185.63 sec  0.04 sec  0.04 sec 
[01/21 02:09:19    284s] (I)       | +-Read aux data                        0.00%  185.63 sec  185.63 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | +-Others data preparation              0.27%  185.63 sec  185.63 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | +-Create route kernel                  1.55%  185.63 sec  185.64 sec  0.01 sec  0.01 sec 
[01/21 02:09:19    284s] (I)       +-Global Routing                        62.59%  185.64 sec  185.93 sec  0.29 sec  0.28 sec 
[01/21 02:09:19    284s] (I)       | +-Initialization                       2.28%  185.64 sec  185.65 sec  0.01 sec  0.01 sec 
[01/21 02:09:19    284s] (I)       | +-Net group 1                         57.52%  185.65 sec  185.92 sec  0.26 sec  0.25 sec 
[01/21 02:09:19    284s] (I)       | | +-Generate topology                  4.72%  185.66 sec  185.68 sec  0.02 sec  0.02 sec 
[01/21 02:09:19    284s] (I)       | | +-Phase 1a                          12.43%  185.68 sec  185.74 sec  0.06 sec  0.05 sec 
[01/21 02:09:19    284s] (I)       | | | +-Pattern routing (1T)            11.11%  185.68 sec  185.73 sec  0.05 sec  0.05 sec 
[01/21 02:09:19    284s] (I)       | | | +-Add via demand to 2D             1.15%  185.74 sec  185.74 sec  0.01 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | +-Phase 1b                           0.04%  185.74 sec  185.74 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | +-Phase 1c                           0.01%  185.74 sec  185.74 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | +-Phase 1d                           0.01%  185.74 sec  185.74 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | +-Phase 1e                           0.09%  185.74 sec  185.74 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | | +-Route legalization               0.00%  185.74 sec  185.74 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       | | +-Phase 1l                          38.47%  185.74 sec  185.92 sec  0.18 sec  0.17 sec 
[01/21 02:09:19    284s] (I)       | | | +-Layer assignment (1T)           37.72%  185.75 sec  185.92 sec  0.17 sec  0.16 sec 
[01/21 02:09:19    284s] (I)       | +-Clean cong LA                        0.00%  185.92 sec  185.92 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)       +-Export 3D cong map                     2.24%  185.93 sec  185.94 sec  0.01 sec  0.01 sec 
[01/21 02:09:19    284s] (I)       | +-Export 2D cong map                   0.17%  185.94 sec  185.94 sec  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)      ===================== Summary by functions =====================
[01/21 02:09:19    284s] (I)       Lv  Step                                 %      Real       CPU 
[01/21 02:09:19    284s] (I)      ----------------------------------------------------------------
[01/21 02:09:19    284s] (I)        0  Early Global Route kernel      100.00%  0.46 sec  0.44 sec 
[01/21 02:09:19    284s] (I)        1  Global Routing                  62.59%  0.29 sec  0.28 sec 
[01/21 02:09:19    284s] (I)        1  Import and model                33.10%  0.15 sec  0.14 sec 
[01/21 02:09:19    284s] (I)        1  Export 3D cong map               2.24%  0.01 sec  0.01 sec 
[01/21 02:09:19    284s] (I)        2  Net group 1                     57.52%  0.26 sec  0.25 sec 
[01/21 02:09:19    284s] (I)        2  Create route DB                 17.45%  0.08 sec  0.08 sec 
[01/21 02:09:19    284s] (I)        2  Create place DB                 13.24%  0.06 sec  0.05 sec 
[01/21 02:09:19    284s] (I)        2  Initialization                   2.28%  0.01 sec  0.01 sec 
[01/21 02:09:19    284s] (I)        2  Create route kernel              1.55%  0.01 sec  0.01 sec 
[01/21 02:09:19    284s] (I)        2  Others data preparation          0.27%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        2  Export 2D cong map               0.17%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        3  Phase 1l                        38.47%  0.18 sec  0.17 sec 
[01/21 02:09:19    284s] (I)        3  Import route data (1T)          17.32%  0.08 sec  0.08 sec 
[01/21 02:09:19    284s] (I)        3  Import place data               13.19%  0.06 sec  0.05 sec 
[01/21 02:09:19    284s] (I)        3  Phase 1a                        12.43%  0.06 sec  0.05 sec 
[01/21 02:09:19    284s] (I)        3  Generate topology                4.72%  0.02 sec  0.02 sec 
[01/21 02:09:19    284s] (I)        3  Phase 1e                         0.09%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        4  Layer assignment (1T)           37.72%  0.17 sec  0.16 sec 
[01/21 02:09:19    284s] (I)        4  Pattern routing (1T)            11.11%  0.05 sec  0.05 sec 
[01/21 02:09:19    284s] (I)        4  Read nets                       10.65%  0.05 sec  0.05 sec 
[01/21 02:09:19    284s] (I)        4  Model blockage capacity          8.60%  0.04 sec  0.04 sec 
[01/21 02:09:19    284s] (I)        4  Read instances and placement     3.51%  0.02 sec  0.01 sec 
[01/21 02:09:19    284s] (I)        4  Read prerouted                   2.65%  0.01 sec  0.01 sec 
[01/21 02:09:19    284s] (I)        4  Read blockages ( Layer 2-11 )    1.36%  0.01 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        4  Add via demand to 2D             1.15%  0.01 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        4  Read unlegalized nets            0.73%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        4  Initialize 3D grid graph         0.12%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        5  Initialize 3D capacity           8.23%  0.04 sec  0.04 sec 
[01/21 02:09:19    284s] (I)        5  Read instance blockages          0.59%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        5  Read PG blockages                0.25%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/21 02:09:19    284s] OPERPROF: Starting HotSpotCal at level 1, MEM:2206.1M, EPOCH TIME: 1705795759.369336
[01/21 02:09:19    284s] [hotspot] +------------+---------------+---------------+
[01/21 02:09:19    284s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 02:09:19    284s] [hotspot] +------------+---------------+---------------+
[01/21 02:09:19    284s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 02:09:19    284s] [hotspot] +------------+---------------+---------------+
[01/21 02:09:19    284s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:09:19    284s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 02:09:19    284s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2206.1M, EPOCH TIME: 1705795759.372413
[01/21 02:09:19    284s] [hotspot] Hotspot report including placement blocked areas
[01/21 02:09:19    284s] OPERPROF: Starting HotSpotCal at level 1, MEM:2206.1M, EPOCH TIME: 1705795759.372751
[01/21 02:09:19    284s] [hotspot] +------------+---------------+---------------+
[01/21 02:09:19    284s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 02:09:19    284s] [hotspot] +------------+---------------+---------------+
[01/21 02:09:19    284s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 02:09:19    284s] [hotspot] +------------+---------------+---------------+
[01/21 02:09:19    284s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:09:19    284s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 02:09:19    284s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2206.1M, EPOCH TIME: 1705795759.375440
[01/21 02:09:19    284s] Reported timing to dir ./timingReports
[01/21 02:09:19    284s] **optDesign ... cpu = 0:02:36, real = 0:02:36, mem = 1699.1M, totSessionCpu=0:04:45 **
[01/21 02:09:19    284s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2159.1M, EPOCH TIME: 1705795759.436862
[01/21 02:09:19    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:19    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:19    285s] 
[01/21 02:09:19    285s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:19    285s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2159.1M, EPOCH TIME: 1705795759.489766
[01/21 02:09:19    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:19    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:23    286s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.650  |  1.040  |  0.650  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2174.6M, EPOCH TIME: 1705795763.652611
[01/21 02:09:23    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:23    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:23    286s] 
[01/21 02:09:23    286s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:23    286s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.051, MEM:2174.6M, EPOCH TIME: 1705795763.704035
[01/21 02:09:23    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:23    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:23    286s] Density: 71.152%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2174.6M, EPOCH TIME: 1705795763.727664
[01/21 02:09:23    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:23    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:23    286s] 
[01/21 02:09:23    286s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:23    286s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.051, MEM:2174.6M, EPOCH TIME: 1705795763.778792
[01/21 02:09:23    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:23    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:23    286s] **optDesign ... cpu = 0:02:38, real = 0:02:40, mem = 1701.4M, totSessionCpu=0:04:46 **
[01/21 02:09:23    286s] 
[01/21 02:09:23    286s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:09:23    286s] Deleting Lib Analyzer.
[01/21 02:09:23    286s] 
[01/21 02:09:23    286s] TimeStamp Deleting Cell Server End ...
[01/21 02:09:23    286s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/21 02:09:23    286s] Type 'man IMPOPT-3195' for more detail.
[01/21 02:09:23    286s] *** Finished optDesign ***
[01/21 02:09:23    286s] 
[01/21 02:09:23    286s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:45 real=  0:02:47)
[01/21 02:09:23    286s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[01/21 02:09:23    286s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.8 real=0:00:01.8)
[01/21 02:09:23    286s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:11.6 real=0:00:11.5)
[01/21 02:09:23    286s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:34 real=  0:01:34)
[01/21 02:09:23    286s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.8 real=0:00:01.8)
[01/21 02:09:23    286s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:09:23    286s] clean pInstBBox. size 0
[01/21 02:09:23    286s] All LLGs are deleted
[01/21 02:09:23    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:23    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:23    286s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2174.6M, EPOCH TIME: 1705795763.881518
[01/21 02:09:23    286s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2174.6M, EPOCH TIME: 1705795763.881703
[01/21 02:09:23    286s] Disable CTE adjustment.
[01/21 02:09:23    286s] Info: pop threads available for lower-level modules during optimization.
[01/21 02:09:23    286s] #optDebug: fT-D <X 1 0 0 0>
[01/21 02:09:23    286s] VSMManager cleared!
[01/21 02:09:23    286s] **place_opt_design ... cpu = 0:03:27, real = 0:03:30, mem = 2069.6M **
[01/21 02:09:23    286s] *** Finished GigaPlace ***
[01/21 02:09:23    286s] 
[01/21 02:09:23    286s] *** Summary of all messages that are not suppressed in this session:
[01/21 02:09:23    286s] Severity  ID               Count  Summary                                  
[01/21 02:09:23    286s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/21 02:09:23    286s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[01/21 02:09:23    286s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/21 02:09:23    286s] *** Message Summary: 5 warning(s), 0 error(s)
[01/21 02:09:23    286s] 
[01/21 02:09:23    286s] *** place_opt_design #1 [finish] : cpu/real = 0:03:26.7/0:03:30.1 (1.0), totSession cpu/real = 0:04:46.6/0:10:43.4 (0.4), mem = 2069.6M
[01/21 02:09:23    286s] 
[01/21 02:09:23    286s] =============================================================================================
[01/21 02:09:23    286s]  Final TAT Report : place_opt_design #1                                         21.35-s114_1
[01/21 02:09:23    286s] =============================================================================================
[01/21 02:09:23    286s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:09:23    286s] ---------------------------------------------------------------------------------------------
[01/21 02:09:23    286s] [ InitOpt                ]      1   0:00:02.5  (   1.2 % )     0:00:07.6 /  0:00:07.5    1.0
[01/21 02:09:23    286s] [ GlobalOpt              ]      1   0:00:01.7  (   0.8 % )     0:00:01.7 /  0:00:01.7    1.0
[01/21 02:09:23    286s] [ DrvOpt                 ]      4   0:00:12.5  (   5.9 % )     0:00:13.7 /  0:00:13.7    1.0
[01/21 02:09:23    286s] [ SimplifyNetlist        ]      1   0:00:01.4  (   0.7 % )     0:00:01.4 /  0:00:01.4    1.0
[01/21 02:09:23    286s] [ SkewPreCTSReport       ]      1   0:00:00.7  (   0.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/21 02:09:23    286s] [ AreaOpt                ]      3   0:00:23.3  (  11.1 % )     0:00:24.2 /  0:00:24.3    1.0
[01/21 02:09:23    286s] [ ViewPruning            ]      8   0:00:00.3  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:09:23    286s] [ OptSummaryReport       ]      3   0:00:00.5  (   0.2 % )     0:00:09.0 /  0:00:06.1    0.7
[01/21 02:09:23    286s] [ DrvReport              ]      3   0:00:04.0  (   1.9 % )     0:00:04.0 /  0:00:01.2    0.3
[01/21 02:09:23    286s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:09:23    286s] [ SlackTraversorInit     ]      5   0:00:00.9  (   0.4 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:09:23    286s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:23    286s] [ PlacerInterfaceInit    ]      3   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:09:23    286s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.2    1.0
[01/21 02:09:23    286s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:09:23    286s] [ GlobalPlace            ]      1   0:00:48.5  (  23.1 % )     0:00:49.1 /  0:00:48.3    1.0
[01/21 02:09:23    286s] [ IncrReplace            ]      1   0:01:33.0  (  44.2 % )     0:01:37.7 /  0:01:37.9    1.0
[01/21 02:09:23    286s] [ RefinePlace            ]      3   0:00:02.5  (   1.2 % )     0:00:02.6 /  0:00:02.6    1.0
[01/21 02:09:23    286s] [ EarlyGlobalRoute       ]      2   0:00:01.2  (   0.6 % )     0:00:01.2 /  0:00:01.2    1.0
[01/21 02:09:23    286s] [ ExtractRC              ]      3   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:09:23    286s] [ TimingUpdate           ]     33   0:00:02.8  (   1.3 % )     0:00:09.0 /  0:00:09.0    1.0
[01/21 02:09:23    286s] [ FullDelayCalc          ]      3   0:00:09.7  (   4.6 % )     0:00:09.7 /  0:00:09.7    1.0
[01/21 02:09:23    286s] [ TimingReport           ]      3   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:09:23    286s] [ GenerateReports        ]      1   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.4    0.9
[01/21 02:09:23    286s] [ MISC                   ]          0:00:02.0  (   1.0 % )     0:00:02.0 /  0:00:02.0    1.0
[01/21 02:09:23    286s] ---------------------------------------------------------------------------------------------
[01/21 02:09:23    286s]  place_opt_design #1 TOTAL          0:03:30.1  ( 100.0 % )     0:03:30.1 /  0:03:26.7    1.0
[01/21 02:09:23    286s] ---------------------------------------------------------------------------------------------
[01/21 02:09:23    286s] 
[01/21 02:09:38    288s] <CMD> optDesign -preCTS
[01/21 02:09:38    288s] Executing: place_opt_design -opt
[01/21 02:09:38    288s] **INFO: User settings:
[01/21 02:09:38    288s] setDesignMode -process                              45
[01/21 02:09:38    288s] setExtractRCMode -coupling_c_th                     0.1
[01/21 02:09:38    288s] setExtractRCMode -engine                            preRoute
[01/21 02:09:38    288s] setExtractRCMode -relative_c_th                     1
[01/21 02:09:38    288s] setExtractRCMode -total_c_th                        0
[01/21 02:09:38    288s] setUsefulSkewMode -maxAllowedDelay                  1
[01/21 02:09:38    288s] setUsefulSkewMode -noBoundary                       false
[01/21 02:09:38    288s] setDelayCalMode -enable_high_fanout                 true
[01/21 02:09:38    288s] setDelayCalMode -engine                             aae
[01/21 02:09:38    288s] setDelayCalMode -ignoreNetLoad                      false
[01/21 02:09:38    288s] setDelayCalMode -socv_accuracy_mode                 low
[01/21 02:09:38    288s] setOptMode -activeHoldViews                         { default_emulate_view }
[01/21 02:09:38    288s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/21 02:09:38    288s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/21 02:09:38    288s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/21 02:09:38    288s] setOptMode -drcMargin                               0
[01/21 02:09:38    288s] setOptMode -fixDrc                                  true
[01/21 02:09:38    288s] setOptMode -optimizeFF                              true
[01/21 02:09:38    288s] setOptMode -setupTargetSlack                        0
[01/21 02:09:38    288s] setPlaceMode -place_detail_check_route              false
[01/21 02:09:38    288s] setPlaceMode -place_detail_preserve_routing         true
[01/21 02:09:38    288s] setPlaceMode -place_detail_remove_affected_routing  false
[01/21 02:09:38    288s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/21 02:09:38    288s] setPlaceMode -place_global_clock_gate_aware         true
[01/21 02:09:38    288s] setPlaceMode -place_global_cong_effort              high
[01/21 02:09:38    288s] setPlaceMode -place_global_ignore_scan              true
[01/21 02:09:38    288s] setPlaceMode -place_global_ignore_spare             false
[01/21 02:09:38    288s] setPlaceMode -place_global_module_aware_spare       false
[01/21 02:09:38    288s] setPlaceMode -place_global_place_io_pins            true
[01/21 02:09:38    288s] setPlaceMode -place_global_reorder_scan             true
[01/21 02:09:38    288s] setPlaceMode -powerDriven                           false
[01/21 02:09:38    288s] setPlaceMode -timingDriven                          true
[01/21 02:09:38    288s] setAnalysisMode -analysisType                       single
[01/21 02:09:38    288s] setAnalysisMode -checkType                          setup
[01/21 02:09:38    288s] setAnalysisMode -clkSrcPath                         true
[01/21 02:09:38    288s] setAnalysisMode -clockPropagation                   forcedIdeal
[01/21 02:09:38    288s] setAnalysisMode -usefulSkew                         true
[01/21 02:09:38    288s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/21 02:09:38    288s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/21 02:09:38    288s] 
[01/21 02:09:38    288s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:04:48.3/0:10:58.4 (0.4), mem = 2079.7M
[01/21 02:09:38    288s] *** Starting GigaPlace ***
[01/21 02:09:38    288s] #optDebug: fT-E <X 2 3 1 0>
[01/21 02:09:38    288s] OPERPROF: Starting DPlace-Init at level 1, MEM:2079.7M, EPOCH TIME: 1705795778.884969
[01/21 02:09:38    288s] Processing tracks to init pin-track alignment.
[01/21 02:09:38    288s] z: 2, totalTracks: 1
[01/21 02:09:38    288s] z: 4, totalTracks: 1
[01/21 02:09:38    288s] z: 6, totalTracks: 1
[01/21 02:09:38    288s] z: 8, totalTracks: 1
[01/21 02:09:38    288s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:09:38    288s] All LLGs are deleted
[01/21 02:09:38    288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:38    288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:38    288s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2079.7M, EPOCH TIME: 1705795778.896177
[01/21 02:09:38    288s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2078.9M, EPOCH TIME: 1705795778.896708
[01/21 02:09:38    288s] # Building picorv32 llgBox search-tree.
[01/21 02:09:38    288s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2078.9M, EPOCH TIME: 1705795778.900203
[01/21 02:09:38    288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:38    288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:38    288s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2078.9M, EPOCH TIME: 1705795778.902480
[01/21 02:09:38    288s] Max number of tech site patterns supported in site array is 256.
[01/21 02:09:38    288s] Core basic site is CoreSite
[01/21 02:09:38    288s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2078.9M, EPOCH TIME: 1705795778.947520
[01/21 02:09:38    288s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:09:38    288s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/21 02:09:38    288s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2078.9M, EPOCH TIME: 1705795778.949847
[01/21 02:09:38    288s] SiteArray: non-trimmed site array dimensions = 124 x 1069
[01/21 02:09:38    288s] SiteArray: use 794,624 bytes
[01/21 02:09:38    288s] SiteArray: current memory after site array memory allocation 2079.7M
[01/21 02:09:38    288s] SiteArray: FP blocked sites are writable
[01/21 02:09:38    288s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:09:38    288s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2079.7M, EPOCH TIME: 1705795778.954262
[01/21 02:09:38    288s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2079.7M, EPOCH TIME: 1705795778.954443
[01/21 02:09:38    288s] SiteArray: number of non floorplan blocked sites for llg default is 132556
[01/21 02:09:38    288s] Atter site array init, number of instance map data is 0.
[01/21 02:09:38    288s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.055, MEM:2079.7M, EPOCH TIME: 1705795778.957194
[01/21 02:09:38    288s] 
[01/21 02:09:38    288s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:38    288s] OPERPROF:     Starting CMU at level 3, MEM:2079.7M, EPOCH TIME: 1705795778.958875
[01/21 02:09:38    288s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2079.7M, EPOCH TIME: 1705795778.960794
[01/21 02:09:38    288s] 
[01/21 02:09:38    288s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:09:38    288s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:2079.7M, EPOCH TIME: 1705795778.962437
[01/21 02:09:38    288s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2079.7M, EPOCH TIME: 1705795778.962538
[01/21 02:09:38    288s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2079.7M, EPOCH TIME: 1705795778.962617
[01/21 02:09:38    288s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2079.7MB).
[01/21 02:09:38    288s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.083, MEM:2079.7M, EPOCH TIME: 1705795778.968118
[01/21 02:09:38    288s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2079.7M, EPOCH TIME: 1705795778.968192
[01/21 02:09:38    288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:38    288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:39    288s] All LLGs are deleted
[01/21 02:09:39    288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:39    288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:39    288s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2079.7M, EPOCH TIME: 1705795779.011635
[01/21 02:09:39    288s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2079.7M, EPOCH TIME: 1705795779.012058
[01/21 02:09:39    288s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.046, MEM:2073.7M, EPOCH TIME: 1705795779.014499
[01/21 02:09:39    288s] *** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:48.4/0:10:58.5 (0.4), mem = 2073.7M
[01/21 02:09:39    288s] VSMManager cleared!
[01/21 02:09:39    288s] *** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:48.4/0:10:58.5 (0.4), mem = 2073.7M
[01/21 02:09:39    288s] 
[01/21 02:09:39    288s] =============================================================================================
[01/21 02:09:39    288s]  Step TAT Report : GlobalPlace #1 / place_opt_design #2                         21.35-s114_1
[01/21 02:09:39    288s] =============================================================================================
[01/21 02:09:39    288s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:09:39    288s] ---------------------------------------------------------------------------------------------
[01/21 02:09:39    288s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:39    288s] ---------------------------------------------------------------------------------------------
[01/21 02:09:39    288s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:39    288s] ---------------------------------------------------------------------------------------------
[01/21 02:09:39    288s] 
[01/21 02:09:39    288s] Enable CTE adjustment.
[01/21 02:09:39    288s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1596.0M, totSessionCpu=0:04:48 **
[01/21 02:09:39    288s] Info: 1 threads available for lower-level modules during optimization.
[01/21 02:09:39    288s] GigaOpt running with 1 threads.
[01/21 02:09:39    288s] *** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:48.5/0:10:58.6 (0.4), mem = 2073.7M
[01/21 02:09:39    288s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/21 02:09:39    288s] OPERPROF: Starting DPlace-Init at level 1, MEM:2073.7M, EPOCH TIME: 1705795779.049936
[01/21 02:09:39    288s] Processing tracks to init pin-track alignment.
[01/21 02:09:39    288s] z: 2, totalTracks: 1
[01/21 02:09:39    288s] z: 4, totalTracks: 1
[01/21 02:09:39    288s] z: 6, totalTracks: 1
[01/21 02:09:39    288s] z: 8, totalTracks: 1
[01/21 02:09:39    288s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:09:39    288s] All LLGs are deleted
[01/21 02:09:39    288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:39    288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:39    288s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2073.7M, EPOCH TIME: 1705795779.059449
[01/21 02:09:39    288s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2073.7M, EPOCH TIME: 1705795779.059912
[01/21 02:09:39    288s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2073.7M, EPOCH TIME: 1705795779.063429
[01/21 02:09:39    288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:39    288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:39    288s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2073.7M, EPOCH TIME: 1705795779.065704
[01/21 02:09:39    288s] Max number of tech site patterns supported in site array is 256.
[01/21 02:09:39    288s] Core basic site is CoreSite
[01/21 02:09:39    288s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2073.7M, EPOCH TIME: 1705795779.110853
[01/21 02:09:39    288s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:09:39    288s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:09:39    288s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2073.7M, EPOCH TIME: 1705795779.113131
[01/21 02:09:39    288s] Fast DP-INIT is on for default
[01/21 02:09:39    288s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:09:39    288s] Atter site array init, number of instance map data is 0.
[01/21 02:09:39    288s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.052, MEM:2073.7M, EPOCH TIME: 1705795779.118055
[01/21 02:09:39    288s] 
[01/21 02:09:39    288s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:39    288s] OPERPROF:     Starting CMU at level 3, MEM:2073.7M, EPOCH TIME: 1705795779.119763
[01/21 02:09:39    288s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2073.7M, EPOCH TIME: 1705795779.121133
[01/21 02:09:39    288s] 
[01/21 02:09:39    288s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:09:39    288s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.059, MEM:2073.7M, EPOCH TIME: 1705795779.122820
[01/21 02:09:39    288s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2073.7M, EPOCH TIME: 1705795779.122915
[01/21 02:09:39    288s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2073.7M, EPOCH TIME: 1705795779.122993
[01/21 02:09:39    288s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2073.7MB).
[01/21 02:09:39    288s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.080, MEM:2073.7M, EPOCH TIME: 1705795779.130365
[01/21 02:09:39    288s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2073.7M, EPOCH TIME: 1705795779.130482
[01/21 02:09:39    288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:39    288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:39    288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:39    288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:39    288s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.043, MEM:2073.7M, EPOCH TIME: 1705795779.173434
[01/21 02:09:39    288s] 
[01/21 02:09:39    288s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:09:39    288s] Summary for sequential cells identification: 
[01/21 02:09:39    288s]   Identified SBFF number: 104
[01/21 02:09:39    288s]   Identified MBFF number: 0
[01/21 02:09:39    288s]   Identified SB Latch number: 0
[01/21 02:09:39    288s]   Identified MB Latch number: 0
[01/21 02:09:39    288s]   Not identified SBFF number: 16
[01/21 02:09:39    288s]   Not identified MBFF number: 0
[01/21 02:09:39    288s]   Not identified SB Latch number: 0
[01/21 02:09:39    288s]   Not identified MB Latch number: 0
[01/21 02:09:39    288s]   Number of sequential cells which are not FFs: 32
[01/21 02:09:39    288s]  Visiting view : default_emulate_view
[01/21 02:09:39    288s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:09:39    288s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:09:39    288s]  Visiting view : default_emulate_view
[01/21 02:09:39    288s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:09:39    288s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:09:39    288s] TLC MultiMap info (StdDelay):
[01/21 02:09:39    288s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:09:39    288s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:09:39    288s]  Setting StdDelay to: 38ps
[01/21 02:09:39    288s] 
[01/21 02:09:39    288s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:09:39    288s] 
[01/21 02:09:39    288s] Creating Lib Analyzer ...
[01/21 02:09:39    288s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/21 02:09:39    288s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/21 02:09:39    288s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:09:39    288s] 
[01/21 02:09:39    288s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:09:40    289s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:50 mem=2099.7M
[01/21 02:09:40    289s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:50 mem=2099.7M
[01/21 02:09:40    289s] Creating Lib Analyzer, finished. 
[01/21 02:09:40    289s] #optDebug: fT-S <1 2 3 1 0>
[01/21 02:09:40    289s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1603.3M, totSessionCpu=0:04:50 **
[01/21 02:09:40    289s] *** optDesign -preCTS ***
[01/21 02:09:40    289s] DRC Margin: user margin 0.0; extra margin 0.2
[01/21 02:09:40    289s] Setup Target Slack: user slack 0; extra slack 0.0
[01/21 02:09:40    289s] Hold Target Slack: user slack 0
[01/21 02:09:40    289s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2097.7M, EPOCH TIME: 1705795780.333519
[01/21 02:09:40    289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:40    289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:40    289s] 
[01/21 02:09:40    289s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:40    289s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.048, MEM:2097.7M, EPOCH TIME: 1705795780.381313
[01/21 02:09:40    289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:40    289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:40    289s] Multi-VT timing optimization disabled based on library information.
[01/21 02:09:40    289s] 
[01/21 02:09:40    289s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:09:40    289s] Deleting Lib Analyzer.
[01/21 02:09:40    289s] 
[01/21 02:09:40    289s] TimeStamp Deleting Cell Server End ...
[01/21 02:09:40    289s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/21 02:09:40    289s] 
[01/21 02:09:40    289s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:09:40    289s] Summary for sequential cells identification: 
[01/21 02:09:40    289s]   Identified SBFF number: 104
[01/21 02:09:40    289s]   Identified MBFF number: 0
[01/21 02:09:40    289s]   Identified SB Latch number: 0
[01/21 02:09:40    289s]   Identified MB Latch number: 0
[01/21 02:09:40    289s]   Not identified SBFF number: 16
[01/21 02:09:40    289s]   Not identified MBFF number: 0
[01/21 02:09:40    289s]   Not identified SB Latch number: 0
[01/21 02:09:40    289s]   Not identified MB Latch number: 0
[01/21 02:09:40    289s]   Number of sequential cells which are not FFs: 32
[01/21 02:09:40    289s]  Visiting view : default_emulate_view
[01/21 02:09:40    289s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:09:40    289s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:09:40    289s]  Visiting view : default_emulate_view
[01/21 02:09:40    289s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:09:40    289s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:09:40    289s] TLC MultiMap info (StdDelay):
[01/21 02:09:40    289s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:09:40    289s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:09:40    289s]  Setting StdDelay to: 38ps
[01/21 02:09:40    289s] 
[01/21 02:09:40    289s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:09:40    289s] 
[01/21 02:09:40    289s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:09:40    289s] 
[01/21 02:09:40    289s] TimeStamp Deleting Cell Server End ...
[01/21 02:09:40    289s] 
[01/21 02:09:40    289s] Creating Lib Analyzer ...
[01/21 02:09:40    289s] 
[01/21 02:09:40    289s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:09:40    289s] Summary for sequential cells identification: 
[01/21 02:09:40    289s]   Identified SBFF number: 104
[01/21 02:09:40    289s]   Identified MBFF number: 0
[01/21 02:09:40    289s]   Identified SB Latch number: 0
[01/21 02:09:40    289s]   Identified MB Latch number: 0
[01/21 02:09:40    289s]   Not identified SBFF number: 16
[01/21 02:09:40    289s]   Not identified MBFF number: 0
[01/21 02:09:40    289s]   Not identified SB Latch number: 0
[01/21 02:09:40    289s]   Not identified MB Latch number: 0
[01/21 02:09:40    289s]   Number of sequential cells which are not FFs: 32
[01/21 02:09:40    289s]  Visiting view : default_emulate_view
[01/21 02:09:40    289s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/21 02:09:40    289s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:09:40    289s]  Visiting view : default_emulate_view
[01/21 02:09:40    289s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/21 02:09:40    289s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:09:40    289s] TLC MultiMap info (StdDelay):
[01/21 02:09:40    289s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:09:40    289s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/21 02:09:40    289s]  Setting StdDelay to: 41.7ps
[01/21 02:09:40    289s] 
[01/21 02:09:40    289s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:09:40    289s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:09:40    289s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:09:40    289s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:09:40    289s] 
[01/21 02:09:40    289s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:09:41    290s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:51 mem=2099.7M
[01/21 02:09:41    290s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:51 mem=2099.7M
[01/21 02:09:41    290s] Creating Lib Analyzer, finished. 
[01/21 02:09:41    290s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2099.7M, EPOCH TIME: 1705795781.165208
[01/21 02:09:41    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:41    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:41    290s] All LLGs are deleted
[01/21 02:09:41    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:41    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:41    290s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2099.7M, EPOCH TIME: 1705795781.165289
[01/21 02:09:41    290s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2099.7M, EPOCH TIME: 1705795781.165346
[01/21 02:09:41    290s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2097.7M, EPOCH TIME: 1705795781.165552
[01/21 02:09:41    290s] {MMLU 0 0 10935}
[01/21 02:09:41    290s] ### Creating LA Mngr. totSessionCpu=0:04:51 mem=2097.7M
[01/21 02:09:41    290s] ### Creating LA Mngr, finished. totSessionCpu=0:04:51 mem=2097.7M
[01/21 02:09:41    290s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2097.71 MB )
[01/21 02:09:41    290s] (I)      ==================== Layers =====================
[01/21 02:09:41    290s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:41    290s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:09:41    290s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:41    290s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:09:41    290s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:09:41    290s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:09:41    290s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:09:41    290s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:09:41    290s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:09:41    290s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:09:41    290s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:09:41    290s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:09:41    290s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:09:41    290s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:09:41    290s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:09:41    290s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:09:41    290s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:09:41    290s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:09:41    290s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:09:41    290s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:09:41    290s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:09:41    290s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:09:41    290s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:09:41    290s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:09:41    290s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:09:41    290s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:41    290s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:09:41    290s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:09:41    290s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:09:41    290s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:09:41    290s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:09:41    290s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:09:41    290s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:09:41    290s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:09:41    290s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:09:41    290s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:09:41    290s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:09:41    290s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:09:41    290s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:09:41    290s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:09:41    290s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:41    290s] (I)      Started Import and model ( Curr Mem: 2097.71 MB )
[01/21 02:09:41    290s] (I)      Default pattern map key = picorv32_default.
[01/21 02:09:41    290s] (I)      Number of ignored instance 0
[01/21 02:09:41    290s] (I)      Number of inbound cells 0
[01/21 02:09:41    290s] (I)      Number of opened ILM blockages 0
[01/21 02:09:41    290s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/21 02:09:41    290s] (I)      numMoveCells=10028, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/21 02:09:41    290s] (I)      cell height: 3420, count: 10028
[01/21 02:09:41    290s] (I)      Number of nets = 10891 ( 44 ignored )
[01/21 02:09:41    290s] (I)      Read rows... (mem=2101.8M)
[01/21 02:09:41    290s] (I)      Done Read rows (cpu=0.000s, mem=2101.8M)
[01/21 02:09:41    290s] (I)      Identified Clock instances: Flop 1961, Clock buffer/inverter 0, Gate 0, Logic 0
[01/21 02:09:41    290s] (I)      Read module constraints... (mem=2101.8M)
[01/21 02:09:41    290s] (I)      Done Read module constraints (cpu=0.000s, mem=2101.8M)
[01/21 02:09:41    290s] (I)      == Non-default Options ==
[01/21 02:09:41    290s] (I)      Maximum routing layer                              : 11
[01/21 02:09:41    290s] (I)      Buffering-aware routing                            : true
[01/21 02:09:41    290s] (I)      Spread congestion away from blockages              : true
[01/21 02:09:41    290s] (I)      Number of threads                                  : 1
[01/21 02:09:41    290s] (I)      Overflow penalty cost                              : 10
[01/21 02:09:41    290s] (I)      Punch through distance                             : 2506.730000
[01/21 02:09:41    290s] (I)      Source-to-sink ratio                               : 0.300000
[01/21 02:09:41    290s] (I)      Method to set GCell size                           : row
[01/21 02:09:41    290s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:09:41    290s] (I)      Use row-based GCell size
[01/21 02:09:41    290s] (I)      Use row-based GCell align
[01/21 02:09:41    290s] (I)      layer 0 area = 80000
[01/21 02:09:41    290s] (I)      layer 1 area = 80000
[01/21 02:09:41    290s] (I)      layer 2 area = 80000
[01/21 02:09:41    290s] (I)      layer 3 area = 80000
[01/21 02:09:41    290s] (I)      layer 4 area = 80000
[01/21 02:09:41    290s] (I)      layer 5 area = 80000
[01/21 02:09:41    290s] (I)      layer 6 area = 80000
[01/21 02:09:41    290s] (I)      layer 7 area = 80000
[01/21 02:09:41    290s] (I)      layer 8 area = 80000
[01/21 02:09:41    290s] (I)      layer 9 area = 400000
[01/21 02:09:41    290s] (I)      layer 10 area = 400000
[01/21 02:09:41    290s] (I)      GCell unit size   : 3420
[01/21 02:09:41    290s] (I)      GCell multiplier  : 1
[01/21 02:09:41    290s] (I)      GCell row height  : 3420
[01/21 02:09:41    290s] (I)      Actual row height : 3420
[01/21 02:09:41    290s] (I)      GCell align ref   : 30000 30020
[01/21 02:09:41    290s] [NR-eGR] Track table information for default rule: 
[01/21 02:09:41    290s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:09:41    290s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:09:41    290s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:09:41    290s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:09:41    290s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:09:41    290s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:09:41    290s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:09:41    290s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:09:41    290s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:09:41    290s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:09:41    290s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:09:41    290s] (I)      ==================== Default via =====================
[01/21 02:09:41    290s] (I)      +----+------------------+----------------------------+
[01/21 02:09:41    290s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:09:41    290s] (I)      +----+------------------+----------------------------+
[01/21 02:09:41    290s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:09:41    290s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:09:41    290s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:09:41    290s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:09:41    290s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:09:41    290s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:09:41    290s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:09:41    290s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:09:41    290s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:09:41    290s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:09:41    290s] (I)      +----+------------------+----------------------------+
[01/21 02:09:41    290s] [NR-eGR] Read 4304 PG shapes
[01/21 02:09:41    290s] [NR-eGR] Read 0 clock shapes
[01/21 02:09:41    290s] [NR-eGR] Read 0 other shapes
[01/21 02:09:41    290s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:09:41    290s] [NR-eGR] #Instance Blockages : 0
[01/21 02:09:41    290s] [NR-eGR] #PG Blockages       : 4304
[01/21 02:09:41    290s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:09:41    290s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:09:41    290s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:09:41    290s] [NR-eGR] #Other Blockages    : 0
[01/21 02:09:41    290s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:09:41    290s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:09:41    290s] [NR-eGR] Read 10891 nets ( ignored 0 )
[01/21 02:09:41    290s] (I)      early_global_route_priority property id does not exist.
[01/21 02:09:41    290s] (I)      Read Num Blocks=4304  Num Prerouted Wires=0  Num CS=0
[01/21 02:09:41    290s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 0
[01/21 02:09:41    290s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[01/21 02:09:41    290s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 0
[01/21 02:09:41    290s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[01/21 02:09:41    290s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 0
[01/21 02:09:41    290s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:09:41    290s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:09:41    290s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:09:41    290s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:09:41    290s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:09:41    290s] (I)      Number of ignored nets                =      0
[01/21 02:09:41    290s] (I)      Number of connected nets              =      0
[01/21 02:09:41    290s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:09:41    290s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/21 02:09:41    290s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:09:41    290s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:09:41    290s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:09:41    290s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:09:41    290s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:09:41    290s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:09:41    290s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:09:41    290s] (I)      Constructing bin map
[01/21 02:09:41    290s] (I)      Initialize bin information with width=6840 height=6840
[01/21 02:09:41    290s] (I)      Done constructing bin map
[01/21 02:09:41    290s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/21 02:09:41    290s] (I)      Ndr track 0 does not exist
[01/21 02:09:41    290s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:09:41    290s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:09:41    290s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:09:41    290s] (I)      Site width          :   400  (dbu)
[01/21 02:09:41    290s] (I)      Row height          :  3420  (dbu)
[01/21 02:09:41    290s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:09:41    290s] (I)      GCell width         :  3420  (dbu)
[01/21 02:09:41    290s] (I)      GCell height        :  3420  (dbu)
[01/21 02:09:41    290s] (I)      Grid                :   142   141    11
[01/21 02:09:41    290s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:09:41    290s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:09:41    290s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:09:41    290s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:09:41    290s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:09:41    290s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:09:41    290s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:09:41    290s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:09:41    290s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:09:41    290s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:09:41    290s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:09:41    290s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:09:41    290s] (I)      --------------------------------------------------------
[01/21 02:09:41    290s] 
[01/21 02:09:41    290s] [NR-eGR] ============ Routing rule table ============
[01/21 02:09:41    290s] [NR-eGR] Rule id: 0  Nets: 10891
[01/21 02:09:41    290s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:09:41    290s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:09:41    290s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:09:41    290s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:09:41    290s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:09:41    290s] [NR-eGR] ========================================
[01/21 02:09:41    290s] [NR-eGR] 
[01/21 02:09:41    290s] (I)      =============== Blocked Tracks ===============
[01/21 02:09:41    290s] (I)      +-------+---------+----------+---------------+
[01/21 02:09:41    290s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:09:41    290s] (I)      +-------+---------+----------+---------------+
[01/21 02:09:41    290s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:09:41    290s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:09:41    290s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:09:41    290s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:09:41    290s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:09:41    290s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:09:41    290s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:09:41    290s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:09:41    290s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:09:41    290s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:09:41    290s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:09:41    290s] (I)      +-------+---------+----------+---------------+
[01/21 02:09:41    290s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2104.50 MB )
[01/21 02:09:41    290s] (I)      Reset routing kernel
[01/21 02:09:41    290s] (I)      Started Global Routing ( Curr Mem: 2104.50 MB )
[01/21 02:09:41    290s] (I)      totalPins=39437  totalGlobalPin=38237 (96.96%)
[01/21 02:09:41    290s] (I)      total 2D Cap : 1519501 = (777654 H, 741847 V)
[01/21 02:09:41    290s] (I)      #blocked areas for congestion spreading : 0
[01/21 02:09:41    290s] [NR-eGR] Layer group 1: route 10891 net(s) in layer range [2, 11]
[01/21 02:09:41    290s] (I)      
[01/21 02:09:41    290s] (I)      ============  Phase 1a Route ============
[01/21 02:09:41    290s] (I)      Usage: 113499 = (54938 H, 58561 V) = (7.06% H, 7.89% V) = (9.394e+04um H, 1.001e+05um V)
[01/21 02:09:41    290s] (I)      
[01/21 02:09:41    290s] (I)      ============  Phase 1b Route ============
[01/21 02:09:41    290s] (I)      Usage: 113499 = (54938 H, 58561 V) = (7.06% H, 7.89% V) = (9.394e+04um H, 1.001e+05um V)
[01/21 02:09:41    290s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.940833e+05um
[01/21 02:09:41    290s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:09:41    290s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:09:41    290s] (I)      
[01/21 02:09:41    290s] (I)      ============  Phase 1c Route ============
[01/21 02:09:41    290s] (I)      Usage: 113499 = (54938 H, 58561 V) = (7.06% H, 7.89% V) = (9.394e+04um H, 1.001e+05um V)
[01/21 02:09:41    290s] (I)      
[01/21 02:09:41    290s] (I)      ============  Phase 1d Route ============
[01/21 02:09:41    290s] (I)      Usage: 113499 = (54938 H, 58561 V) = (7.06% H, 7.89% V) = (9.394e+04um H, 1.001e+05um V)
[01/21 02:09:41    290s] (I)      
[01/21 02:09:41    290s] (I)      ============  Phase 1e Route ============
[01/21 02:09:41    290s] (I)      Usage: 113499 = (54938 H, 58561 V) = (7.06% H, 7.89% V) = (9.394e+04um H, 1.001e+05um V)
[01/21 02:09:41    290s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.940833e+05um
[01/21 02:09:41    290s] (I)      
[01/21 02:09:41    290s] (I)      ============  Phase 1l Route ============
[01/21 02:09:41    290s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:09:41    290s] (I)      Layer  2:     168365     50608         4           0      169974    ( 0.00%) 
[01/21 02:09:41    290s] (I)      Layer  3:     178428     46879         0           0      178929    ( 0.00%) 
[01/21 02:09:41    290s] (I)      Layer  4:     168365     20917         0           0      169974    ( 0.00%) 
[01/21 02:09:41    290s] (I)      Layer  5:     178428      9656         0           0      178929    ( 0.00%) 
[01/21 02:09:41    290s] (I)      Layer  6:     168365      2102         0           0      169974    ( 0.00%) 
[01/21 02:09:41    290s] (I)      Layer  7:     178428       313         0           0      178929    ( 0.00%) 
[01/21 02:09:41    290s] (I)      Layer  8:     168365       178         0           0      169974    ( 0.00%) 
[01/21 02:09:41    290s] (I)      Layer  9:     177459        70         0           0      178929    ( 0.00%) 
[01/21 02:09:41    290s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:09:41    290s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:09:41    290s] (I)      Total:       1509829    130728         4       12505     1522666    ( 0.81%) 
[01/21 02:09:41    290s] (I)      
[01/21 02:09:41    290s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:09:41    290s] [NR-eGR]                        OverCon            
[01/21 02:09:41    290s] [NR-eGR]                         #Gcell     %Gcell
[01/21 02:09:41    290s] [NR-eGR]        Layer               (1)    OverCon
[01/21 02:09:41    290s] [NR-eGR] ----------------------------------------------
[01/21 02:09:41    290s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:41    290s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[01/21 02:09:41    290s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:41    290s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:41    290s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:41    290s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:41    290s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:41    290s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:41    290s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:41    290s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:41    290s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:41    290s] [NR-eGR] ----------------------------------------------
[01/21 02:09:41    290s] [NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[01/21 02:09:41    290s] [NR-eGR] 
[01/21 02:09:41    290s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2107.50 MB )
[01/21 02:09:41    290s] (I)      total 2D Cap : 1520644 = (778037 H, 742607 V)
[01/21 02:09:41    290s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:09:41    290s] (I)      ============= Track Assignment ============
[01/21 02:09:41    290s] (I)      Started Track Assignment (1T) ( Curr Mem: 2107.50 MB )
[01/21 02:09:41    290s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 02:09:41    290s] (I)      Run Multi-thread track assignment
[01/21 02:09:41    291s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 2107.50 MB )
[01/21 02:09:41    291s] (I)      Started Export ( Curr Mem: 2107.50 MB )
[01/21 02:09:41    291s] [NR-eGR]                  Length (um)    Vias 
[01/21 02:09:41    291s] [NR-eGR] -------------------------------------
[01/21 02:09:41    291s] [NR-eGR]  Metal1   (1H)             0   39133 
[01/21 02:09:41    291s] [NR-eGR]  Metal2   (2V)         68986   56911 
[01/21 02:09:41    291s] [NR-eGR]  Metal3   (3H)         79098    5929 
[01/21 02:09:41    291s] [NR-eGR]  Metal4   (4V)         35098    1901 
[01/21 02:09:41    291s] [NR-eGR]  Metal5   (5H)         16553     228 
[01/21 02:09:41    291s] [NR-eGR]  Metal6   (6V)          3608      60 
[01/21 02:09:41    291s] [NR-eGR]  Metal7   (7H)           564      38 
[01/21 02:09:41    291s] [NR-eGR]  Metal8   (8V)           304      21 
[01/21 02:09:41    291s] [NR-eGR]  Metal9   (9H)           103       9 
[01/21 02:09:41    291s] [NR-eGR]  Metal10  (10V)            2       6 
[01/21 02:09:41    291s] [NR-eGR]  Metal11  (11H)            6       0 
[01/21 02:09:41    291s] [NR-eGR] -------------------------------------
[01/21 02:09:41    291s] [NR-eGR]           Total       204322  104236 
[01/21 02:09:41    291s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:09:41    291s] [NR-eGR] Total half perimeter of net bounding box: 166697um
[01/21 02:09:41    291s] [NR-eGR] Total length: 204322um, number of vias: 104236
[01/21 02:09:41    291s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:09:41    291s] [NR-eGR] Total eGR-routed clock nets wire length: 7112um, number of vias: 5600
[01/21 02:09:41    291s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:09:42    291s] (I)      Finished Export ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2097.98 MB )
[01/21 02:09:42    291s] Saved RC grid cleaned up.
[01/21 02:09:42    291s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.84 sec, Real: 0.84 sec, Curr Mem: 2089.98 MB )
[01/21 02:09:42    291s] (I)      ======================================= Runtime Summary ========================================
[01/21 02:09:42    291s] (I)       Step                                             %       Start      Finish      Real       CPU 
[01/21 02:09:42    291s] (I)      ------------------------------------------------------------------------------------------------
[01/21 02:09:42    291s] (I)       Early Global Route kernel                  100.00%  207.78 sec  208.61 sec  0.84 sec  0.84 sec 
[01/21 02:09:42    291s] (I)       +-Import and model                          10.47%  207.78 sec  207.87 sec  0.09 sec  0.09 sec 
[01/21 02:09:42    291s] (I)       | +-Create place DB                          4.64%  207.78 sec  207.82 sec  0.04 sec  0.05 sec 
[01/21 02:09:42    291s] (I)       | | +-Import place data                      4.62%  207.78 sec  207.82 sec  0.04 sec  0.05 sec 
[01/21 02:09:42    291s] (I)       | | | +-Read instances and placement         1.26%  207.78 sec  207.79 sec  0.01 sec  0.01 sec 
[01/21 02:09:42    291s] (I)       | | | +-Read nets                            2.93%  207.79 sec  207.82 sec  0.02 sec  0.03 sec 
[01/21 02:09:42    291s] (I)       | +-Create route DB                          4.64%  207.82 sec  207.86 sec  0.04 sec  0.03 sec 
[01/21 02:09:42    291s] (I)       | | +-Import route data (1T)                 4.60%  207.82 sec  207.86 sec  0.04 sec  0.03 sec 
[01/21 02:09:42    291s] (I)       | | | +-Read blockages ( Layer 2-11 )        0.39%  207.82 sec  207.83 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | | +-Read routing blockages             0.00%  207.82 sec  207.82 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | | +-Read instance blockages            0.20%  207.82 sec  207.83 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | | +-Read PG blockages                  0.07%  207.83 sec  207.83 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | | +-Read clock blockages               0.00%  207.83 sec  207.83 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | | +-Read other blockages               0.00%  207.83 sec  207.83 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | | +-Read halo blockages                0.01%  207.83 sec  207.83 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | | +-Read boundary cut boxes            0.00%  207.83 sec  207.83 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | +-Read blackboxes                      0.00%  207.83 sec  207.83 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | +-Read prerouted                       0.07%  207.83 sec  207.83 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | +-Read unlegalized nets                0.08%  207.83 sec  207.83 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | +-Read nets                            0.43%  207.83 sec  207.83 sec  0.00 sec  0.01 sec 
[01/21 02:09:42    291s] (I)       | | | +-Set up via pillars                   0.01%  207.83 sec  207.83 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | +-Initialize 3D grid graph             0.02%  207.83 sec  207.83 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | +-Model blockage capacity              2.73%  207.83 sec  207.86 sec  0.02 sec  0.02 sec 
[01/21 02:09:42    291s] (I)       | | | | +-Initialize 3D capacity             2.61%  207.83 sec  207.86 sec  0.02 sec  0.02 sec 
[01/21 02:09:42    291s] (I)       | +-Read aux data                            0.16%  207.86 sec  207.86 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | +-Others data preparation                  0.09%  207.86 sec  207.86 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | +-Create route kernel                      0.50%  207.86 sec  207.86 sec  0.00 sec  0.01 sec 
[01/21 02:09:42    291s] (I)       +-Global Routing                            21.34%  207.87 sec  208.05 sec  0.18 sec  0.18 sec 
[01/21 02:09:42    291s] (I)       | +-Initialization                           0.30%  207.87 sec  207.87 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | +-Net group 1                             19.39%  207.87 sec  208.03 sec  0.16 sec  0.16 sec 
[01/21 02:09:42    291s] (I)       | | +-Generate topology                      1.75%  207.87 sec  207.89 sec  0.01 sec  0.02 sec 
[01/21 02:09:42    291s] (I)       | | +-Phase 1a                               3.78%  207.89 sec  207.92 sec  0.03 sec  0.03 sec 
[01/21 02:09:42    291s] (I)       | | | +-Pattern routing (1T)                 3.06%  207.89 sec  207.92 sec  0.03 sec  0.03 sec 
[01/21 02:09:42    291s] (I)       | | | +-Add via demand to 2D                 0.64%  207.92 sec  207.92 sec  0.01 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | +-Phase 1b                               0.02%  207.92 sec  207.92 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | +-Phase 1c                               0.00%  207.92 sec  207.92 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | +-Phase 1d                               0.00%  207.92 sec  207.92 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | +-Phase 1e                               0.15%  207.92 sec  207.92 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | +-Route legalization                   0.12%  207.92 sec  207.92 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | | | +-Legalize Reach Aware Violations    0.11%  207.92 sec  207.92 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | | +-Phase 1l                              13.17%  207.92 sec  208.03 sec  0.11 sec  0.11 sec 
[01/21 02:09:42    291s] (I)       | | | +-Layer assignment (1T)               12.92%  207.92 sec  208.03 sec  0.11 sec  0.10 sec 
[01/21 02:09:42    291s] (I)       | +-Clean cong LA                            0.00%  208.03 sec  208.03 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       +-Export 3D cong map                         1.02%  208.05 sec  208.06 sec  0.01 sec  0.01 sec 
[01/21 02:09:42    291s] (I)       | +-Export 2D cong map                       0.10%  208.06 sec  208.06 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       +-Extract Global 3D Wires                    0.79%  208.06 sec  208.07 sec  0.01 sec  0.01 sec 
[01/21 02:09:42    291s] (I)       +-Track Assignment (1T)                     30.07%  208.07 sec  208.32 sec  0.25 sec  0.24 sec 
[01/21 02:09:42    291s] (I)       | +-Initialization                           0.09%  208.07 sec  208.07 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       | +-Track Assignment Kernel                 29.63%  208.07 sec  208.32 sec  0.25 sec  0.24 sec 
[01/21 02:09:42    291s] (I)       | +-Free Memory                              0.01%  208.32 sec  208.32 sec  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)       +-Export                                    34.57%  208.32 sec  208.61 sec  0.29 sec  0.29 sec 
[01/21 02:09:42    291s] (I)       | +-Export DB wires                         12.77%  208.32 sec  208.43 sec  0.11 sec  0.12 sec 
[01/21 02:09:42    291s] (I)       | | +-Export all nets                        9.73%  208.33 sec  208.41 sec  0.08 sec  0.08 sec 
[01/21 02:09:42    291s] (I)       | | +-Set wire vias                          2.12%  208.41 sec  208.42 sec  0.02 sec  0.03 sec 
[01/21 02:09:42    291s] (I)       | +-Report wirelength                        4.82%  208.43 sec  208.47 sec  0.04 sec  0.03 sec 
[01/21 02:09:42    291s] (I)       | +-Update net boxes                         4.60%  208.47 sec  208.50 sec  0.04 sec  0.04 sec 
[01/21 02:09:42    291s] (I)       | +-Update timing                           12.24%  208.50 sec  208.61 sec  0.10 sec  0.10 sec 
[01/21 02:09:42    291s] (I)       +-Postprocess design                         0.44%  208.61 sec  208.61 sec  0.00 sec  0.02 sec 
[01/21 02:09:42    291s] (I)      ====================== Summary by functions ======================
[01/21 02:09:42    291s] (I)       Lv  Step                                   %      Real       CPU 
[01/21 02:09:42    291s] (I)      ------------------------------------------------------------------
[01/21 02:09:42    291s] (I)        0  Early Global Route kernel        100.00%  0.84 sec  0.84 sec 
[01/21 02:09:42    291s] (I)        1  Export                            34.57%  0.29 sec  0.29 sec 
[01/21 02:09:42    291s] (I)        1  Track Assignment (1T)             30.07%  0.25 sec  0.24 sec 
[01/21 02:09:42    291s] (I)        1  Global Routing                    21.34%  0.18 sec  0.18 sec 
[01/21 02:09:42    291s] (I)        1  Import and model                  10.47%  0.09 sec  0.09 sec 
[01/21 02:09:42    291s] (I)        1  Export 3D cong map                 1.02%  0.01 sec  0.01 sec 
[01/21 02:09:42    291s] (I)        1  Extract Global 3D Wires            0.79%  0.01 sec  0.01 sec 
[01/21 02:09:42    291s] (I)        1  Postprocess design                 0.44%  0.00 sec  0.02 sec 
[01/21 02:09:42    291s] (I)        2  Track Assignment Kernel           29.63%  0.25 sec  0.24 sec 
[01/21 02:09:42    291s] (I)        2  Net group 1                       19.39%  0.16 sec  0.16 sec 
[01/21 02:09:42    291s] (I)        2  Export DB wires                   12.77%  0.11 sec  0.12 sec 
[01/21 02:09:42    291s] (I)        2  Update timing                     12.24%  0.10 sec  0.10 sec 
[01/21 02:09:42    291s] (I)        2  Report wirelength                  4.82%  0.04 sec  0.03 sec 
[01/21 02:09:42    291s] (I)        2  Create route DB                    4.64%  0.04 sec  0.03 sec 
[01/21 02:09:42    291s] (I)        2  Create place DB                    4.64%  0.04 sec  0.05 sec 
[01/21 02:09:42    291s] (I)        2  Update net boxes                   4.60%  0.04 sec  0.04 sec 
[01/21 02:09:42    291s] (I)        2  Create route kernel                0.50%  0.00 sec  0.01 sec 
[01/21 02:09:42    291s] (I)        2  Initialization                     0.39%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        2  Read aux data                      0.16%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        2  Export 2D cong map                 0.10%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        2  Others data preparation            0.09%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        3  Phase 1l                          13.17%  0.11 sec  0.11 sec 
[01/21 02:09:42    291s] (I)        3  Export all nets                    9.73%  0.08 sec  0.08 sec 
[01/21 02:09:42    291s] (I)        3  Import place data                  4.62%  0.04 sec  0.05 sec 
[01/21 02:09:42    291s] (I)        3  Import route data (1T)             4.60%  0.04 sec  0.03 sec 
[01/21 02:09:42    291s] (I)        3  Phase 1a                           3.78%  0.03 sec  0.03 sec 
[01/21 02:09:42    291s] (I)        3  Set wire vias                      2.12%  0.02 sec  0.03 sec 
[01/21 02:09:42    291s] (I)        3  Generate topology                  1.75%  0.01 sec  0.02 sec 
[01/21 02:09:42    291s] (I)        3  Phase 1e                           0.15%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        3  Phase 1b                           0.02%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        4  Layer assignment (1T)             12.92%  0.11 sec  0.10 sec 
[01/21 02:09:42    291s] (I)        4  Read nets                          3.36%  0.03 sec  0.04 sec 
[01/21 02:09:42    291s] (I)        4  Pattern routing (1T)               3.06%  0.03 sec  0.03 sec 
[01/21 02:09:42    291s] (I)        4  Model blockage capacity            2.73%  0.02 sec  0.02 sec 
[01/21 02:09:42    291s] (I)        4  Read instances and placement       1.26%  0.01 sec  0.01 sec 
[01/21 02:09:42    291s] (I)        4  Add via demand to 2D               0.64%  0.01 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        4  Read blockages ( Layer 2-11 )      0.39%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        4  Route legalization                 0.12%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        4  Read unlegalized nets              0.08%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        4  Read prerouted                     0.07%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        4  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        5  Initialize 3D capacity             2.61%  0.02 sec  0.02 sec 
[01/21 02:09:42    291s] (I)        5  Read instance blockages            0.20%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        5  Legalize Reach Aware Violations    0.11%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        5  Read PG blockages                  0.07%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        5  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        5  Read other blockages               0.00%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[01/21 02:09:42    291s] {MMLU 0 0 10935}
[01/21 02:09:42    291s] ### Creating LA Mngr. totSessionCpu=0:04:51 mem=2085.0M
[01/21 02:09:42    291s] 
[01/21 02:09:42    291s] Trim Metal Layers:
[01/21 02:09:42    291s] LayerId::1 widthSet size::1
[01/21 02:09:42    291s] LayerId::2 widthSet size::1
[01/21 02:09:42    291s] LayerId::3 widthSet size::1
[01/21 02:09:42    291s] LayerId::4 widthSet size::1
[01/21 02:09:42    291s] LayerId::5 widthSet size::1
[01/21 02:09:42    291s] LayerId::6 widthSet size::1
[01/21 02:09:42    291s] LayerId::7 widthSet size::1
[01/21 02:09:42    291s] LayerId::8 widthSet size::1
[01/21 02:09:42    291s] LayerId::9 widthSet size::1
[01/21 02:09:42    291s] LayerId::10 widthSet size::1
[01/21 02:09:42    291s] LayerId::11 widthSet size::1
[01/21 02:09:42    291s] Updating RC grid for preRoute extraction ...
[01/21 02:09:42    291s] eee: pegSigSF::1.070000
[01/21 02:09:42    291s] Initializing multi-corner resistance tables ...
[01/21 02:09:42    291s] eee: l::1 avDens::0.090397 usedTrk::1708.508484 availTrk::18900.000000 sigTrk::1708.508484
[01/21 02:09:42    291s] eee: l::2 avDens::0.257711 usedTrk::4054.316048 availTrk::15732.000000 sigTrk::4054.316048
[01/21 02:09:42    291s] eee: l::3 avDens::0.279360 usedTrk::4651.351557 availTrk::16650.000000 sigTrk::4651.351557
[01/21 02:09:42    291s] eee: l::4 avDens::0.139381 usedTrk::2073.572990 availTrk::14877.000000 sigTrk::2073.572990
[01/21 02:09:42    291s] eee: l::5 avDens::0.066871 usedTrk::981.001836 availTrk::14670.000000 sigTrk::981.001836
[01/21 02:09:42    291s] eee: l::6 avDens::0.031001 usedTrk::222.645964 availTrk::7182.000000 sigTrk::222.645964
[01/21 02:09:42    291s] eee: l::7 avDens::0.020342 usedTrk::51.261755 availTrk::2520.000000 sigTrk::51.261755
[01/21 02:09:42    291s] eee: l::8 avDens::0.011576 usedTrk::20.785409 availTrk::1795.500000 sigTrk::20.785409
[01/21 02:09:42    291s] eee: l::9 avDens::0.009055 usedTrk::6.519620 availTrk::720.000000 sigTrk::6.519620
[01/21 02:09:42    291s] eee: l::10 avDens::0.069925 usedTrk::105.222836 availTrk::1504.800000 sigTrk::105.222836
[01/21 02:09:42    291s] eee: l::11 avDens::0.046840 usedTrk::150.073918 availTrk::3204.000000 sigTrk::150.073918
[01/21 02:09:42    291s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:09:42    291s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.264438 uaWl=1.000000 uaWlH=0.275242 aWlH=0.000000 lMod=0 pMax=0.824000 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:09:42    291s] ### Creating LA Mngr, finished. totSessionCpu=0:04:52 mem=2085.0M
[01/21 02:09:42    291s] Extraction called for design 'picorv32' of instances=10028 and nets=11077 using extraction engine 'preRoute' .
[01/21 02:09:42    291s] PreRoute RC Extraction called for design picorv32.
[01/21 02:09:42    291s] RC Extraction called in multi-corner(1) mode.
[01/21 02:09:42    291s] RCMode: PreRoute
[01/21 02:09:42    291s]       RC Corner Indexes            0   
[01/21 02:09:42    291s] Capacitance Scaling Factor   : 1.00000 
[01/21 02:09:42    291s] Resistance Scaling Factor    : 1.00000 
[01/21 02:09:42    291s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 02:09:42    291s] Clock Res. Scaling Factor    : 1.00000 
[01/21 02:09:42    291s] Shrink Factor                : 1.00000
[01/21 02:09:42    291s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 02:09:42    291s] Using Quantus QRC technology file ...
[01/21 02:09:42    291s] 
[01/21 02:09:42    291s] Trim Metal Layers:
[01/21 02:09:42    291s] LayerId::1 widthSet size::1
[01/21 02:09:42    291s] LayerId::2 widthSet size::1
[01/21 02:09:42    291s] LayerId::3 widthSet size::1
[01/21 02:09:42    291s] LayerId::4 widthSet size::1
[01/21 02:09:42    291s] LayerId::5 widthSet size::1
[01/21 02:09:42    291s] LayerId::6 widthSet size::1
[01/21 02:09:42    291s] LayerId::7 widthSet size::1
[01/21 02:09:42    291s] LayerId::8 widthSet size::1
[01/21 02:09:42    291s] LayerId::9 widthSet size::1
[01/21 02:09:42    291s] LayerId::10 widthSet size::1
[01/21 02:09:42    291s] LayerId::11 widthSet size::1
[01/21 02:09:42    291s] Updating RC grid for preRoute extraction ...
[01/21 02:09:42    291s] eee: pegSigSF::1.070000
[01/21 02:09:42    291s] Initializing multi-corner resistance tables ...
[01/21 02:09:42    291s] eee: l::1 avDens::0.090397 usedTrk::1708.508484 availTrk::18900.000000 sigTrk::1708.508484
[01/21 02:09:42    291s] eee: l::2 avDens::0.257711 usedTrk::4054.316048 availTrk::15732.000000 sigTrk::4054.316048
[01/21 02:09:42    291s] eee: l::3 avDens::0.279360 usedTrk::4651.351557 availTrk::16650.000000 sigTrk::4651.351557
[01/21 02:09:42    291s] eee: l::4 avDens::0.139381 usedTrk::2073.572990 availTrk::14877.000000 sigTrk::2073.572990
[01/21 02:09:42    291s] eee: l::5 avDens::0.066871 usedTrk::981.001836 availTrk::14670.000000 sigTrk::981.001836
[01/21 02:09:42    291s] eee: l::6 avDens::0.031001 usedTrk::222.645964 availTrk::7182.000000 sigTrk::222.645964
[01/21 02:09:42    291s] eee: l::7 avDens::0.020342 usedTrk::51.261755 availTrk::2520.000000 sigTrk::51.261755
[01/21 02:09:42    291s] eee: l::8 avDens::0.011576 usedTrk::20.785409 availTrk::1795.500000 sigTrk::20.785409
[01/21 02:09:42    291s] eee: l::9 avDens::0.009055 usedTrk::6.519620 availTrk::720.000000 sigTrk::6.519620
[01/21 02:09:42    291s] eee: l::10 avDens::0.069925 usedTrk::105.222836 availTrk::1504.800000 sigTrk::105.222836
[01/21 02:09:42    291s] eee: l::11 avDens::0.046840 usedTrk::150.073918 availTrk::3204.000000 sigTrk::150.073918
[01/21 02:09:42    291s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:09:42    291s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.264438 uaWl=1.000000 uaWlH=0.275242 aWlH=0.000000 lMod=0 pMax=0.824000 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:09:42    291s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2084.984M)
[01/21 02:09:42    291s] All LLGs are deleted
[01/21 02:09:42    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:42    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:42    291s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2085.0M, EPOCH TIME: 1705795782.466998
[01/21 02:09:42    291s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2085.0M, EPOCH TIME: 1705795782.467352
[01/21 02:09:42    291s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2085.0M, EPOCH TIME: 1705795782.470826
[01/21 02:09:42    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:42    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:42    291s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2085.0M, EPOCH TIME: 1705795782.473185
[01/21 02:09:42    291s] Max number of tech site patterns supported in site array is 256.
[01/21 02:09:42    291s] Core basic site is CoreSite
[01/21 02:09:42    291s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2085.0M, EPOCH TIME: 1705795782.520327
[01/21 02:09:42    291s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:09:42    291s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:09:42    291s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:2085.0M, EPOCH TIME: 1705795782.523254
[01/21 02:09:42    291s] Fast DP-INIT is on for default
[01/21 02:09:42    291s] Atter site array init, number of instance map data is 0.
[01/21 02:09:42    291s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.057, MEM:2085.0M, EPOCH TIME: 1705795782.530192
[01/21 02:09:42    291s] 
[01/21 02:09:42    291s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:42    291s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.063, MEM:2085.0M, EPOCH TIME: 1705795782.533437
[01/21 02:09:42    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:42    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:42    291s] Starting delay calculation for Setup views
[01/21 02:09:42    292s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 02:09:42    292s] #################################################################################
[01/21 02:09:42    292s] # Design Stage: PreRoute
[01/21 02:09:42    292s] # Design Name: picorv32
[01/21 02:09:42    292s] # Design Mode: 45nm
[01/21 02:09:42    292s] # Analysis Mode: MMMC Non-OCV 
[01/21 02:09:42    292s] # Parasitics Mode: No SPEF/RCDB 
[01/21 02:09:42    292s] # Signoff Settings: SI Off 
[01/21 02:09:42    292s] #################################################################################
[01/21 02:09:43    292s] Calculate delays in Single mode...
[01/21 02:09:43    292s] Topological Sorting (REAL = 0:00:00.0, MEM = 2087.0M, InitMEM = 2087.0M)
[01/21 02:09:43    292s] Start delay calculation (fullDC) (1 T). (MEM=2087)
[01/21 02:09:43    292s] End AAE Lib Interpolated Model. (MEM=2098.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:09:46    295s] Total number of fetched objects 10935
[01/21 02:09:46    295s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/21 02:09:46    295s] End delay calculation. (MEM=2106.94 CPU=0:00:02.1 REAL=0:00:03.0)
[01/21 02:09:46    295s] End delay calculation (fullDC). (MEM=2106.94 CPU=0:00:02.8 REAL=0:00:03.0)
[01/21 02:09:46    295s] *** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 2106.9M) ***
[01/21 02:09:46    296s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:04:56 mem=2106.9M)
[01/21 02:09:47    296s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.636  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3416   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2122.2M, EPOCH TIME: 1705795787.033228
[01/21 02:09:47    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] 
[01/21 02:09:47    296s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:47    296s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2122.2M, EPOCH TIME: 1705795787.086079
[01/21 02:09:47    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] Density: 71.152%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1601.7M, totSessionCpu=0:04:57 **
[01/21 02:09:47    296s] *** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:08.1/0:00:08.1 (1.0), totSession cpu/real = 0:04:56.5/0:11:06.6 (0.4), mem = 2075.2M
[01/21 02:09:47    296s] 
[01/21 02:09:47    296s] =============================================================================================
[01/21 02:09:47    296s]  Step TAT Report : InitOpt #1 / place_opt_design #2                             21.35-s114_1
[01/21 02:09:47    296s] =============================================================================================
[01/21 02:09:47    296s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:09:47    296s] ---------------------------------------------------------------------------------------------
[01/21 02:09:47    296s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:47    296s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.1 % )     0:00:04.6 /  0:00:04.6    1.0
[01/21 02:09:47    296s] [ DrvReport              ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:09:47    296s] [ CellServerInit         ]      3   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.2
[01/21 02:09:47    296s] [ LibAnalyzerInit        ]      2   0:00:01.7  (  21.7 % )     0:00:01.7 /  0:00:01.8    1.0
[01/21 02:09:47    296s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:47    296s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:47    296s] [ EarlyGlobalRoute       ]      1   0:00:00.9  (  10.6 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:09:47    296s] [ ExtractRC              ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:09:47    296s] [ TimingUpdate           ]      1   0:00:00.6  (   7.6 % )     0:00:04.1 /  0:00:04.1    1.0
[01/21 02:09:47    296s] [ FullDelayCalc          ]      1   0:00:03.5  (  42.9 % )     0:00:03.5 /  0:00:03.5    1.0
[01/21 02:09:47    296s] [ TimingReport           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:09:47    296s] [ MISC                   ]          0:00:00.5  (   6.6 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:09:47    296s] ---------------------------------------------------------------------------------------------
[01/21 02:09:47    296s]  InitOpt #1 TOTAL                   0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:08.1    1.0
[01/21 02:09:47    296s] ---------------------------------------------------------------------------------------------
[01/21 02:09:47    296s] 
[01/21 02:09:47    296s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/21 02:09:47    296s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:09:47    296s] ### Creating PhyDesignMc. totSessionCpu=0:04:57 mem=2075.2M
[01/21 02:09:47    296s] OPERPROF: Starting DPlace-Init at level 1, MEM:2075.2M, EPOCH TIME: 1705795787.097361
[01/21 02:09:47    296s] Processing tracks to init pin-track alignment.
[01/21 02:09:47    296s] z: 2, totalTracks: 1
[01/21 02:09:47    296s] z: 4, totalTracks: 1
[01/21 02:09:47    296s] z: 6, totalTracks: 1
[01/21 02:09:47    296s] z: 8, totalTracks: 1
[01/21 02:09:47    296s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:09:47    296s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2075.2M, EPOCH TIME: 1705795787.112179
[01/21 02:09:47    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] 
[01/21 02:09:47    296s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:47    296s] OPERPROF:     Starting CMU at level 3, MEM:2075.2M, EPOCH TIME: 1705795787.163568
[01/21 02:09:47    296s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2075.2M, EPOCH TIME: 1705795787.165011
[01/21 02:09:47    296s] 
[01/21 02:09:47    296s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:09:47    296s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:2075.2M, EPOCH TIME: 1705795787.166642
[01/21 02:09:47    296s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2075.2M, EPOCH TIME: 1705795787.166737
[01/21 02:09:47    296s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2075.2M, EPOCH TIME: 1705795787.166816
[01/21 02:09:47    296s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2075.2MB).
[01/21 02:09:47    296s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:2075.2M, EPOCH TIME: 1705795787.169135
[01/21 02:09:47    296s] TotalInstCnt at PhyDesignMc Initialization: 10028
[01/21 02:09:47    296s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:57 mem=2075.2M
[01/21 02:09:47    296s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2075.2M, EPOCH TIME: 1705795787.191573
[01/21 02:09:47    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.051, MEM:2075.2M, EPOCH TIME: 1705795787.242583
[01/21 02:09:47    296s] TotalInstCnt at PhyDesignMc Destruction: 10028
[01/21 02:09:47    296s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:09:47    296s] ### Creating PhyDesignMc. totSessionCpu=0:04:57 mem=2075.2M
[01/21 02:09:47    296s] OPERPROF: Starting DPlace-Init at level 1, MEM:2075.2M, EPOCH TIME: 1705795787.243343
[01/21 02:09:47    296s] Processing tracks to init pin-track alignment.
[01/21 02:09:47    296s] z: 2, totalTracks: 1
[01/21 02:09:47    296s] z: 4, totalTracks: 1
[01/21 02:09:47    296s] z: 6, totalTracks: 1
[01/21 02:09:47    296s] z: 8, totalTracks: 1
[01/21 02:09:47    296s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:09:47    296s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2075.2M, EPOCH TIME: 1705795787.257848
[01/21 02:09:47    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] 
[01/21 02:09:47    296s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:47    296s] OPERPROF:     Starting CMU at level 3, MEM:2075.2M, EPOCH TIME: 1705795787.308880
[01/21 02:09:47    296s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2075.2M, EPOCH TIME: 1705795787.310312
[01/21 02:09:47    296s] 
[01/21 02:09:47    296s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:09:47    296s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.054, MEM:2075.2M, EPOCH TIME: 1705795787.312012
[01/21 02:09:47    296s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2075.2M, EPOCH TIME: 1705795787.312108
[01/21 02:09:47    296s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2075.2M, EPOCH TIME: 1705795787.312187
[01/21 02:09:47    296s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2075.2MB).
[01/21 02:09:47    296s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.071, MEM:2075.2M, EPOCH TIME: 1705795787.314491
[01/21 02:09:47    296s] TotalInstCnt at PhyDesignMc Initialization: 10028
[01/21 02:09:47    296s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:57 mem=2075.2M
[01/21 02:09:47    296s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2075.2M, EPOCH TIME: 1705795787.335990
[01/21 02:09:47    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:47    296s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:2075.2M, EPOCH TIME: 1705795787.386801
[01/21 02:09:47    296s] TotalInstCnt at PhyDesignMc Destruction: 10028
[01/21 02:09:47    296s] *** Starting optimizing excluded clock nets MEM= 2075.2M) ***
[01/21 02:09:47    296s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2075.2M) ***
[01/21 02:09:47    296s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/21 02:09:47    296s] Begin: GigaOpt Route Type Constraints Refinement
[01/21 02:09:47    296s] *** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:56.8/0:11:06.9 (0.4), mem = 2075.2M
[01/21 02:09:47    296s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.11
[01/21 02:09:47    296s] ### Creating RouteCongInterface, started
[01/21 02:09:47    296s] #optDebug: Start CG creation (mem=2075.2M)
[01/21 02:09:47    296s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[01/21 02:09:47    297s] (cpu=0:00:00.2, mem=2267.4M)
[01/21 02:09:47    297s]  ...processing cgPrt (cpu=0:00:00.2, mem=2267.4M)
[01/21 02:09:47    297s]  ...processing cgEgp (cpu=0:00:00.2, mem=2267.4M)
[01/21 02:09:47    297s]  ...processing cgPbk (cpu=0:00:00.2, mem=2267.4M)
[01/21 02:09:47    297s]  ...processing cgNrb(cpu=0:00:00.2, mem=2267.4M)
[01/21 02:09:47    297s]  ...processing cgObs (cpu=0:00:00.2, mem=2267.4M)
[01/21 02:09:47    297s]  ...processing cgCon (cpu=0:00:00.2, mem=2267.4M)
[01/21 02:09:47    297s]  ...processing cgPdm (cpu=0:00:00.2, mem=2267.4M)
[01/21 02:09:47    297s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2267.4M)
[01/21 02:09:47    297s] 
[01/21 02:09:47    297s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:09:47    297s] 
[01/21 02:09:47    297s] #optDebug: {0, 1.000}
[01/21 02:09:47    297s] ### Creating RouteCongInterface, finished
[01/21 02:09:47    297s] Updated routing constraints on 0 nets.
[01/21 02:09:47    297s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.11
[01/21 02:09:47    297s] Bottom Preferred Layer:
[01/21 02:09:47    297s]     None
[01/21 02:09:47    297s] Via Pillar Rule:
[01/21 02:09:47    297s]     None
[01/21 02:09:47    297s] *** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:04:57.1/0:11:07.2 (0.4), mem = 2267.4M
[01/21 02:09:47    297s] 
[01/21 02:09:47    297s] =============================================================================================
[01/21 02:09:47    297s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #2                 21.35-s114_1
[01/21 02:09:47    297s] =============================================================================================
[01/21 02:09:47    297s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:09:47    297s] ---------------------------------------------------------------------------------------------
[01/21 02:09:47    297s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  93.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:09:47    297s] [ MISC                   ]          0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/21 02:09:47    297s] ---------------------------------------------------------------------------------------------
[01/21 02:09:47    297s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:09:47    297s] ---------------------------------------------------------------------------------------------
[01/21 02:09:47    297s] 
[01/21 02:09:47    297s] End: GigaOpt Route Type Constraints Refinement
[01/21 02:09:47    297s] The useful skew maximum allowed delay set by user is: 1
[01/21 02:09:48    297s] Deleting Lib Analyzer.
[01/21 02:09:48    297s] *** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:57.9/0:11:08.0 (0.4), mem = 2174.4M
[01/21 02:09:48    297s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:09:48    297s] ### Creating LA Mngr. totSessionCpu=0:04:58 mem=2174.4M
[01/21 02:09:48    297s] ### Creating LA Mngr, finished. totSessionCpu=0:04:58 mem=2174.4M
[01/21 02:09:48    297s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/21 02:09:48    297s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.12
[01/21 02:09:48    297s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:09:48    297s] ### Creating PhyDesignMc. totSessionCpu=0:04:58 mem=2174.4M
[01/21 02:09:48    297s] OPERPROF: Starting DPlace-Init at level 1, MEM:2174.4M, EPOCH TIME: 1705795788.548080
[01/21 02:09:48    297s] Processing tracks to init pin-track alignment.
[01/21 02:09:48    297s] z: 2, totalTracks: 1
[01/21 02:09:48    297s] z: 4, totalTracks: 1
[01/21 02:09:48    297s] z: 6, totalTracks: 1
[01/21 02:09:48    297s] z: 8, totalTracks: 1
[01/21 02:09:48    297s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:09:48    297s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2174.4M, EPOCH TIME: 1705795788.562610
[01/21 02:09:48    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:48    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:48    298s] 
[01/21 02:09:48    298s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:48    298s] OPERPROF:     Starting CMU at level 3, MEM:2174.4M, EPOCH TIME: 1705795788.611843
[01/21 02:09:48    298s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2174.4M, EPOCH TIME: 1705795788.613277
[01/21 02:09:48    298s] 
[01/21 02:09:48    298s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:09:48    298s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:2174.4M, EPOCH TIME: 1705795788.614923
[01/21 02:09:48    298s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2174.4M, EPOCH TIME: 1705795788.615007
[01/21 02:09:48    298s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2174.4M, EPOCH TIME: 1705795788.615085
[01/21 02:09:48    298s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2174.4MB).
[01/21 02:09:48    298s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:2174.4M, EPOCH TIME: 1705795788.617392
[01/21 02:09:48    298s] TotalInstCnt at PhyDesignMc Initialization: 10028
[01/21 02:09:48    298s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:58 mem=2174.4M
[01/21 02:09:48    298s] ### Creating RouteCongInterface, started
[01/21 02:09:48    298s] 
[01/21 02:09:48    298s] Creating Lib Analyzer ...
[01/21 02:09:48    298s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:09:48    298s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:09:48    298s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:09:48    298s] 
[01/21 02:09:48    298s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:09:49    299s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:59 mem=2190.4M
[01/21 02:09:49    299s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:59 mem=2190.4M
[01/21 02:09:49    299s] Creating Lib Analyzer, finished. 
[01/21 02:09:49    299s] 
[01/21 02:09:49    299s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:09:49    299s] 
[01/21 02:09:49    299s] #optDebug: {0, 1.000}
[01/21 02:09:49    299s] ### Creating RouteCongInterface, finished
[01/21 02:09:49    299s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:09:49    299s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2247.6M, EPOCH TIME: 1705795789.791685
[01/21 02:09:49    299s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2247.6M, EPOCH TIME: 1705795789.791891
[01/21 02:09:49    299s] 
[01/21 02:09:49    299s] Netlist preparation processing... 
[01/21 02:09:49    299s] Removed 0 instance
[01/21 02:09:49    299s] *info: Marking 0 isolation instances dont touch
[01/21 02:09:49    299s] *info: Marking 0 level shifter instances dont touch
[01/21 02:09:49    299s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2266.7M, EPOCH TIME: 1705795789.846514
[01/21 02:09:49    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10028).
[01/21 02:09:49    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:49    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:49    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:49    299s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.034, MEM:2190.7M, EPOCH TIME: 1705795789.880853
[01/21 02:09:49    299s] TotalInstCnt at PhyDesignMc Destruction: 10028
[01/21 02:09:49    299s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.12
[01/21 02:09:49    299s] *** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:04:59.3/0:11:09.4 (0.4), mem = 2190.7M
[01/21 02:09:49    299s] 
[01/21 02:09:49    299s] =============================================================================================
[01/21 02:09:49    299s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #2                     21.35-s114_1
[01/21 02:09:49    299s] =============================================================================================
[01/21 02:09:49    299s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:09:49    299s] ---------------------------------------------------------------------------------------------
[01/21 02:09:49    299s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  60.1 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:09:49    299s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:49    299s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  11.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:09:49    299s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 02:09:49    299s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.1 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:09:49    299s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:49    299s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:49    299s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:49    299s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:49    299s] [ MISC                   ]          0:00:00.3  (  22.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:09:49    299s] ---------------------------------------------------------------------------------------------
[01/21 02:09:49    299s]  SimplifyNetlist #1 TOTAL           0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[01/21 02:09:49    299s] ---------------------------------------------------------------------------------------------
[01/21 02:09:49    299s] 
[01/21 02:09:50    299s] 
[01/21 02:09:50    299s] Active setup views:
[01/21 02:09:50    299s]  default_emulate_view
[01/21 02:09:50    299s]   Dominating endpoints: 0
[01/21 02:09:50    299s]   Dominating TNS: -0.000
[01/21 02:09:50    299s] 
[01/21 02:09:50    299s] Deleting Lib Analyzer.
[01/21 02:09:50    299s] Begin: GigaOpt Global Optimization
[01/21 02:09:50    299s] *info: use new DP (enabled)
[01/21 02:09:50    299s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/21 02:09:50    299s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:09:50    299s] *** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:59.7/0:11:09.8 (0.4), mem = 2209.9M
[01/21 02:09:50    299s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.13
[01/21 02:09:50    299s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:09:50    299s] ### Creating PhyDesignMc. totSessionCpu=0:05:00 mem=2209.9M
[01/21 02:09:50    299s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/21 02:09:50    299s] OPERPROF: Starting DPlace-Init at level 1, MEM:2209.9M, EPOCH TIME: 1705795790.273033
[01/21 02:09:50    299s] Processing tracks to init pin-track alignment.
[01/21 02:09:50    299s] z: 2, totalTracks: 1
[01/21 02:09:50    299s] z: 4, totalTracks: 1
[01/21 02:09:50    299s] z: 6, totalTracks: 1
[01/21 02:09:50    299s] z: 8, totalTracks: 1
[01/21 02:09:50    299s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:09:50    299s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2209.9M, EPOCH TIME: 1705795790.280836
[01/21 02:09:50    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:50    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:50    299s] 
[01/21 02:09:50    299s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:50    299s] OPERPROF:     Starting CMU at level 3, MEM:2209.9M, EPOCH TIME: 1705795790.310031
[01/21 02:09:50    299s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2209.9M, EPOCH TIME: 1705795790.310881
[01/21 02:09:50    299s] 
[01/21 02:09:50    299s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:09:50    299s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.031, MEM:2209.9M, EPOCH TIME: 1705795790.311827
[01/21 02:09:50    299s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2209.9M, EPOCH TIME: 1705795790.311879
[01/21 02:09:50    299s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2209.9M, EPOCH TIME: 1705795790.311930
[01/21 02:09:50    299s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2209.9MB).
[01/21 02:09:50    299s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:2209.9M, EPOCH TIME: 1705795790.313249
[01/21 02:09:50    299s] TotalInstCnt at PhyDesignMc Initialization: 10028
[01/21 02:09:50    299s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:00 mem=2209.9M
[01/21 02:09:50    299s] ### Creating RouteCongInterface, started
[01/21 02:09:50    299s] 
[01/21 02:09:50    299s] Creating Lib Analyzer ...
[01/21 02:09:50    299s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:09:50    299s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:09:50    299s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:09:50    299s] 
[01/21 02:09:50    299s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:09:50    300s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:00 mem=2209.9M
[01/21 02:09:50    300s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:00 mem=2209.9M
[01/21 02:09:50    300s] Creating Lib Analyzer, finished. 
[01/21 02:09:50    300s] 
[01/21 02:09:50    300s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:09:50    300s] 
[01/21 02:09:50    300s] #optDebug: {0, 1.000}
[01/21 02:09:50    300s] ### Creating RouteCongInterface, finished
[01/21 02:09:50    300s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:09:51    300s] *info: 1 clock net excluded
[01/21 02:09:51    300s] *info: 35 no-driver nets excluded.
[01/21 02:09:51    300s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2248.0M, EPOCH TIME: 1705795791.285650
[01/21 02:09:51    300s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2248.0M, EPOCH TIME: 1705795791.285873
[01/21 02:09:51    301s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/21 02:09:51    301s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/21 02:09:51    301s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[01/21 02:09:51    301s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/21 02:09:51    301s] |   0.000|   0.000|   71.15%|   0:00:00.0| 2248.0M|default_emulate_view|       NA| NA                                          |
[01/21 02:09:51    301s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/21 02:09:51    301s] 
[01/21 02:09:51    301s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2248.0M) ***
[01/21 02:09:51    301s] 
[01/21 02:09:51    301s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2248.0M) ***
[01/21 02:09:51    301s] Bottom Preferred Layer:
[01/21 02:09:51    301s]     None
[01/21 02:09:51    301s] Via Pillar Rule:
[01/21 02:09:51    301s]     None
[01/21 02:09:51    301s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/21 02:09:51    301s] Total-nets :: 10891, Stn-nets :: 0, ratio :: 0 %, Total-len 204322, Stn-len 0
[01/21 02:09:51    301s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2228.9M, EPOCH TIME: 1705795791.633433
[01/21 02:09:51    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10028).
[01/21 02:09:51    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:51    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:51    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:51    301s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:2188.9M, EPOCH TIME: 1705795791.665826
[01/21 02:09:51    301s] TotalInstCnt at PhyDesignMc Destruction: 10028
[01/21 02:09:51    301s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.13
[01/21 02:09:51    301s] *** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:05:01.1/0:11:11.2 (0.4), mem = 2188.9M
[01/21 02:09:51    301s] 
[01/21 02:09:51    301s] =============================================================================================
[01/21 02:09:51    301s]  Step TAT Report : GlobalOpt #1 / place_opt_design #2                           21.35-s114_1
[01/21 02:09:51    301s] =============================================================================================
[01/21 02:09:51    301s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:09:51    301s] ---------------------------------------------------------------------------------------------
[01/21 02:09:51    301s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:09:51    301s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  40.7 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:09:51    301s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:51    301s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:09:51    301s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 02:09:51    301s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.5 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:09:51    301s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:51    301s] [ TransformInit          ]      1   0:00:00.3  (  21.7 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:09:51    301s] [ MISC                   ]          0:00:00.3  (  19.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:09:51    301s] ---------------------------------------------------------------------------------------------
[01/21 02:09:51    301s]  GlobalOpt #1 TOTAL                 0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/21 02:09:51    301s] ---------------------------------------------------------------------------------------------
[01/21 02:09:51    301s] 
[01/21 02:09:51    301s] End: GigaOpt Global Optimization
[01/21 02:09:51    301s] *** Timing Is met
[01/21 02:09:51    301s] *** Check timing (0:00:00.0)
[01/21 02:09:51    301s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:09:51    301s] Deleting Lib Analyzer.
[01/21 02:09:51    301s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/21 02:09:51    301s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:09:51    301s] ### Creating LA Mngr. totSessionCpu=0:05:01 mem=2188.9M
[01/21 02:09:51    301s] ### Creating LA Mngr, finished. totSessionCpu=0:05:01 mem=2188.9M
[01/21 02:09:51    301s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/21 02:09:51    301s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:09:51    301s] ### Creating PhyDesignMc. totSessionCpu=0:05:01 mem=2246.2M
[01/21 02:09:51    301s] OPERPROF: Starting DPlace-Init at level 1, MEM:2246.2M, EPOCH TIME: 1705795791.712446
[01/21 02:09:51    301s] Processing tracks to init pin-track alignment.
[01/21 02:09:51    301s] z: 2, totalTracks: 1
[01/21 02:09:51    301s] z: 4, totalTracks: 1
[01/21 02:09:51    301s] z: 6, totalTracks: 1
[01/21 02:09:51    301s] z: 8, totalTracks: 1
[01/21 02:09:51    301s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:09:51    301s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2246.2M, EPOCH TIME: 1705795791.720330
[01/21 02:09:51    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:51    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:51    301s] 
[01/21 02:09:51    301s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:51    301s] OPERPROF:     Starting CMU at level 3, MEM:2246.2M, EPOCH TIME: 1705795791.751899
[01/21 02:09:51    301s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2246.2M, EPOCH TIME: 1705795791.752823
[01/21 02:09:51    301s] 
[01/21 02:09:51    301s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:09:51    301s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2246.2M, EPOCH TIME: 1705795791.753766
[01/21 02:09:51    301s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2246.2M, EPOCH TIME: 1705795791.753814
[01/21 02:09:51    301s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2246.2M, EPOCH TIME: 1705795791.753862
[01/21 02:09:51    301s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2246.2MB).
[01/21 02:09:51    301s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:2246.2M, EPOCH TIME: 1705795791.755194
[01/21 02:09:51    301s] TotalInstCnt at PhyDesignMc Initialization: 10028
[01/21 02:09:51    301s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:01 mem=2246.2M
[01/21 02:09:51    301s] Begin: Area Reclaim Optimization
[01/21 02:09:51    301s] *** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:01.2/0:11:11.3 (0.4), mem = 2246.2M
[01/21 02:09:51    301s] 
[01/21 02:09:51    301s] Creating Lib Analyzer ...
[01/21 02:09:51    301s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:09:51    301s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:09:51    301s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:09:51    301s] 
[01/21 02:09:51    301s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:09:52    301s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:02 mem=2248.2M
[01/21 02:09:52    301s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:02 mem=2248.2M
[01/21 02:09:52    301s] Creating Lib Analyzer, finished. 
[01/21 02:09:52    301s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.14
[01/21 02:09:52    301s] ### Creating RouteCongInterface, started
[01/21 02:09:52    301s] 
[01/21 02:09:52    301s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:09:52    301s] 
[01/21 02:09:52    301s] #optDebug: {0, 1.000}
[01/21 02:09:52    301s] ### Creating RouteCongInterface, finished
[01/21 02:09:52    301s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:09:52    301s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2248.2M, EPOCH TIME: 1705795792.517668
[01/21 02:09:52    301s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2248.2M, EPOCH TIME: 1705795792.517862
[01/21 02:09:52    302s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.15
[01/21 02:09:52    302s] +---------+---------+--------+--------+------------+--------+
[01/21 02:09:52    302s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/21 02:09:52    302s] +---------+---------+--------+--------+------------+--------+
[01/21 02:09:52    302s] |   71.15%|        -|   0.000|   0.000|   0:00:00.0| 2248.2M|
[01/21 02:09:53    302s] |   71.15%|        0|   0.000|   0.000|   0:00:01.0| 2248.2M|
[01/21 02:09:53    302s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:09:53    302s] |   71.15%|        0|   0.000|   0.000|   0:00:00.0| 2248.2M|
[01/21 02:09:53    303s] |   71.14%|        3|   0.000|   0.000|   0:00:00.0| 2270.3M|
[01/21 02:09:54    303s] |   71.13%|        3|   0.000|   0.000|   0:00:01.0| 2270.3M|
[01/21 02:09:54    303s] |   71.13%|        0|   0.000|   0.000|   0:00:00.0| 2270.3M|
[01/21 02:09:54    303s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:09:54    303s] |   71.13%|        0|   0.000|   0.000|   0:00:00.0| 2270.3M|
[01/21 02:09:54    303s] +---------+---------+--------+--------+------------+--------+
[01/21 02:09:54    303s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.13
[01/21 02:09:54    303s] 
[01/21 02:09:54    303s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 0 Resize = 3 **
[01/21 02:09:54    303s] --------------------------------------------------------------
[01/21 02:09:54    303s] |                                   | Total     | Sequential |
[01/21 02:09:54    303s] --------------------------------------------------------------
[01/21 02:09:54    303s] | Num insts resized                 |       3  |       0    |
[01/21 02:09:54    303s] | Num insts undone                  |       0  |       0    |
[01/21 02:09:54    303s] | Num insts Downsized               |       3  |       0    |
[01/21 02:09:54    303s] | Num insts Samesized               |       0  |       0    |
[01/21 02:09:54    303s] | Num insts Upsized                 |       0  |       0    |
[01/21 02:09:54    303s] | Num multiple commits+uncommits    |       0  |       -    |
[01/21 02:09:54    303s] --------------------------------------------------------------
[01/21 02:09:54    303s] Bottom Preferred Layer:
[01/21 02:09:54    303s]     None
[01/21 02:09:54    303s] Via Pillar Rule:
[01/21 02:09:54    303s]     None
[01/21 02:09:54    303s] 
[01/21 02:09:54    303s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/21 02:09:54    303s] End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
[01/21 02:09:54    303s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.14
[01/21 02:09:54    303s] *** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:05:03.8/0:11:13.9 (0.5), mem = 2270.3M
[01/21 02:09:54    303s] 
[01/21 02:09:54    303s] =============================================================================================
[01/21 02:09:54    303s]  Step TAT Report : AreaOpt #1 / place_opt_design #2                             21.35-s114_1
[01/21 02:09:54    303s] =============================================================================================
[01/21 02:09:54    303s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:09:54    303s] ---------------------------------------------------------------------------------------------
[01/21 02:09:54    303s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:09:54    303s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  20.4 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:09:54    303s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:54    303s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[01/21 02:09:54    303s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:09:54    303s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:09:54    303s] [ OptimizationStep       ]      1   0:00:00.3  (  11.7 % )     0:00:01.8 /  0:00:01.8    1.0
[01/21 02:09:54    303s] [ OptSingleIteration     ]      6   0:00:00.1  (   4.8 % )     0:00:01.5 /  0:00:01.5    1.0
[01/21 02:09:54    303s] [ OptGetWeight           ]    185   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 02:09:54    303s] [ OptEval                ]    185   0:00:01.2  (  46.0 % )     0:00:01.2 /  0:00:01.2    1.0
[01/21 02:09:54    303s] [ OptCommit              ]    185   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[01/21 02:09:54    303s] [ PostCommitDelayUpdate  ]    185   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:09:54    303s] [ IncrDelayCalc          ]     18   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:09:54    303s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[01/21 02:09:54    303s] [ MISC                   ]          0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:09:54    303s] ---------------------------------------------------------------------------------------------
[01/21 02:09:54    303s]  AreaOpt #1 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[01/21 02:09:54    303s] ---------------------------------------------------------------------------------------------
[01/21 02:09:54    303s] 
[01/21 02:09:54    303s] Executing incremental physical updates
[01/21 02:09:54    303s] Executing incremental physical updates
[01/21 02:09:54    303s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2251.2M, EPOCH TIME: 1705795794.409901
[01/21 02:09:54    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10025).
[01/21 02:09:54    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:54    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:54    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:54    303s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.039, MEM:2194.2M, EPOCH TIME: 1705795794.448608
[01/21 02:09:54    303s] TotalInstCnt at PhyDesignMc Destruction: 10025
[01/21 02:09:54    303s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2194.18M, totSessionCpu=0:05:04).
[01/21 02:09:54    304s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2194.2M, EPOCH TIME: 1705795794.628174
[01/21 02:09:54    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:54    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:54    304s] 
[01/21 02:09:54    304s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:54    304s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2194.2M, EPOCH TIME: 1705795794.661837
[01/21 02:09:54    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:54    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:54    304s] **INFO: Flow update: Design is easy to close.
[01/21 02:09:54    304s] *** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:04.1/0:11:14.2 (0.5), mem = 2194.2M
[01/21 02:09:54    304s] 
[01/21 02:09:54    304s] *** Start incrementalPlace ***
[01/21 02:09:54    304s] User Input Parameters:
[01/21 02:09:54    304s] - Congestion Driven    : On
[01/21 02:09:54    304s] - Timing Driven        : On
[01/21 02:09:54    304s] - Area-Violation Based : On
[01/21 02:09:54    304s] - Start Rollback Level : -5
[01/21 02:09:54    304s] - Legalized            : On
[01/21 02:09:54    304s] - Window Based         : Off
[01/21 02:09:54    304s] - eDen incr mode       : Off
[01/21 02:09:54    304s] - Small incr mode      : Off
[01/21 02:09:54    304s] 
[01/21 02:09:54    304s] no activity file in design. spp won't run.
[01/21 02:09:54    304s] Effort level <high> specified for reg2reg path_group
[01/21 02:09:54    304s] No Views given, use default active views for adaptive view pruning
[01/21 02:09:54    304s] SKP will enable view:
[01/21 02:09:54    304s]   default_emulate_view
[01/21 02:09:54    304s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2196.2M, EPOCH TIME: 1705795794.911754
[01/21 02:09:54    304s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:2196.2M, EPOCH TIME: 1705795794.919311
[01/21 02:09:54    304s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2196.2M, EPOCH TIME: 1705795794.919389
[01/21 02:09:54    304s] Starting Early Global Route congestion estimation: mem = 2196.2M
[01/21 02:09:54    304s] (I)      ==================== Layers =====================
[01/21 02:09:54    304s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:54    304s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:09:54    304s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:54    304s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:09:54    304s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:09:54    304s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:09:54    304s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:09:54    304s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:09:54    304s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:09:54    304s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:09:54    304s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:09:54    304s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:09:54    304s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:09:54    304s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:09:54    304s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:09:54    304s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:09:54    304s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:09:54    304s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:09:54    304s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:09:54    304s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:09:54    304s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:09:54    304s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:09:54    304s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:09:54    304s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:09:54    304s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:09:54    304s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:54    304s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:09:54    304s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:09:54    304s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:09:54    304s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:09:54    304s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:09:54    304s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:09:54    304s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:09:54    304s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:09:54    304s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:09:54    304s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:09:54    304s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:09:54    304s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:09:54    304s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:09:54    304s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:09:54    304s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:54    304s] (I)      Started Import and model ( Curr Mem: 2196.18 MB )
[01/21 02:09:54    304s] (I)      Default pattern map key = picorv32_default.
[01/21 02:09:54    304s] (I)      == Non-default Options ==
[01/21 02:09:54    304s] (I)      Maximum routing layer                              : 11
[01/21 02:09:54    304s] (I)      Number of threads                                  : 1
[01/21 02:09:54    304s] (I)      Use non-blocking free Dbs wires                    : false
[01/21 02:09:54    304s] (I)      Method to set GCell size                           : row
[01/21 02:09:54    304s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:09:54    304s] (I)      Use row-based GCell size
[01/21 02:09:54    304s] (I)      Use row-based GCell align
[01/21 02:09:54    304s] (I)      layer 0 area = 80000
[01/21 02:09:54    304s] (I)      layer 1 area = 80000
[01/21 02:09:54    304s] (I)      layer 2 area = 80000
[01/21 02:09:54    304s] (I)      layer 3 area = 80000
[01/21 02:09:54    304s] (I)      layer 4 area = 80000
[01/21 02:09:54    304s] (I)      layer 5 area = 80000
[01/21 02:09:54    304s] (I)      layer 6 area = 80000
[01/21 02:09:54    304s] (I)      layer 7 area = 80000
[01/21 02:09:54    304s] (I)      layer 8 area = 80000
[01/21 02:09:54    304s] (I)      layer 9 area = 400000
[01/21 02:09:54    304s] (I)      layer 10 area = 400000
[01/21 02:09:54    304s] (I)      GCell unit size   : 3420
[01/21 02:09:54    304s] (I)      GCell multiplier  : 1
[01/21 02:09:54    304s] (I)      GCell row height  : 3420
[01/21 02:09:54    304s] (I)      Actual row height : 3420
[01/21 02:09:54    304s] (I)      GCell align ref   : 30000 30020
[01/21 02:09:54    304s] [NR-eGR] Track table information for default rule: 
[01/21 02:09:54    304s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:09:54    304s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:09:54    304s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:09:54    304s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:09:54    304s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:09:54    304s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:09:54    304s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:09:54    304s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:09:54    304s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:09:54    304s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:09:54    304s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:09:54    304s] (I)      ==================== Default via =====================
[01/21 02:09:54    304s] (I)      +----+------------------+----------------------------+
[01/21 02:09:54    304s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:09:54    304s] (I)      +----+------------------+----------------------------+
[01/21 02:09:54    304s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:09:54    304s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:09:54    304s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:09:54    304s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:09:54    304s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:09:54    304s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:09:54    304s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:09:54    304s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:09:54    304s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:09:54    304s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:09:54    304s] (I)      +----+------------------+----------------------------+
[01/21 02:09:54    304s] [NR-eGR] Read 4304 PG shapes
[01/21 02:09:54    304s] [NR-eGR] Read 0 clock shapes
[01/21 02:09:54    304s] [NR-eGR] Read 0 other shapes
[01/21 02:09:54    304s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:09:54    304s] [NR-eGR] #Instance Blockages : 0
[01/21 02:09:54    304s] [NR-eGR] #PG Blockages       : 4304
[01/21 02:09:54    304s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:09:54    304s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:09:54    304s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:09:54    304s] [NR-eGR] #Other Blockages    : 0
[01/21 02:09:54    304s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:09:54    304s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:09:54    304s] [NR-eGR] Read 10888 nets ( ignored 0 )
[01/21 02:09:54    304s] (I)      early_global_route_priority property id does not exist.
[01/21 02:09:54    304s] (I)      Read Num Blocks=4304  Num Prerouted Wires=0  Num CS=0
[01/21 02:09:54    304s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 0
[01/21 02:09:54    304s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[01/21 02:09:55    304s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 0
[01/21 02:09:55    304s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[01/21 02:09:55    304s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 0
[01/21 02:09:55    304s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:09:55    304s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:09:55    304s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:09:55    304s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:09:55    304s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:09:55    304s] (I)      Number of ignored nets                =      0
[01/21 02:09:55    304s] (I)      Number of connected nets              =      0
[01/21 02:09:55    304s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:09:55    304s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/21 02:09:55    304s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:09:55    304s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:09:55    304s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:09:55    304s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:09:55    304s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:09:55    304s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:09:55    304s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:09:55    304s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/21 02:09:55    304s] (I)      Ndr track 0 does not exist
[01/21 02:09:55    304s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:09:55    304s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:09:55    304s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:09:55    304s] (I)      Site width          :   400  (dbu)
[01/21 02:09:55    304s] (I)      Row height          :  3420  (dbu)
[01/21 02:09:55    304s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:09:55    304s] (I)      GCell width         :  3420  (dbu)
[01/21 02:09:55    304s] (I)      GCell height        :  3420  (dbu)
[01/21 02:09:55    304s] (I)      Grid                :   142   141    11
[01/21 02:09:55    304s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:09:55    304s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:09:55    304s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:09:55    304s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:09:55    304s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:09:55    304s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:09:55    304s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:09:55    304s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:09:55    304s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:09:55    304s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:09:55    304s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:09:55    304s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:09:55    304s] (I)      --------------------------------------------------------
[01/21 02:09:55    304s] 
[01/21 02:09:55    304s] [NR-eGR] ============ Routing rule table ============
[01/21 02:09:55    304s] [NR-eGR] Rule id: 0  Nets: 10888
[01/21 02:09:55    304s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:09:55    304s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:09:55    304s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:09:55    304s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:09:55    304s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:09:55    304s] [NR-eGR] ========================================
[01/21 02:09:55    304s] [NR-eGR] 
[01/21 02:09:55    304s] (I)      =============== Blocked Tracks ===============
[01/21 02:09:55    304s] (I)      +-------+---------+----------+---------------+
[01/21 02:09:55    304s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:09:55    304s] (I)      +-------+---------+----------+---------------+
[01/21 02:09:55    304s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:09:55    304s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:09:55    304s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:09:55    304s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:09:55    304s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:09:55    304s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:09:55    304s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:09:55    304s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:09:55    304s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:09:55    304s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:09:55    304s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:09:55    304s] (I)      +-------+---------+----------+---------------+
[01/21 02:09:55    304s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2205.29 MB )
[01/21 02:09:55    304s] (I)      Reset routing kernel
[01/21 02:09:55    304s] (I)      Started Global Routing ( Curr Mem: 2205.29 MB )
[01/21 02:09:55    304s] (I)      totalPins=39431  totalGlobalPin=38233 (96.96%)
[01/21 02:09:55    304s] (I)      total 2D Cap : 1519501 = (777654 H, 741847 V)
[01/21 02:09:55    304s] [NR-eGR] Layer group 1: route 10888 net(s) in layer range [2, 11]
[01/21 02:09:55    304s] (I)      
[01/21 02:09:55    304s] (I)      ============  Phase 1a Route ============
[01/21 02:09:55    304s] (I)      Usage: 112346 = (54041 H, 58305 V) = (6.95% H, 7.86% V) = (9.241e+04um H, 9.970e+04um V)
[01/21 02:09:55    304s] (I)      
[01/21 02:09:55    304s] (I)      ============  Phase 1b Route ============
[01/21 02:09:55    304s] (I)      Usage: 112346 = (54041 H, 58305 V) = (6.95% H, 7.86% V) = (9.241e+04um H, 9.970e+04um V)
[01/21 02:09:55    304s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.921117e+05um
[01/21 02:09:55    304s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:09:55    304s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:09:55    304s] (I)      
[01/21 02:09:55    304s] (I)      ============  Phase 1c Route ============
[01/21 02:09:55    304s] (I)      Usage: 112346 = (54041 H, 58305 V) = (6.95% H, 7.86% V) = (9.241e+04um H, 9.970e+04um V)
[01/21 02:09:55    304s] (I)      
[01/21 02:09:55    304s] (I)      ============  Phase 1d Route ============
[01/21 02:09:55    304s] (I)      Usage: 112346 = (54041 H, 58305 V) = (6.95% H, 7.86% V) = (9.241e+04um H, 9.970e+04um V)
[01/21 02:09:55    304s] (I)      
[01/21 02:09:55    304s] (I)      ============  Phase 1e Route ============
[01/21 02:09:55    304s] (I)      Usage: 112346 = (54041 H, 58305 V) = (6.95% H, 7.86% V) = (9.241e+04um H, 9.970e+04um V)
[01/21 02:09:55    304s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.921117e+05um
[01/21 02:09:55    304s] (I)      
[01/21 02:09:55    304s] (I)      ============  Phase 1l Route ============
[01/21 02:09:55    304s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:09:55    304s] (I)      Layer  2:     168365     50411         5           0      169974    ( 0.00%) 
[01/21 02:09:55    304s] (I)      Layer  3:     178428     46368         0           0      178929    ( 0.00%) 
[01/21 02:09:55    304s] (I)      Layer  4:     168365     20775         0           0      169974    ( 0.00%) 
[01/21 02:09:55    304s] (I)      Layer  5:     178428      9259         0           0      178929    ( 0.00%) 
[01/21 02:09:55    304s] (I)      Layer  6:     168365      2094         0           0      169974    ( 0.00%) 
[01/21 02:09:55    304s] (I)      Layer  7:     178428       257         0           0      178929    ( 0.00%) 
[01/21 02:09:55    304s] (I)      Layer  8:     168365       218         0           0      169974    ( 0.00%) 
[01/21 02:09:55    304s] (I)      Layer  9:     177459        97         0           0      178929    ( 0.00%) 
[01/21 02:09:55    304s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:09:55    304s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:09:55    304s] (I)      Total:       1509829    129484         5       12505     1522666    ( 0.81%) 
[01/21 02:09:55    304s] (I)      
[01/21 02:09:55    304s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:09:55    304s] [NR-eGR]                        OverCon            
[01/21 02:09:55    304s] [NR-eGR]                         #Gcell     %Gcell
[01/21 02:09:55    304s] [NR-eGR]        Layer               (1)    OverCon
[01/21 02:09:55    304s] [NR-eGR] ----------------------------------------------
[01/21 02:09:55    304s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:55    304s] [NR-eGR]  Metal2 ( 2)         5( 0.03%)   ( 0.03%) 
[01/21 02:09:55    304s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:55    304s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:55    304s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:55    304s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:55    304s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:55    304s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:55    304s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:55    304s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:55    304s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 02:09:55    304s] [NR-eGR] ----------------------------------------------
[01/21 02:09:55    304s] [NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[01/21 02:09:55    304s] [NR-eGR] 
[01/21 02:09:55    304s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 2208.29 MB )
[01/21 02:09:55    304s] (I)      total 2D Cap : 1520644 = (778037 H, 742607 V)
[01/21 02:09:55    304s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:09:55    304s] Early Global Route congestion estimation runtime: 0.34 seconds, mem = 2208.3M
[01/21 02:09:55    304s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.330, REAL:0.339, MEM:2208.3M, EPOCH TIME: 1705795795.258867
[01/21 02:09:55    304s] OPERPROF: Starting HotSpotCal at level 1, MEM:2208.3M, EPOCH TIME: 1705795795.258924
[01/21 02:09:55    304s] [hotspot] +------------+---------------+---------------+
[01/21 02:09:55    304s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 02:09:55    304s] [hotspot] +------------+---------------+---------------+
[01/21 02:09:55    304s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 02:09:55    304s] [hotspot] +------------+---------------+---------------+
[01/21 02:09:55    304s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:09:55    304s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 02:09:55    304s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:2208.3M, EPOCH TIME: 1705795795.260770
[01/21 02:09:55    304s] 
[01/21 02:09:55    304s] === incrementalPlace Internal Loop 1 ===
[01/21 02:09:55    304s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/21 02:09:55    304s] OPERPROF: Starting IPInitSPData at level 1, MEM:2208.3M, EPOCH TIME: 1705795795.261708
[01/21 02:09:55    304s] Processing tracks to init pin-track alignment.
[01/21 02:09:55    304s] z: 2, totalTracks: 1
[01/21 02:09:55    304s] z: 4, totalTracks: 1
[01/21 02:09:55    304s] z: 6, totalTracks: 1
[01/21 02:09:55    304s] z: 8, totalTracks: 1
[01/21 02:09:55    304s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:09:55    304s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2208.3M, EPOCH TIME: 1705795795.269795
[01/21 02:09:55    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:55    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:09:55    304s] 
[01/21 02:09:55    304s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:09:55    304s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2208.3M, EPOCH TIME: 1705795795.301653
[01/21 02:09:55    304s] OPERPROF:   Starting post-place ADS at level 2, MEM:2208.3M, EPOCH TIME: 1705795795.301734
[01/21 02:09:55    304s] ADSU 0.711 -> 0.711. site 132556.000 -> 132556.000. GS 13.680
[01/21 02:09:55    304s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.020, REAL:0.024, MEM:2208.3M, EPOCH TIME: 1705795795.326011
[01/21 02:09:55    304s] OPERPROF:   Starting spMPad at level 2, MEM:2204.3M, EPOCH TIME: 1705795795.326938
[01/21 02:09:55    304s] OPERPROF:     Starting spContextMPad at level 3, MEM:2204.3M, EPOCH TIME: 1705795795.327373
[01/21 02:09:55    304s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2204.3M, EPOCH TIME: 1705795795.327419
[01/21 02:09:55    304s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.003, MEM:2204.3M, EPOCH TIME: 1705795795.329530
[01/21 02:09:55    304s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2204.3M, EPOCH TIME: 1705795795.336369
[01/21 02:09:55    304s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2204.3M, EPOCH TIME: 1705795795.336759
[01/21 02:09:55    304s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2204.3M, EPOCH TIME: 1705795795.337407
[01/21 02:09:55    304s] no activity file in design. spp won't run.
[01/21 02:09:55    304s] [spp] 0
[01/21 02:09:55    304s] [adp] 0:1:1:3
[01/21 02:09:55    304s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.002, MEM:2204.3M, EPOCH TIME: 1705795795.339404
[01/21 02:09:55    304s] SP #FI/SF FL/PI 0/0 10025/0
[01/21 02:09:55    304s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.070, REAL:0.079, MEM:2204.3M, EPOCH TIME: 1705795795.340924
[01/21 02:09:55    304s] PP off. flexM 0
[01/21 02:09:55    304s] OPERPROF: Starting CDPad at level 1, MEM:2204.3M, EPOCH TIME: 1705795795.347353
[01/21 02:09:55    304s] 3DP is on.
[01/21 02:09:55    304s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[01/21 02:09:55    304s] design sh 0.116. rd 0.200
[01/21 02:09:55    304s] design sh 0.116. rd 0.200
[01/21 02:09:55    304s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/21 02:09:55    304s] design sh 0.115. rd 0.200
[01/21 02:09:55    304s] CDPadU 0.898 -> 0.792. R=0.711, N=10025, GS=1.710
[01/21 02:09:55    304s] OPERPROF: Finished CDPad at level 1, CPU:0.090, REAL:0.098, MEM:2204.3M, EPOCH TIME: 1705795795.445132
[01/21 02:09:55    304s] OPERPROF: Starting InitSKP at level 1, MEM:2204.3M, EPOCH TIME: 1705795795.445270
[01/21 02:09:55    304s] no activity file in design. spp won't run.
[01/21 02:09:55    305s] no activity file in design. spp won't run.
[01/21 02:09:56    306s] *** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
[01/21 02:09:56    306s] OPERPROF: Finished InitSKP at level 1, CPU:1.140, REAL:1.143, MEM:2211.2M, EPOCH TIME: 1705795796.588728
[01/21 02:09:56    306s] NP #FI/FS/SF FL/PI: 0/0/0 10025/0
[01/21 02:09:56    306s] no activity file in design. spp won't run.
[01/21 02:09:56    306s] 
[01/21 02:09:56    306s] AB Est...
[01/21 02:09:56    306s] OPERPROF: Starting npPlace at level 1, MEM:2213.6M, EPOCH TIME: 1705795796.621108
[01/21 02:09:56    306s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.022, MEM:2231.7M, EPOCH TIME: 1705795796.642987
[01/21 02:09:56    306s] Iteration  4: Skipped, with CDP Off
[01/21 02:09:56    306s] 
[01/21 02:09:56    306s] AB Est...
[01/21 02:09:56    306s] OPERPROF: Starting npPlace at level 1, MEM:2231.7M, EPOCH TIME: 1705795796.689347
[01/21 02:09:56    306s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.030, MEM:2231.7M, EPOCH TIME: 1705795796.718884
[01/21 02:09:56    306s] Iteration  5: Skipped, with CDP Off
[01/21 02:09:56    306s] OPERPROF: Starting npPlace at level 1, MEM:2231.7M, EPOCH TIME: 1705795796.851606
[01/21 02:09:56    306s] Starting Early Global Route supply map. mem = 2246.4M
[01/21 02:09:56    306s] (I)      ==================== Layers =====================
[01/21 02:09:56    306s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:56    306s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:09:56    306s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:56    306s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:09:56    306s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:09:56    306s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:09:56    306s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:09:56    306s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:09:56    306s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:09:56    306s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:09:56    306s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:09:56    306s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:09:56    306s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:09:56    306s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:09:56    306s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:09:56    306s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:09:56    306s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:09:56    306s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:09:56    306s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:09:56    306s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:09:56    306s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:09:56    306s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:09:56    306s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:09:56    306s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:09:56    306s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:09:56    306s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:56    306s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:09:56    306s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:09:56    306s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:09:56    306s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:09:56    306s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:09:56    306s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:09:56    306s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:09:56    306s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:09:56    306s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:09:56    306s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:09:56    306s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:09:56    306s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:09:56    306s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:09:56    306s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:09:56    306s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:09:57    306s] Finished Early Global Route supply map. mem = 2248.4M
[01/21 02:10:06    315s] Iteration  6: Total net bbox = 1.568e+05 (7.50e+04 8.18e+04)
[01/21 02:10:06    315s]               Est.  stn bbox = 2.079e+05 (9.26e+04 1.15e+05)
[01/21 02:10:06    315s]               cpu = 0:00:09.6 real = 0:00:10.0 mem = 2248.7M
[01/21 02:10:06    315s] OPERPROF: Finished npPlace at level 1, CPU:9.570, REAL:9.538, MEM:2248.7M, EPOCH TIME: 1705795806.389903
[01/21 02:10:06    315s] no activity file in design. spp won't run.
[01/21 02:10:06    315s] NP #FI/FS/SF FL/PI: 0/0/0 10025/0
[01/21 02:10:06    315s] no activity file in design. spp won't run.
[01/21 02:10:06    316s] OPERPROF: Starting npPlace at level 1, MEM:2248.7M, EPOCH TIME: 1705795806.583470
[01/21 02:10:19    329s] Iteration  7: Total net bbox = 1.598e+05 (7.64e+04 8.34e+04)
[01/21 02:10:19    329s]               Est.  stn bbox = 2.107e+05 (9.39e+04 1.17e+05)
[01/21 02:10:19    329s]               cpu = 0:00:13.3 real = 0:00:13.0 mem = 2240.7M
[01/21 02:10:19    329s] OPERPROF: Finished npPlace at level 1, CPU:13.280, REAL:13.223, MEM:2240.7M, EPOCH TIME: 1705795819.806391
[01/21 02:10:19    329s] Legalizing MH Cells... 0 / 0 (level 5)
[01/21 02:10:19    329s] No instances found in the vector
[01/21 02:10:19    329s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2240.7M, DRC: 0)
[01/21 02:10:19    329s] 0 (out of 0) MH cells were successfully legalized.
[01/21 02:10:19    329s] no activity file in design. spp won't run.
[01/21 02:10:19    329s] NP #FI/FS/SF FL/PI: 0/0/0 10025/0
[01/21 02:10:19    329s] no activity file in design. spp won't run.
[01/21 02:10:19    329s] OPERPROF: Starting npPlace at level 1, MEM:2240.7M, EPOCH TIME: 1705795819.985184
[01/21 02:10:35    345s] Iteration  8: Total net bbox = 1.620e+05 (7.71e+04 8.50e+04)
[01/21 02:10:35    345s]               Est.  stn bbox = 2.129e+05 (9.46e+04 1.18e+05)
[01/21 02:10:35    345s]               cpu = 0:00:15.6 real = 0:00:16.0 mem = 2236.7M
[01/21 02:10:35    345s] OPERPROF: Finished npPlace at level 1, CPU:15.630, REAL:15.591, MEM:2236.7M, EPOCH TIME: 1705795835.576217
[01/21 02:10:35    345s] Legalizing MH Cells... 0 / 0 (level 6)
[01/21 02:10:35    345s] No instances found in the vector
[01/21 02:10:35    345s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2236.7M, DRC: 0)
[01/21 02:10:35    345s] 0 (out of 0) MH cells were successfully legalized.
[01/21 02:10:35    345s] no activity file in design. spp won't run.
[01/21 02:10:35    345s] NP #FI/FS/SF FL/PI: 0/0/0 10025/0
[01/21 02:10:35    345s] no activity file in design. spp won't run.
[01/21 02:10:35    345s] OPERPROF: Starting npPlace at level 1, MEM:2236.7M, EPOCH TIME: 1705795835.692519
[01/21 02:11:08    378s] Iteration  9: Total net bbox = 1.651e+05 (7.85e+04 8.67e+04)
[01/21 02:11:08    378s]               Est.  stn bbox = 2.154e+05 (9.59e+04 1.19e+05)
[01/21 02:11:08    378s]               cpu = 0:00:33.2 real = 0:00:33.0 mem = 2252.7M
[01/21 02:11:08    378s] OPERPROF: Finished npPlace at level 1, CPU:33.200, REAL:33.109, MEM:2252.7M, EPOCH TIME: 1705795868.801400
[01/21 02:11:08    378s] Legalizing MH Cells... 0 / 0 (level 7)
[01/21 02:11:08    378s] No instances found in the vector
[01/21 02:11:08    378s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2252.7M, DRC: 0)
[01/21 02:11:08    378s] 0 (out of 0) MH cells were successfully legalized.
[01/21 02:11:08    378s] no activity file in design. spp won't run.
[01/21 02:11:08    378s] NP #FI/FS/SF FL/PI: 0/0/0 10025/0
[01/21 02:11:08    378s] no activity file in design. spp won't run.
[01/21 02:11:08    378s] OPERPROF: Starting npPlace at level 1, MEM:2252.7M, EPOCH TIME: 1705795868.921317
[01/21 02:11:08    378s] GP RA stats: MHOnly 0 nrInst 10025 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/21 02:11:13    383s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2252.7M, EPOCH TIME: 1705795873.657383
[01/21 02:11:13    383s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2252.7M, EPOCH TIME: 1705795873.657824
[01/21 02:11:13    383s] Iteration 10: Total net bbox = 1.610e+05 (7.47e+04 8.64e+04)
[01/21 02:11:13    383s]               Est.  stn bbox = 2.099e+05 (9.09e+04 1.19e+05)
[01/21 02:11:13    383s]               cpu = 0:00:04.7 real = 0:00:05.0 mem = 2252.7M
[01/21 02:11:13    383s] OPERPROF: Finished npPlace at level 1, CPU:4.750, REAL:4.740, MEM:2252.7M, EPOCH TIME: 1705795873.661664
[01/21 02:11:13    383s] Legalizing MH Cells... 0 / 0 (level 8)
[01/21 02:11:13    383s] No instances found in the vector
[01/21 02:11:13    383s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2252.7M, DRC: 0)
[01/21 02:11:13    383s] 0 (out of 0) MH cells were successfully legalized.
[01/21 02:11:13    383s] Move report: Timing Driven Placement moves 10025 insts, mean move: 4.03 um, max move: 58.07 um 
[01/21 02:11:13    383s] 	Max move on inst (FE_OFC553_mem_la_wstrb_2): (74.60, 54.34) --> (50.69, 20.18)
[01/21 02:11:13    383s] no activity file in design. spp won't run.
[01/21 02:11:13    383s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2252.7M, EPOCH TIME: 1705795873.725803
[01/21 02:11:13    383s] Saved padding area to DB
[01/21 02:11:13    383s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2252.7M, EPOCH TIME: 1705795873.727167
[01/21 02:11:13    383s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.002, MEM:2252.7M, EPOCH TIME: 1705795873.729213
[01/21 02:11:13    383s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2252.7M, EPOCH TIME: 1705795873.731799
[01/21 02:11:13    383s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/21 02:11:13    383s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.003, MEM:2252.7M, EPOCH TIME: 1705795873.734789
[01/21 02:11:13    383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:13    383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:13    383s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2252.7M, EPOCH TIME: 1705795873.736381
[01/21 02:11:13    383s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2252.7M, EPOCH TIME: 1705795873.736734
[01/21 02:11:13    383s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.012, MEM:2252.7M, EPOCH TIME: 1705795873.738201
[01/21 02:11:13    383s] 
[01/21 02:11:13    383s] Finished Incremental Placement (cpu=0:01:19, real=0:01:18, mem=2252.7M)
[01/21 02:11:13    383s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/21 02:11:13    383s] Type 'man IMPSP-9025' for more detail.
[01/21 02:11:13    383s] CongRepair sets shifter mode to gplace
[01/21 02:11:13    383s] TDRefine: refinePlace mode is spiral
[01/21 02:11:13    383s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2252.7M, EPOCH TIME: 1705795873.740456
[01/21 02:11:13    383s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2252.7M, EPOCH TIME: 1705795873.740584
[01/21 02:11:13    383s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2252.7M, EPOCH TIME: 1705795873.740716
[01/21 02:11:13    383s] Processing tracks to init pin-track alignment.
[01/21 02:11:13    383s] z: 2, totalTracks: 1
[01/21 02:11:13    383s] z: 4, totalTracks: 1
[01/21 02:11:13    383s] z: 6, totalTracks: 1
[01/21 02:11:13    383s] z: 8, totalTracks: 1
[01/21 02:11:13    383s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:11:13    383s] All LLGs are deleted
[01/21 02:11:13    383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:13    383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:13    383s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2252.7M, EPOCH TIME: 1705795873.752133
[01/21 02:11:13    383s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2252.7M, EPOCH TIME: 1705795873.752537
[01/21 02:11:13    383s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2252.7M, EPOCH TIME: 1705795873.755965
[01/21 02:11:13    383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:13    383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:13    383s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2252.7M, EPOCH TIME: 1705795873.758178
[01/21 02:11:13    383s] Max number of tech site patterns supported in site array is 256.
[01/21 02:11:13    383s] Core basic site is CoreSite
[01/21 02:11:13    383s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2252.7M, EPOCH TIME: 1705795873.802283
[01/21 02:11:13    383s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:11:13    383s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:11:13    383s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.002, MEM:2252.7M, EPOCH TIME: 1705795873.804518
[01/21 02:11:13    383s] Fast DP-INIT is on for default
[01/21 02:11:13    383s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:11:13    383s] Atter site array init, number of instance map data is 0.
[01/21 02:11:13    383s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.050, REAL:0.051, MEM:2252.7M, EPOCH TIME: 1705795873.809337
[01/21 02:11:13    383s] 
[01/21 02:11:13    383s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:13    383s] OPERPROF:         Starting CMU at level 5, MEM:2252.7M, EPOCH TIME: 1705795873.811028
[01/21 02:11:13    383s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2252.7M, EPOCH TIME: 1705795873.812401
[01/21 02:11:13    383s] 
[01/21 02:11:13    383s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:11:13    383s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.058, MEM:2252.7M, EPOCH TIME: 1705795873.814074
[01/21 02:11:13    383s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2252.7M, EPOCH TIME: 1705795873.814158
[01/21 02:11:13    383s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2252.7M, EPOCH TIME: 1705795873.814236
[01/21 02:11:13    383s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2252.7MB).
[01/21 02:11:13    383s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.076, MEM:2252.7M, EPOCH TIME: 1705795873.816536
[01/21 02:11:13    383s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.076, MEM:2252.7M, EPOCH TIME: 1705795873.816621
[01/21 02:11:13    383s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.6
[01/21 02:11:13    383s] OPERPROF:   Starting RefinePlace at level 2, MEM:2252.7M, EPOCH TIME: 1705795873.816709
[01/21 02:11:13    383s] *** Starting refinePlace (0:06:23 mem=2252.7M) ***
[01/21 02:11:13    383s] Total net bbox length = 1.642e+05 (7.668e+04 8.752e+04) (ext = 1.125e+04)
[01/21 02:11:13    383s] 
[01/21 02:11:13    383s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:13    383s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:11:13    383s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:13    383s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:13    383s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2252.7M, EPOCH TIME: 1705795873.842039
[01/21 02:11:13    383s] Starting refinePlace ...
[01/21 02:11:13    383s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:13    383s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:13    383s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2252.7M, EPOCH TIME: 1705795873.879081
[01/21 02:11:13    383s] DDP initSite1 nrRow 124 nrJob 124
[01/21 02:11:13    383s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2252.7M, EPOCH TIME: 1705795873.879259
[01/21 02:11:13    383s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2252.7M, EPOCH TIME: 1705795873.879546
[01/21 02:11:13    383s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2252.7M, EPOCH TIME: 1705795873.879627
[01/21 02:11:13    383s] DDP markSite nrRow 124 nrJob 124
[01/21 02:11:13    383s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2252.7M, EPOCH TIME: 1705795873.880099
[01/21 02:11:13    383s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2252.7M, EPOCH TIME: 1705795873.880173
[01/21 02:11:13    383s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/21 02:11:13    383s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2252.7M, EPOCH TIME: 1705795873.886932
[01/21 02:11:13    383s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2252.7M, EPOCH TIME: 1705795873.887017
[01/21 02:11:13    383s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.003, MEM:2252.7M, EPOCH TIME: 1705795873.889849
[01/21 02:11:13    383s] ** Cut row section cpu time 0:00:00.0.
[01/21 02:11:13    383s]  ** Cut row section real time 0:00:00.0.
[01/21 02:11:13    383s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.003, MEM:2252.7M, EPOCH TIME: 1705795873.889966
[01/21 02:11:14    383s]   Spread Effort: high, pre-route mode, useDDP on.
[01/21 02:11:14    383s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=2252.7MB) @(0:06:23 - 0:06:24).
[01/21 02:11:14    383s] Move report: preRPlace moves 9706 insts, mean move: 0.09 um, max move: 2.83 um 
[01/21 02:11:14    383s] 	Max move on inst (instr_add_reg): (130.61, 15.10) --> (129.40, 16.72)
[01/21 02:11:14    383s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[01/21 02:11:14    383s] wireLenOptFixPriorityInst 0 inst fixed
[01/21 02:11:14    383s] Placement tweakage begins.
[01/21 02:11:14    383s] wire length = 1.973e+05
[01/21 02:11:15    384s] wire length = 1.965e+05
[01/21 02:11:15    384s] Placement tweakage ends.
[01/21 02:11:15    384s] Move report: tweak moves 1646 insts, mean move: 1.95 um, max move: 25.00 um 
[01/21 02:11:15    384s] 	Max move on inst (pcpi_insn_reg[21]): (80.40, 15.01) --> (105.40, 15.01)
[01/21 02:11:15    384s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=2257.5MB) @(0:06:24 - 0:06:25).
[01/21 02:11:15    384s] 
[01/21 02:11:15    384s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:11:15    385s] Move report: legalization moves 458 insts, mean move: 2.22 um, max move: 22.59 um spiral
[01/21 02:11:15    385s] 	Max move on inst (FE_OFC131_genblk1_pcpi_mul_rs1_14): (57.19, 165.44) --> (74.60, 170.62)
[01/21 02:11:15    385s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:11:15    385s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:11:15    385s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2257.5MB) @(0:06:25 - 0:06:25).
[01/21 02:11:15    385s] Move report: Detail placement moves 10024 insts, mean move: 0.49 um, max move: 24.78 um 
[01/21 02:11:15    385s] 	Max move on inst (pcpi_insn_reg[21]): (80.63, 15.02) --> (105.40, 15.01)
[01/21 02:11:15    385s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2257.5MB
[01/21 02:11:15    385s] Statistics of distance of Instance movement in refine placement:
[01/21 02:11:15    385s]   maximum (X+Y) =        24.78 um
[01/21 02:11:15    385s]   inst (pcpi_insn_reg[21]) with max move: (80.6275, 15.0215) -> (105.4, 15.01)
[01/21 02:11:15    385s]   mean    (X+Y) =         0.49 um
[01/21 02:11:15    385s] Total instances flipped for legalization: 1
[01/21 02:11:15    385s] Summary Report:
[01/21 02:11:15    385s] Instances move: 10024 (out of 10025 movable)
[01/21 02:11:15    385s] Instances flipped: 1
[01/21 02:11:15    385s] Mean displacement: 0.49 um
[01/21 02:11:15    385s] Max displacement: 24.78 um (Instance: pcpi_insn_reg[21]) (80.6275, 15.0215) -> (105.4, 15.01)
[01/21 02:11:15    385s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/21 02:11:15    385s] Total instances moved : 10024
[01/21 02:11:15    385s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.560, REAL:1.537, MEM:2257.5M, EPOCH TIME: 1705795875.378840
[01/21 02:11:15    385s] Total net bbox length = 1.647e+05 (7.665e+04 8.808e+04) (ext = 1.117e+04)
[01/21 02:11:15    385s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2257.5MB
[01/21 02:11:15    385s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=2257.5MB) @(0:06:23 - 0:06:25).
[01/21 02:11:15    385s] *** Finished refinePlace (0:06:25 mem=2257.5M) ***
[01/21 02:11:15    385s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.6
[01/21 02:11:15    385s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.590, REAL:1.569, MEM:2257.5M, EPOCH TIME: 1705795875.386076
[01/21 02:11:15    385s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2257.5M, EPOCH TIME: 1705795875.386149
[01/21 02:11:15    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10025).
[01/21 02:11:15    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:15    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:15    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:15    385s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.054, MEM:2241.5M, EPOCH TIME: 1705795875.439834
[01/21 02:11:15    385s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.710, REAL:1.700, MEM:2241.5M, EPOCH TIME: 1705795875.440027
[01/21 02:11:15    385s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2241.5M, EPOCH TIME: 1705795875.441065
[01/21 02:11:15    385s] Starting Early Global Route congestion estimation: mem = 2241.5M
[01/21 02:11:15    385s] (I)      ==================== Layers =====================
[01/21 02:11:15    385s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:11:15    385s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:11:15    385s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:11:15    385s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:11:15    385s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:11:15    385s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:11:15    385s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:11:15    385s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:11:15    385s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:11:15    385s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:11:15    385s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:11:15    385s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:11:15    385s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:11:15    385s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:11:15    385s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:11:15    385s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:11:15    385s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:11:15    385s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:11:15    385s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:11:15    385s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:11:15    385s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:11:15    385s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:11:15    385s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:11:15    385s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:11:15    385s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:11:15    385s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:11:15    385s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:11:15    385s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:11:15    385s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:11:15    385s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:11:15    385s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:11:15    385s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:11:15    385s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:11:15    385s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:11:15    385s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:11:15    385s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:11:15    385s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:11:15    385s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:11:15    385s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:11:15    385s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:11:15    385s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:11:15    385s] (I)      Started Import and model ( Curr Mem: 2241.48 MB )
[01/21 02:11:15    385s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:15    385s] (I)      == Non-default Options ==
[01/21 02:11:15    385s] (I)      Maximum routing layer                              : 11
[01/21 02:11:15    385s] (I)      Number of threads                                  : 1
[01/21 02:11:15    385s] (I)      Use non-blocking free Dbs wires                    : false
[01/21 02:11:15    385s] (I)      Method to set GCell size                           : row
[01/21 02:11:15    385s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:11:15    385s] (I)      Use row-based GCell size
[01/21 02:11:15    385s] (I)      Use row-based GCell align
[01/21 02:11:15    385s] (I)      layer 0 area = 80000
[01/21 02:11:15    385s] (I)      layer 1 area = 80000
[01/21 02:11:15    385s] (I)      layer 2 area = 80000
[01/21 02:11:15    385s] (I)      layer 3 area = 80000
[01/21 02:11:15    385s] (I)      layer 4 area = 80000
[01/21 02:11:15    385s] (I)      layer 5 area = 80000
[01/21 02:11:15    385s] (I)      layer 6 area = 80000
[01/21 02:11:15    385s] (I)      layer 7 area = 80000
[01/21 02:11:15    385s] (I)      layer 8 area = 80000
[01/21 02:11:15    385s] (I)      layer 9 area = 400000
[01/21 02:11:15    385s] (I)      layer 10 area = 400000
[01/21 02:11:15    385s] (I)      GCell unit size   : 3420
[01/21 02:11:15    385s] (I)      GCell multiplier  : 1
[01/21 02:11:15    385s] (I)      GCell row height  : 3420
[01/21 02:11:15    385s] (I)      Actual row height : 3420
[01/21 02:11:15    385s] (I)      GCell align ref   : 30000 30020
[01/21 02:11:15    385s] [NR-eGR] Track table information for default rule: 
[01/21 02:11:15    385s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:11:15    385s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:11:15    385s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:11:15    385s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:11:15    385s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:11:15    385s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:11:15    385s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:11:15    385s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:11:15    385s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:11:15    385s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:11:15    385s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:11:15    385s] (I)      ==================== Default via =====================
[01/21 02:11:15    385s] (I)      +----+------------------+----------------------------+
[01/21 02:11:15    385s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:11:15    385s] (I)      +----+------------------+----------------------------+
[01/21 02:11:15    385s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:11:15    385s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:11:15    385s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:11:15    385s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:11:15    385s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:11:15    385s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:11:15    385s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:11:15    385s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:11:15    385s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:11:15    385s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:11:15    385s] (I)      +----+------------------+----------------------------+
[01/21 02:11:15    385s] [NR-eGR] Read 4304 PG shapes
[01/21 02:11:15    385s] [NR-eGR] Read 0 clock shapes
[01/21 02:11:15    385s] [NR-eGR] Read 0 other shapes
[01/21 02:11:15    385s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:11:15    385s] [NR-eGR] #Instance Blockages : 0
[01/21 02:11:15    385s] [NR-eGR] #PG Blockages       : 4304
[01/21 02:11:15    385s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:11:15    385s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:11:15    385s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:11:15    385s] [NR-eGR] #Other Blockages    : 0
[01/21 02:11:15    385s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:11:15    385s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:11:15    385s] [NR-eGR] Read 10888 nets ( ignored 0 )
[01/21 02:11:15    385s] (I)      early_global_route_priority property id does not exist.
[01/21 02:11:15    385s] (I)      Read Num Blocks=4304  Num Prerouted Wires=0  Num CS=0
[01/21 02:11:15    385s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 0
[01/21 02:11:15    385s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[01/21 02:11:15    385s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 0
[01/21 02:11:15    385s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[01/21 02:11:15    385s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 0
[01/21 02:11:15    385s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:11:15    385s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:11:15    385s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:11:15    385s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:11:15    385s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:11:15    385s] (I)      Number of ignored nets                =      0
[01/21 02:11:15    385s] (I)      Number of connected nets              =      0
[01/21 02:11:15    385s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:11:15    385s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/21 02:11:15    385s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:11:15    385s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:11:15    385s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:11:15    385s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:11:15    385s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:11:15    385s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:11:15    385s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:11:15    385s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/21 02:11:15    385s] (I)      Ndr track 0 does not exist
[01/21 02:11:15    385s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:11:15    385s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:11:15    385s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:11:15    385s] (I)      Site width          :   400  (dbu)
[01/21 02:11:15    385s] (I)      Row height          :  3420  (dbu)
[01/21 02:11:15    385s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:11:15    385s] (I)      GCell width         :  3420  (dbu)
[01/21 02:11:15    385s] (I)      GCell height        :  3420  (dbu)
[01/21 02:11:15    385s] (I)      Grid                :   142   141    11
[01/21 02:11:15    385s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:11:15    385s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:11:15    385s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:11:15    385s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:11:15    385s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:11:15    385s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:11:15    385s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:11:15    385s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:11:15    385s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:11:15    385s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:11:15    385s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:11:15    385s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:11:15    385s] (I)      --------------------------------------------------------
[01/21 02:11:15    385s] 
[01/21 02:11:15    385s] [NR-eGR] ============ Routing rule table ============
[01/21 02:11:15    385s] [NR-eGR] Rule id: 0  Nets: 10888
[01/21 02:11:15    385s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:11:15    385s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:11:15    385s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:11:15    385s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:11:15    385s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:11:15    385s] [NR-eGR] ========================================
[01/21 02:11:15    385s] [NR-eGR] 
[01/21 02:11:15    385s] (I)      =============== Blocked Tracks ===============
[01/21 02:11:15    385s] (I)      +-------+---------+----------+---------------+
[01/21 02:11:15    385s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:11:15    385s] (I)      +-------+---------+----------+---------------+
[01/21 02:11:15    385s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:11:15    385s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:11:15    385s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:11:15    385s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:11:15    385s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:11:15    385s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:11:15    385s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:11:15    385s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:11:15    385s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:11:15    385s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:11:15    385s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:11:15    385s] (I)      +-------+---------+----------+---------------+
[01/21 02:11:15    385s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2245.61 MB )
[01/21 02:11:15    385s] (I)      Reset routing kernel
[01/21 02:11:15    385s] (I)      Started Global Routing ( Curr Mem: 2245.61 MB )
[01/21 02:11:15    385s] (I)      totalPins=39431  totalGlobalPin=38180 (96.83%)
[01/21 02:11:15    385s] (I)      total 2D Cap : 1519501 = (777654 H, 741847 V)
[01/21 02:11:15    385s] [NR-eGR] Layer group 1: route 10888 net(s) in layer range [2, 11]
[01/21 02:11:15    385s] (I)      
[01/21 02:11:15    385s] (I)      ============  Phase 1a Route ============
[01/21 02:11:15    385s] (I)      Usage: 111030 = (53187 H, 57843 V) = (6.84% H, 7.80% V) = (9.095e+04um H, 9.891e+04um V)
[01/21 02:11:15    385s] (I)      
[01/21 02:11:15    385s] (I)      ============  Phase 1b Route ============
[01/21 02:11:15    385s] (I)      Usage: 111030 = (53187 H, 57843 V) = (6.84% H, 7.80% V) = (9.095e+04um H, 9.891e+04um V)
[01/21 02:11:15    385s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.898613e+05um
[01/21 02:11:15    385s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:11:15    385s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:11:15    385s] (I)      
[01/21 02:11:15    385s] (I)      ============  Phase 1c Route ============
[01/21 02:11:15    385s] (I)      Usage: 111030 = (53187 H, 57843 V) = (6.84% H, 7.80% V) = (9.095e+04um H, 9.891e+04um V)
[01/21 02:11:15    385s] (I)      
[01/21 02:11:15    385s] (I)      ============  Phase 1d Route ============
[01/21 02:11:15    385s] (I)      Usage: 111030 = (53187 H, 57843 V) = (6.84% H, 7.80% V) = (9.095e+04um H, 9.891e+04um V)
[01/21 02:11:15    385s] (I)      
[01/21 02:11:15    385s] (I)      ============  Phase 1e Route ============
[01/21 02:11:15    385s] (I)      Usage: 111030 = (53187 H, 57843 V) = (6.84% H, 7.80% V) = (9.095e+04um H, 9.891e+04um V)
[01/21 02:11:15    385s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.898613e+05um
[01/21 02:11:15    385s] (I)      
[01/21 02:11:15    385s] (I)      ============  Phase 1l Route ============
[01/21 02:11:15    385s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:11:15    385s] (I)      Layer  2:     168365     50168         6           0      169974    ( 0.00%) 
[01/21 02:11:15    385s] (I)      Layer  3:     178428     45564         0           0      178929    ( 0.00%) 
[01/21 02:11:15    385s] (I)      Layer  4:     168365     20523         0           0      169974    ( 0.00%) 
[01/21 02:11:15    385s] (I)      Layer  5:     178428      9272         0           0      178929    ( 0.00%) 
[01/21 02:11:15    385s] (I)      Layer  6:     168365      2116         0           0      169974    ( 0.00%) 
[01/21 02:11:15    385s] (I)      Layer  7:     178428       287         0           0      178929    ( 0.00%) 
[01/21 02:11:15    385s] (I)      Layer  8:     168365       165         0           0      169974    ( 0.00%) 
[01/21 02:11:15    385s] (I)      Layer  9:     177459        62         0           0      178929    ( 0.00%) 
[01/21 02:11:15    385s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:11:15    385s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:11:15    385s] (I)      Total:       1509829    128162         6       12505     1522666    ( 0.81%) 
[01/21 02:11:15    385s] (I)      
[01/21 02:11:15    385s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:11:15    385s] [NR-eGR]                        OverCon            
[01/21 02:11:15    385s] [NR-eGR]                         #Gcell     %Gcell
[01/21 02:11:15    385s] [NR-eGR]        Layer               (1)    OverCon
[01/21 02:11:15    385s] [NR-eGR] ----------------------------------------------
[01/21 02:11:15    385s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:15    385s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[01/21 02:11:15    385s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:15    385s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:15    385s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:15    385s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:15    385s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:15    385s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:15    385s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:15    385s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:15    385s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:15    385s] [NR-eGR] ----------------------------------------------
[01/21 02:11:15    385s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[01/21 02:11:15    385s] [NR-eGR] 
[01/21 02:11:15    385s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.25 sec, Curr Mem: 2245.61 MB )
[01/21 02:11:15    385s] (I)      total 2D Cap : 1520644 = (778037 H, 742607 V)
[01/21 02:11:15    385s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:11:15    385s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 2245.6M
[01/21 02:11:15    385s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.400, REAL:0.399, MEM:2245.6M, EPOCH TIME: 1705795875.839806
[01/21 02:11:15    385s] OPERPROF: Starting HotSpotCal at level 1, MEM:2245.6M, EPOCH TIME: 1705795875.839904
[01/21 02:11:15    385s] [hotspot] +------------+---------------+---------------+
[01/21 02:11:15    385s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 02:11:15    385s] [hotspot] +------------+---------------+---------------+
[01/21 02:11:15    385s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 02:11:15    385s] [hotspot] +------------+---------------+---------------+
[01/21 02:11:15    385s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:11:15    385s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 02:11:15    385s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2245.6M, EPOCH TIME: 1705795875.843051
[01/21 02:11:15    385s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2245.6M, EPOCH TIME: 1705795875.844623
[01/21 02:11:15    385s] Starting Early Global Route wiring: mem = 2245.6M
[01/21 02:11:15    385s] (I)      ============= Track Assignment ============
[01/21 02:11:15    385s] (I)      Started Track Assignment (1T) ( Curr Mem: 2245.61 MB )
[01/21 02:11:15    385s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 02:11:15    385s] (I)      Run Multi-thread track assignment
[01/21 02:11:16    385s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 2245.61 MB )
[01/21 02:11:16    385s] (I)      Started Export ( Curr Mem: 2245.61 MB )
[01/21 02:11:16    385s] [NR-eGR]                  Length (um)    Vias 
[01/21 02:11:16    385s] [NR-eGR] -------------------------------------
[01/21 02:11:16    385s] [NR-eGR]  Metal1   (1H)             0   39127 
[01/21 02:11:16    385s] [NR-eGR]  Metal2   (2V)         68315   56418 
[01/21 02:11:16    385s] [NR-eGR]  Metal3   (3H)         76763    5948 
[01/21 02:11:16    385s] [NR-eGR]  Metal4   (4V)         34386    1954 
[01/21 02:11:16    385s] [NR-eGR]  Metal5   (5H)         15891     235 
[01/21 02:11:16    385s] [NR-eGR]  Metal6   (6V)          3628      60 
[01/21 02:11:16    385s] [NR-eGR]  Metal7   (7H)           503      40 
[01/21 02:11:16    385s] [NR-eGR]  Metal8   (8V)           286      21 
[01/21 02:11:16    385s] [NR-eGR]  Metal9   (9H)            88      11 
[01/21 02:11:16    385s] [NR-eGR]  Metal10  (10V)            2       6 
[01/21 02:11:16    385s] [NR-eGR]  Metal11  (11H)           11       0 
[01/21 02:11:16    385s] [NR-eGR] -------------------------------------
[01/21 02:11:16    385s] [NR-eGR]           Total       199872  103820 
[01/21 02:11:16    385s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:11:16    385s] [NR-eGR] Total half perimeter of net bounding box: 164724um
[01/21 02:11:16    385s] [NR-eGR] Total length: 199872um, number of vias: 103820
[01/21 02:11:16    385s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:11:16    385s] [NR-eGR] Total eGR-routed clock nets wire length: 6793um, number of vias: 5601
[01/21 02:11:16    385s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:11:16    385s] (I)      Finished Export ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 2245.61 MB )
[01/21 02:11:16    385s] Early Global Route wiring runtime: 0.49 seconds, mem = 2241.6M
[01/21 02:11:16    385s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.490, REAL:0.491, MEM:2241.6M, EPOCH TIME: 1705795876.335282
[01/21 02:11:16    385s] 0 delay mode for cte disabled.
[01/21 02:11:16    385s] SKP cleared!
[01/21 02:11:16    385s] 
[01/21 02:11:16    385s] *** Finished incrementalPlace (cpu=0:01:22, real=0:01:22)***
[01/21 02:11:16    386s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2241.6M, EPOCH TIME: 1705795876.365943
[01/21 02:11:16    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:16    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:16    386s] All LLGs are deleted
[01/21 02:11:16    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:16    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:16    386s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2241.6M, EPOCH TIME: 1705795876.366208
[01/21 02:11:16    386s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2241.6M, EPOCH TIME: 1705795876.366304
[01/21 02:11:16    386s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.007, MEM:2215.6M, EPOCH TIME: 1705795876.372791
[01/21 02:11:16    386s] Start to check current routing status for nets...
[01/21 02:11:16    386s] All nets are already routed correctly.
[01/21 02:11:16    386s] End to check current routing status for nets (mem=2215.6M)
[01/21 02:11:16    386s] Extraction called for design 'picorv32' of instances=10025 and nets=11074 using extraction engine 'preRoute' .
[01/21 02:11:16    386s] PreRoute RC Extraction called for design picorv32.
[01/21 02:11:16    386s] RC Extraction called in multi-corner(1) mode.
[01/21 02:11:16    386s] RCMode: PreRoute
[01/21 02:11:16    386s]       RC Corner Indexes            0   
[01/21 02:11:16    386s] Capacitance Scaling Factor   : 1.00000 
[01/21 02:11:16    386s] Resistance Scaling Factor    : 1.00000 
[01/21 02:11:16    386s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 02:11:16    386s] Clock Res. Scaling Factor    : 1.00000 
[01/21 02:11:16    386s] Shrink Factor                : 1.00000
[01/21 02:11:16    386s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 02:11:16    386s] Using Quantus QRC technology file ...
[01/21 02:11:16    386s] 
[01/21 02:11:16    386s] Trim Metal Layers:
[01/21 02:11:16    386s] LayerId::1 widthSet size::1
[01/21 02:11:16    386s] LayerId::2 widthSet size::1
[01/21 02:11:16    386s] LayerId::3 widthSet size::1
[01/21 02:11:16    386s] LayerId::4 widthSet size::1
[01/21 02:11:16    386s] LayerId::5 widthSet size::1
[01/21 02:11:16    386s] LayerId::6 widthSet size::1
[01/21 02:11:16    386s] LayerId::7 widthSet size::1
[01/21 02:11:16    386s] LayerId::8 widthSet size::1
[01/21 02:11:16    386s] LayerId::9 widthSet size::1
[01/21 02:11:16    386s] LayerId::10 widthSet size::1
[01/21 02:11:16    386s] LayerId::11 widthSet size::1
[01/21 02:11:16    386s] Updating RC grid for preRoute extraction ...
[01/21 02:11:16    386s] eee: pegSigSF::1.070000
[01/21 02:11:16    386s] Initializing multi-corner resistance tables ...
[01/21 02:11:16    386s] eee: l::1 avDens::0.090397 usedTrk::1708.508484 availTrk::18900.000000 sigTrk::1708.508484
[01/21 02:11:16    386s] eee: l::2 avDens::0.260940 usedTrk::4015.860701 availTrk::15390.000000 sigTrk::4015.860701
[01/21 02:11:16    386s] eee: l::3 avDens::0.275082 usedTrk::4505.844168 availTrk::16380.000000 sigTrk::4505.844168
[01/21 02:11:16    386s] eee: l::4 avDens::0.139856 usedTrk::2032.807280 availTrk::14535.000000 sigTrk::2032.807280
[01/21 02:11:16    386s] eee: l::5 avDens::0.064443 usedTrk::939.577510 availTrk::14580.000000 sigTrk::939.577510
[01/21 02:11:16    386s] eee: l::6 avDens::0.027386 usedTrk::222.442633 availTrk::8122.500000 sigTrk::222.442633
[01/21 02:11:16    386s] eee: l::7 avDens::0.014828 usedTrk::34.698479 availTrk::2340.000000 sigTrk::34.698479
[01/21 02:11:16    386s] eee: l::8 avDens::0.011960 usedTrk::19.428304 availTrk::1624.500000 sigTrk::19.428304
[01/21 02:11:16    386s] eee: l::9 avDens::0.008122 usedTrk::5.116959 availTrk::630.000000 sigTrk::5.116959
[01/21 02:11:16    386s] eee: l::10 avDens::0.071519 usedTrk::105.176023 availTrk::1470.600000 sigTrk::105.176023
[01/21 02:11:16    386s] eee: l::11 avDens::0.046922 usedTrk::150.337076 availTrk::3204.000000 sigTrk::150.337076
[01/21 02:11:16    386s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:11:16    386s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.281556 uaWl=1.000000 uaWlH=0.274145 aWlH=0.000000 lMod=0 pMax=0.823800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:11:16    386s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2215.605M)
[01/21 02:11:17    386s] Compute RC Scale Done ...
[01/21 02:11:17    386s] **optDesign ... cpu = 0:01:38, real = 0:01:38, mem = 1692.7M, totSessionCpu=0:06:27 **
[01/21 02:11:17    387s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 02:11:17    387s] #################################################################################
[01/21 02:11:17    387s] # Design Stage: PreRoute
[01/21 02:11:17    387s] # Design Name: picorv32
[01/21 02:11:17    387s] # Design Mode: 45nm
[01/21 02:11:17    387s] # Analysis Mode: MMMC Non-OCV 
[01/21 02:11:17    387s] # Parasitics Mode: No SPEF/RCDB 
[01/21 02:11:17    387s] # Signoff Settings: SI Off 
[01/21 02:11:17    387s] #################################################################################
[01/21 02:11:17    387s] Calculate delays in Single mode...
[01/21 02:11:18    387s] Topological Sorting (REAL = 0:00:01.0, MEM = 2217.7M, InitMEM = 2217.7M)
[01/21 02:11:18    387s] Start delay calculation (fullDC) (1 T). (MEM=2217.7)
[01/21 02:11:18    387s] End AAE Lib Interpolated Model. (MEM=2229.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:11:20    390s] Total number of fetched objects 10932
[01/21 02:11:20    390s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/21 02:11:20    390s] End delay calculation. (MEM=2245.64 CPU=0:00:02.2 REAL=0:00:02.0)
[01/21 02:11:20    390s] End delay calculation (fullDC). (MEM=2245.64 CPU=0:00:02.8 REAL=0:00:02.0)
[01/21 02:11:20    390s] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 2245.6M) ***
[01/21 02:11:21    390s] *** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:01:26.6/0:01:26.5 (1.0), totSession cpu/real = 0:06:30.8/0:12:40.7 (0.5), mem = 2245.6M
[01/21 02:11:21    390s] 
[01/21 02:11:21    390s] =============================================================================================
[01/21 02:11:21    390s]  Step TAT Report : IncrReplace #1 / place_opt_design #2                         21.35-s114_1
[01/21 02:11:21    390s] =============================================================================================
[01/21 02:11:21    390s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:11:21    390s] ---------------------------------------------------------------------------------------------
[01/21 02:11:21    390s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:11:21    390s] [ ExtractRC              ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:11:21    390s] [ TimingUpdate           ]      4   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:11:21    390s] [ FullDelayCalc          ]      1   0:00:03.4  (   3.9 % )     0:00:03.4 /  0:00:03.4    1.0
[01/21 02:11:21    390s] [ MISC                   ]          0:01:22.2  (  95.0 % )     0:01:22.2 /  0:01:22.4    1.0
[01/21 02:11:21    390s] ---------------------------------------------------------------------------------------------
[01/21 02:11:21    390s]  IncrReplace #1 TOTAL               0:01:26.5  ( 100.0 % )     0:01:26.5 /  0:01:26.6    1.0
[01/21 02:11:21    390s] ---------------------------------------------------------------------------------------------
[01/21 02:11:21    390s] 
[01/21 02:11:21    391s] Deleting Lib Analyzer.
[01/21 02:11:21    391s] Begin: GigaOpt DRV Optimization
[01/21 02:11:21    391s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[01/21 02:11:21    391s] *** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:31.2/0:12:41.2 (0.5), mem = 2261.6M
[01/21 02:11:21    391s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:11:21    391s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.15
[01/21 02:11:21    391s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:11:21    391s] ### Creating PhyDesignMc. totSessionCpu=0:06:31 mem=2261.6M
[01/21 02:11:21    391s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/21 02:11:21    391s] OPERPROF: Starting DPlace-Init at level 1, MEM:2261.6M, EPOCH TIME: 1705795881.656838
[01/21 02:11:21    391s] Processing tracks to init pin-track alignment.
[01/21 02:11:21    391s] z: 2, totalTracks: 1
[01/21 02:11:21    391s] z: 4, totalTracks: 1
[01/21 02:11:21    391s] z: 6, totalTracks: 1
[01/21 02:11:21    391s] z: 8, totalTracks: 1
[01/21 02:11:21    391s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:11:21    391s] All LLGs are deleted
[01/21 02:11:21    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:21    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:21    391s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2261.6M, EPOCH TIME: 1705795881.663449
[01/21 02:11:21    391s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2261.6M, EPOCH TIME: 1705795881.663739
[01/21 02:11:21    391s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2261.6M, EPOCH TIME: 1705795881.665770
[01/21 02:11:21    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:21    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:21    391s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2261.6M, EPOCH TIME: 1705795881.667217
[01/21 02:11:21    391s] Max number of tech site patterns supported in site array is 256.
[01/21 02:11:21    391s] Core basic site is CoreSite
[01/21 02:11:21    391s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2261.6M, EPOCH TIME: 1705795881.697078
[01/21 02:11:21    391s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:11:21    391s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:11:21    391s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2261.6M, EPOCH TIME: 1705795881.699597
[01/21 02:11:21    391s] Fast DP-INIT is on for default
[01/21 02:11:21    391s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:11:21    391s] Atter site array init, number of instance map data is 0.
[01/21 02:11:21    391s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:2261.6M, EPOCH TIME: 1705795881.702636
[01/21 02:11:21    391s] 
[01/21 02:11:21    391s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:21    391s] OPERPROF:     Starting CMU at level 3, MEM:2261.6M, EPOCH TIME: 1705795881.703621
[01/21 02:11:21    391s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2261.6M, EPOCH TIME: 1705795881.704396
[01/21 02:11:21    391s] 
[01/21 02:11:21    391s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:11:21    391s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:2261.6M, EPOCH TIME: 1705795881.705320
[01/21 02:11:21    391s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2261.6M, EPOCH TIME: 1705795881.705368
[01/21 02:11:21    391s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2261.6M, EPOCH TIME: 1705795881.705416
[01/21 02:11:21    391s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2261.6MB).
[01/21 02:11:21    391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2261.6M, EPOCH TIME: 1705795881.706746
[01/21 02:11:21    391s] TotalInstCnt at PhyDesignMc Initialization: 10025
[01/21 02:11:21    391s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:31 mem=2261.6M
[01/21 02:11:21    391s] ### Creating RouteCongInterface, started
[01/21 02:11:21    391s] 
[01/21 02:11:21    391s] Creating Lib Analyzer ...
[01/21 02:11:21    391s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:11:21    391s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:11:21    391s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:11:21    391s] 
[01/21 02:11:21    391s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:11:22    391s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:32 mem=2261.6M
[01/21 02:11:22    391s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:32 mem=2261.6M
[01/21 02:11:22    391s] Creating Lib Analyzer, finished. 
[01/21 02:11:22    391s] 
[01/21 02:11:22    391s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/21 02:11:22    391s] 
[01/21 02:11:22    391s] #optDebug: {0, 1.000}
[01/21 02:11:22    391s] ### Creating RouteCongInterface, finished
[01/21 02:11:22    391s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:11:22    391s] ### Creating LA Mngr. totSessionCpu=0:06:32 mem=2261.6M
[01/21 02:11:22    391s] ### Creating LA Mngr, finished. totSessionCpu=0:06:32 mem=2261.6M
[01/21 02:11:22    392s] [GPS-DRV] Optimizer parameters ============================= 
[01/21 02:11:22    392s] [GPS-DRV] maxDensity (design): 0.95
[01/21 02:11:22    392s] [GPS-DRV] maxLocalDensity: 1.2
[01/21 02:11:22    392s] [GPS-DRV] All active and enabled setup views
[01/21 02:11:22    392s] [GPS-DRV]     default_emulate_view
[01/21 02:11:22    392s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:11:22    392s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:11:22    392s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/21 02:11:22    392s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/21 02:11:22    392s] [GPS-DRV] timing-driven DRV settings
[01/21 02:11:22    392s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/21 02:11:22    392s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2280.7M, EPOCH TIME: 1705795882.765390
[01/21 02:11:22    392s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2280.7M, EPOCH TIME: 1705795882.765596
[01/21 02:11:22    392s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:11:22    392s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/21 02:11:22    392s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:11:22    392s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/21 02:11:22    392s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:11:22    392s] Info: violation cost 22.045982 (cap = 0.000000, tran = 22.045982, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:11:22    392s] |    73|   340|    -0.21|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|       0|       0|       0| 71.13%|          |         |
[01/21 02:11:24    393s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:11:24    393s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|      51|       2|      30| 71.35%| 0:00:02.0|  2315.8M|
[01/21 02:11:24    393s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:11:24    393s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|       0|       0|       0| 71.35%| 0:00:00.0|  2315.8M|
[01/21 02:11:24    393s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:11:24    393s] Bottom Preferred Layer:
[01/21 02:11:24    393s]     None
[01/21 02:11:24    393s] Via Pillar Rule:
[01/21 02:11:24    393s]     None
[01/21 02:11:24    393s] 
[01/21 02:11:24    393s] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=2315.8M) ***
[01/21 02:11:24    393s] 
[01/21 02:11:24    393s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2315.8M, EPOCH TIME: 1705795884.121709
[01/21 02:11:24    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10078).
[01/21 02:11:24    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:24    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:24    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:24    393s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.061, MEM:2307.8M, EPOCH TIME: 1705795884.183087
[01/21 02:11:24    393s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2307.8M, EPOCH TIME: 1705795884.191306
[01/21 02:11:24    393s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2307.8M, EPOCH TIME: 1705795884.191507
[01/21 02:11:24    393s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2307.8M, EPOCH TIME: 1705795884.204404
[01/21 02:11:24    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:24    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:24    393s] 
[01/21 02:11:24    393s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:24    393s] OPERPROF:       Starting CMU at level 4, MEM:2307.8M, EPOCH TIME: 1705795884.255555
[01/21 02:11:24    393s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:2307.8M, EPOCH TIME: 1705795884.257030
[01/21 02:11:24    393s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.054, MEM:2307.8M, EPOCH TIME: 1705795884.258697
[01/21 02:11:24    393s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2307.8M, EPOCH TIME: 1705795884.258783
[01/21 02:11:24    393s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2307.8M, EPOCH TIME: 1705795884.258861
[01/21 02:11:24    393s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2307.8M, EPOCH TIME: 1705795884.261029
[01/21 02:11:24    393s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2307.8M, EPOCH TIME: 1705795884.261271
[01/21 02:11:24    393s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.070, MEM:2307.8M, EPOCH TIME: 1705795884.261417
[01/21 02:11:24    393s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.070, MEM:2307.8M, EPOCH TIME: 1705795884.261503
[01/21 02:11:24    393s] TDRefine: refinePlace mode is spiral
[01/21 02:11:24    393s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.7
[01/21 02:11:24    393s] OPERPROF: Starting RefinePlace at level 1, MEM:2307.8M, EPOCH TIME: 1705795884.261609
[01/21 02:11:24    393s] *** Starting refinePlace (0:06:34 mem=2307.8M) ***
[01/21 02:11:24    393s] Total net bbox length = 1.650e+05 (7.679e+04 8.824e+04) (ext = 1.118e+04)
[01/21 02:11:24    393s] 
[01/21 02:11:24    393s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:24    393s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:11:24    393s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:24    393s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:24    393s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2307.8M, EPOCH TIME: 1705795884.287390
[01/21 02:11:24    393s] Starting refinePlace ...
[01/21 02:11:24    393s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:24    393s] One DDP V2 for no tweak run.
[01/21 02:11:24    393s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:24    393s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2307.8M, EPOCH TIME: 1705795884.326534
[01/21 02:11:24    393s] DDP initSite1 nrRow 124 nrJob 124
[01/21 02:11:24    393s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2307.8M, EPOCH TIME: 1705795884.326760
[01/21 02:11:24    393s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2307.8M, EPOCH TIME: 1705795884.327062
[01/21 02:11:24    393s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2307.8M, EPOCH TIME: 1705795884.327140
[01/21 02:11:24    393s] DDP markSite nrRow 124 nrJob 124
[01/21 02:11:24    393s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2307.8M, EPOCH TIME: 1705795884.327714
[01/21 02:11:24    393s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2307.8M, EPOCH TIME: 1705795884.327798
[01/21 02:11:24    393s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/21 02:11:24    393s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2307.8M, EPOCH TIME: 1705795884.340203
[01/21 02:11:24    393s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2307.8M, EPOCH TIME: 1705795884.340296
[01/21 02:11:24    393s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.003, MEM:2307.8M, EPOCH TIME: 1705795884.343204
[01/21 02:11:24    393s] ** Cut row section cpu time 0:00:00.0.
[01/21 02:11:24    393s]  ** Cut row section real time 0:00:00.0.
[01/21 02:11:24    393s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.003, MEM:2307.8M, EPOCH TIME: 1705795884.343328
[01/21 02:11:24    394s]   Spread Effort: high, pre-route mode, useDDP on.
[01/21 02:11:24    394s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2307.8MB) @(0:06:34 - 0:06:34).
[01/21 02:11:24    394s] Move report: preRPlace moves 32 insts, mean move: 0.29 um, max move: 0.60 um 
[01/21 02:11:24    394s] 	Max move on inst (FE_OFC625_pcpi_rs1_0): (102.80, 54.34) --> (103.40, 54.34)
[01/21 02:11:24    394s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[01/21 02:11:24    394s] wireLenOptFixPriorityInst 0 inst fixed
[01/21 02:11:24    394s] 
[01/21 02:11:24    394s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:11:24    394s] Move report: legalization moves 108 insts, mean move: 2.03 um, max move: 11.40 um spiral
[01/21 02:11:24    394s] 	Max move on inst (FE_OFC638_genblk1_pcpi_mul_mul_2366_47_n_1294): (66.00, 177.46) --> (77.40, 177.46)
[01/21 02:11:24    394s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:11:24    394s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:11:24    394s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2310.9MB) @(0:06:34 - 0:06:35).
[01/21 02:11:24    394s] Move report: Detail placement moves 140 insts, mean move: 1.63 um, max move: 11.40 um 
[01/21 02:11:24    394s] 	Max move on inst (FE_OFC638_genblk1_pcpi_mul_mul_2366_47_n_1294): (66.00, 177.46) --> (77.40, 177.46)
[01/21 02:11:24    394s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2310.9MB
[01/21 02:11:24    394s] Statistics of distance of Instance movement in refine placement:
[01/21 02:11:24    394s]   maximum (X+Y) =        11.40 um
[01/21 02:11:24    394s]   inst (FE_OFC638_genblk1_pcpi_mul_mul_2366_47_n_1294) with max move: (66, 177.46) -> (77.4, 177.46)
[01/21 02:11:24    394s]   mean    (X+Y) =         1.63 um
[01/21 02:11:24    394s] Summary Report:
[01/21 02:11:24    394s] Instances move: 140 (out of 10078 movable)
[01/21 02:11:24    394s] Instances flipped: 0
[01/21 02:11:24    394s] Mean displacement: 1.63 um
[01/21 02:11:24    394s] Max displacement: 11.40 um (Instance: FE_OFC638_genblk1_pcpi_mul_mul_2366_47_n_1294) (66, 177.46) -> (77.4, 177.46)
[01/21 02:11:24    394s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/21 02:11:24    394s] Total instances moved : 140
[01/21 02:11:24    394s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.670, REAL:0.660, MEM:2310.9M, EPOCH TIME: 1705795884.947421
[01/21 02:11:24    394s] Total net bbox length = 1.652e+05 (7.689e+04 8.835e+04) (ext = 1.119e+04)
[01/21 02:11:24    394s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2310.9MB
[01/21 02:11:24    394s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=2310.9MB) @(0:06:34 - 0:06:35).
[01/21 02:11:24    394s] *** Finished refinePlace (0:06:35 mem=2310.9M) ***
[01/21 02:11:24    394s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.7
[01/21 02:11:24    394s] OPERPROF: Finished RefinePlace at level 1, CPU:0.710, REAL:0.692, MEM:2310.9M, EPOCH TIME: 1705795884.953775
[01/21 02:11:25    394s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2310.9M, EPOCH TIME: 1705795885.035574
[01/21 02:11:25    394s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10078).
[01/21 02:11:25    394s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    394s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    394s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    394s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.055, MEM:2307.9M, EPOCH TIME: 1705795885.090590
[01/21 02:11:25    394s] *** maximum move = 11.40 um ***
[01/21 02:11:25    394s] *** Finished re-routing un-routed nets (2307.9M) ***
[01/21 02:11:25    394s] OPERPROF: Starting DPlace-Init at level 1, MEM:2307.9M, EPOCH TIME: 1705795885.132145
[01/21 02:11:25    394s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2307.9M, EPOCH TIME: 1705795885.144171
[01/21 02:11:25    394s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    394s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    394s] 
[01/21 02:11:25    394s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:25    394s] OPERPROF:     Starting CMU at level 3, MEM:2307.9M, EPOCH TIME: 1705795885.191078
[01/21 02:11:25    394s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2307.9M, EPOCH TIME: 1705795885.192373
[01/21 02:11:25    394s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:2307.9M, EPOCH TIME: 1705795885.193894
[01/21 02:11:25    394s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2307.9M, EPOCH TIME: 1705795885.193969
[01/21 02:11:25    394s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2307.9M, EPOCH TIME: 1705795885.194039
[01/21 02:11:25    394s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2307.9M, EPOCH TIME: 1705795885.196024
[01/21 02:11:25    394s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.010, REAL:0.000, MEM:2307.9M, EPOCH TIME: 1705795885.196242
[01/21 02:11:25    394s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.064, MEM:2307.9M, EPOCH TIME: 1705795885.196372
[01/21 02:11:25    394s] 
[01/21 02:11:25    394s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2307.9M) ***
[01/21 02:11:25    395s] Total-nets :: 10941, Stn-nets :: 3, ratio :: 0.0274198 %, Total-len 199887, Stn-len 39.585
[01/21 02:11:25    395s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2288.8M, EPOCH TIME: 1705795885.406963
[01/21 02:11:25    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    395s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.046, MEM:2228.8M, EPOCH TIME: 1705795885.453028
[01/21 02:11:25    395s] TotalInstCnt at PhyDesignMc Destruction: 10078
[01/21 02:11:25    395s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.15
[01/21 02:11:25    395s] *** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:06:35.1/0:12:45.0 (0.5), mem = 2228.8M
[01/21 02:11:25    395s] 
[01/21 02:11:25    395s] =============================================================================================
[01/21 02:11:25    395s]  Step TAT Report : DrvOpt #1 / place_opt_design #2                              21.35-s114_1
[01/21 02:11:25    395s] =============================================================================================
[01/21 02:11:25    395s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:11:25    395s] ---------------------------------------------------------------------------------------------
[01/21 02:11:25    395s] [ SlackTraversorInit     ]      2   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:11:25    395s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  14.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:11:25    395s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:11:25    395s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:11:25    395s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[01/21 02:11:25    395s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:11:25    395s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:11:25    395s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[01/21 02:11:25    395s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[01/21 02:11:25    395s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:11:25    395s] [ OptEval                ]      2   0:00:00.5  (  13.4 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:11:25    395s] [ OptCommit              ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:11:25    395s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.1
[01/21 02:11:25    395s] [ IncrDelayCalc          ]     13   0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.3    1.1
[01/21 02:11:25    395s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:11:25    395s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:11:25    395s] [ RefinePlace            ]      1   0:00:01.1  (  29.9 % )     0:00:01.2 /  0:00:01.2    1.0
[01/21 02:11:25    395s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/21 02:11:25    395s] [ IncrTimingUpdate       ]      2   0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:11:25    395s] [ MISC                   ]          0:00:00.5  (  13.2 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:11:25    395s] ---------------------------------------------------------------------------------------------
[01/21 02:11:25    395s]  DrvOpt #1 TOTAL                    0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[01/21 02:11:25    395s] ---------------------------------------------------------------------------------------------
[01/21 02:11:25    395s] 
[01/21 02:11:25    395s] End: GigaOpt DRV Optimization
[01/21 02:11:25    395s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/21 02:11:25    395s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2228.8M, EPOCH TIME: 1705795885.467972
[01/21 02:11:25    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    395s] 
[01/21 02:11:25    395s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:25    395s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.039, MEM:2228.8M, EPOCH TIME: 1705795885.506580
[01/21 02:11:25    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    395s] 
------------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=2228.8M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.661  |  1.035  |  0.661  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/21 02:11:25    395s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2276.9M, EPOCH TIME: 1705795885.952032
[01/21 02:11:25    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    395s] 
[01/21 02:11:25    395s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:25    395s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.042, MEM:2276.9M, EPOCH TIME: 1705795885.993924
[01/21 02:11:25    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:25    395s] Density: 71.352%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:47, real = 0:01:47, mem = 1721.5M, totSessionCpu=0:06:36 **
[01/21 02:11:26    395s] *** Timing Is met
[01/21 02:11:26    395s] *** Check timing (0:00:00.0)
[01/21 02:11:26    395s] *** Timing Is met
[01/21 02:11:26    395s] *** Check timing (0:00:00.0)
[01/21 02:11:26    395s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[01/21 02:11:26    395s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:11:26    395s] ### Creating LA Mngr. totSessionCpu=0:06:36 mem=2228.9M
[01/21 02:11:26    395s] ### Creating LA Mngr, finished. totSessionCpu=0:06:36 mem=2228.9M
[01/21 02:11:26    395s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:11:26    395s] ### Creating PhyDesignMc. totSessionCpu=0:06:36 mem=2286.2M
[01/21 02:11:26    395s] OPERPROF: Starting DPlace-Init at level 1, MEM:2286.2M, EPOCH TIME: 1705795886.191698
[01/21 02:11:26    395s] Processing tracks to init pin-track alignment.
[01/21 02:11:26    395s] z: 2, totalTracks: 1
[01/21 02:11:26    395s] z: 4, totalTracks: 1
[01/21 02:11:26    395s] z: 6, totalTracks: 1
[01/21 02:11:26    395s] z: 8, totalTracks: 1
[01/21 02:11:26    395s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:11:26    395s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2286.2M, EPOCH TIME: 1705795886.201621
[01/21 02:11:26    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:26    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:26    395s] 
[01/21 02:11:26    395s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:26    395s] OPERPROF:     Starting CMU at level 3, MEM:2286.2M, EPOCH TIME: 1705795886.239374
[01/21 02:11:26    395s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2286.2M, EPOCH TIME: 1705795886.242527
[01/21 02:11:26    395s] 
[01/21 02:11:26    395s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:11:26    395s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.042, MEM:2286.2M, EPOCH TIME: 1705795886.243753
[01/21 02:11:26    395s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2286.2M, EPOCH TIME: 1705795886.243813
[01/21 02:11:26    395s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2286.2M, EPOCH TIME: 1705795886.243875
[01/21 02:11:26    395s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2286.2MB).
[01/21 02:11:26    395s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:2286.2M, EPOCH TIME: 1705795886.245747
[01/21 02:11:26    395s] TotalInstCnt at PhyDesignMc Initialization: 10078
[01/21 02:11:26    395s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:36 mem=2286.2M
[01/21 02:11:26    395s] Begin: Area Reclaim Optimization
[01/21 02:11:26    395s] *** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:35.9/0:12:45.8 (0.5), mem = 2286.2M
[01/21 02:11:26    395s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.16
[01/21 02:11:26    395s] ### Creating RouteCongInterface, started
[01/21 02:11:26    396s] 
[01/21 02:11:26    396s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/21 02:11:26    396s] 
[01/21 02:11:26    396s] #optDebug: {0, 1.000}
[01/21 02:11:26    396s] ### Creating RouteCongInterface, finished
[01/21 02:11:26    396s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:11:26    396s] ### Creating LA Mngr. totSessionCpu=0:06:36 mem=2286.2M
[01/21 02:11:26    396s] ### Creating LA Mngr, finished. totSessionCpu=0:06:36 mem=2286.2M
[01/21 02:11:26    396s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2286.2M, EPOCH TIME: 1705795886.527600
[01/21 02:11:26    396s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2286.2M, EPOCH TIME: 1705795886.527823
[01/21 02:11:26    396s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.35
[01/21 02:11:26    396s] +---------+---------+--------+--------+------------+--------+
[01/21 02:11:26    396s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/21 02:11:26    396s] +---------+---------+--------+--------+------------+--------+
[01/21 02:11:26    396s] |   71.35%|        -|   0.000|   0.000|   0:00:00.0| 2286.2M|
[01/21 02:11:26    396s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:11:37    407s] |   71.19%|       80|   0.000|   0.000|   0:00:11.0| 2338.4M|
[01/21 02:11:37    407s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:11:37    407s] +---------+---------+--------+--------+------------+--------+
[01/21 02:11:37    407s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.19
[01/21 02:11:37    407s] 
[01/21 02:11:37    407s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/21 02:11:37    407s] --------------------------------------------------------------
[01/21 02:11:37    407s] |                                   | Total     | Sequential |
[01/21 02:11:37    407s] --------------------------------------------------------------
[01/21 02:11:37    407s] | Num insts resized                 |       0  |       0    |
[01/21 02:11:37    407s] | Num insts undone                  |       0  |       0    |
[01/21 02:11:37    407s] | Num insts Downsized               |       0  |       0    |
[01/21 02:11:37    407s] | Num insts Samesized               |       0  |       0    |
[01/21 02:11:37    407s] | Num insts Upsized                 |       0  |       0    |
[01/21 02:11:37    407s] | Num multiple commits+uncommits    |       0  |       -    |
[01/21 02:11:37    407s] --------------------------------------------------------------
[01/21 02:11:37    407s] Bottom Preferred Layer:
[01/21 02:11:37    407s]     None
[01/21 02:11:37    407s] Via Pillar Rule:
[01/21 02:11:37    407s]     None
[01/21 02:11:37    407s] 
[01/21 02:11:37    407s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/21 02:11:37    407s] End: Core Area Reclaim Optimization (cpu = 0:00:11.4) (real = 0:00:11.0) **
[01/21 02:11:37    407s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.16
[01/21 02:11:37    407s] *** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:11.4/0:00:11.4 (1.0), totSession cpu/real = 0:06:47.4/0:12:57.2 (0.5), mem = 2338.4M
[01/21 02:11:37    407s] 
[01/21 02:11:37    407s] =============================================================================================
[01/21 02:11:37    407s]  Step TAT Report : AreaOpt #2 / place_opt_design #2                             21.35-s114_1
[01/21 02:11:37    407s] =============================================================================================
[01/21 02:11:37    407s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:11:37    407s] ---------------------------------------------------------------------------------------------
[01/21 02:11:37    407s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:11:37    407s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:11:37    407s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[01/21 02:11:37    407s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[01/21 02:11:37    407s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:11:37    407s] [ OptimizationStep       ]      1   0:00:00.1  (   0.7 % )     0:00:11.0 /  0:00:11.1    1.0
[01/21 02:11:37    407s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:11.0 /  0:00:11.0    1.0
[01/21 02:11:37    407s] [ OptGetWeight           ]     45   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:11:37    407s] [ OptEval                ]     45   0:00:09.0  (  79.0 % )     0:00:09.0 /  0:00:09.0    1.0
[01/21 02:11:37    407s] [ OptCommit              ]     45   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.8
[01/21 02:11:37    407s] [ PostCommitDelayUpdate  ]     45   0:00:00.1  (   1.0 % )     0:00:01.1 /  0:00:01.2    1.0
[01/21 02:11:37    407s] [ IncrDelayCalc          ]    127   0:00:01.0  (   8.9 % )     0:00:01.0 /  0:00:01.0    1.0
[01/21 02:11:37    407s] [ IncrTimingUpdate       ]     26   0:00:00.7  (   6.0 % )     0:00:00.7 /  0:00:00.6    1.0
[01/21 02:11:37    407s] [ MISC                   ]          0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:11:37    407s] ---------------------------------------------------------------------------------------------
[01/21 02:11:37    407s]  AreaOpt #2 TOTAL                   0:00:11.4  ( 100.0 % )     0:00:11.4 /  0:00:11.4    1.0
[01/21 02:11:37    407s] ---------------------------------------------------------------------------------------------
[01/21 02:11:37    407s] 
[01/21 02:11:37    407s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2319.4M, EPOCH TIME: 1705795897.705352
[01/21 02:11:37    407s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10033).
[01/21 02:11:37    407s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:37    407s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:37    407s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:37    407s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.064, MEM:2237.4M, EPOCH TIME: 1705795897.769407
[01/21 02:11:37    407s] TotalInstCnt at PhyDesignMc Destruction: 10033
[01/21 02:11:37    407s] End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:11, mem=2237.37M, totSessionCpu=0:06:47).
[01/21 02:11:37    407s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/21 02:11:37    407s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:11:37    407s] ### Creating LA Mngr. totSessionCpu=0:06:47 mem=2237.4M
[01/21 02:11:37    407s] ### Creating LA Mngr, finished. totSessionCpu=0:06:47 mem=2237.4M
[01/21 02:11:37    407s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:11:37    407s] ### Creating PhyDesignMc. totSessionCpu=0:06:47 mem=2294.6M
[01/21 02:11:37    407s] OPERPROF: Starting DPlace-Init at level 1, MEM:2294.6M, EPOCH TIME: 1705795897.838911
[01/21 02:11:37    407s] Processing tracks to init pin-track alignment.
[01/21 02:11:37    407s] z: 2, totalTracks: 1
[01/21 02:11:37    407s] z: 4, totalTracks: 1
[01/21 02:11:37    407s] z: 6, totalTracks: 1
[01/21 02:11:37    407s] z: 8, totalTracks: 1
[01/21 02:11:37    407s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:11:37    407s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2294.6M, EPOCH TIME: 1705795897.854159
[01/21 02:11:37    407s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:37    407s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:37    407s] 
[01/21 02:11:37    407s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:37    407s] OPERPROF:     Starting CMU at level 3, MEM:2294.6M, EPOCH TIME: 1705795897.906063
[01/21 02:11:37    407s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2294.6M, EPOCH TIME: 1705795897.907637
[01/21 02:11:37    407s] 
[01/21 02:11:37    407s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:11:37    407s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:2294.6M, EPOCH TIME: 1705795897.909291
[01/21 02:11:37    407s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2294.6M, EPOCH TIME: 1705795897.909376
[01/21 02:11:37    407s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2294.6M, EPOCH TIME: 1705795897.909453
[01/21 02:11:37    407s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2294.6MB).
[01/21 02:11:37    407s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:2294.6M, EPOCH TIME: 1705795897.911774
[01/21 02:11:38    407s] TotalInstCnt at PhyDesignMc Initialization: 10033
[01/21 02:11:38    407s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:48 mem=2294.6M
[01/21 02:11:38    407s] Begin: Area Reclaim Optimization
[01/21 02:11:38    407s] *** AreaOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:47.6/0:12:57.5 (0.5), mem = 2294.6M
[01/21 02:11:38    407s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.17
[01/21 02:11:38    407s] ### Creating RouteCongInterface, started
[01/21 02:11:38    407s] 
[01/21 02:11:38    407s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:11:38    407s] 
[01/21 02:11:38    407s] #optDebug: {0, 1.000}
[01/21 02:11:38    407s] ### Creating RouteCongInterface, finished
[01/21 02:11:38    407s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:11:38    407s] ### Creating LA Mngr. totSessionCpu=0:06:48 mem=2294.6M
[01/21 02:11:38    407s] ### Creating LA Mngr, finished. totSessionCpu=0:06:48 mem=2294.6M
[01/21 02:11:38    407s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2294.6M, EPOCH TIME: 1705795898.309749
[01/21 02:11:38    407s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2294.6M, EPOCH TIME: 1705795898.310051
[01/21 02:11:38    408s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.19
[01/21 02:11:38    408s] +---------+---------+--------+--------+------------+--------+
[01/21 02:11:38    408s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/21 02:11:38    408s] +---------+---------+--------+--------+------------+--------+
[01/21 02:11:38    408s] |   71.19%|        -|   0.000|   0.000|   0:00:00.0| 2294.6M|
[01/21 02:11:38    408s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:11:38    408s] |   71.19%|        0|   0.000|   0.000|   0:00:00.0| 2294.6M|
[01/21 02:11:39    409s] |   71.16%|       10|   0.000|   0.000|   0:00:01.0| 2313.7M|
[01/21 02:11:40    410s] |   71.12%|       28|   0.000|   0.000|   0:00:01.0| 2313.7M|
[01/21 02:11:40    410s] |   71.12%|        0|   0.000|   0.000|   0:00:00.0| 2313.7M|
[01/21 02:11:40    410s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:11:40    410s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/21 02:11:41    410s] |   71.12%|        0|   0.000|   0.000|   0:00:01.0| 2313.7M|
[01/21 02:11:41    410s] +---------+---------+--------+--------+------------+--------+
[01/21 02:11:41    410s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.12
[01/21 02:11:41    410s] 
[01/21 02:11:41    410s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 2 Resize = 28 **
[01/21 02:11:41    410s] --------------------------------------------------------------
[01/21 02:11:41    410s] |                                   | Total     | Sequential |
[01/21 02:11:41    410s] --------------------------------------------------------------
[01/21 02:11:41    410s] | Num insts resized                 |      28  |       1    |
[01/21 02:11:41    410s] | Num insts undone                  |       0  |       0    |
[01/21 02:11:41    410s] | Num insts Downsized               |      28  |       1    |
[01/21 02:11:41    410s] | Num insts Samesized               |       0  |       0    |
[01/21 02:11:41    410s] | Num insts Upsized                 |       0  |       0    |
[01/21 02:11:41    410s] | Num multiple commits+uncommits    |       0  |       -    |
[01/21 02:11:41    410s] --------------------------------------------------------------
[01/21 02:11:41    410s] Bottom Preferred Layer:
[01/21 02:11:41    410s]     None
[01/21 02:11:41    410s] Via Pillar Rule:
[01/21 02:11:41    410s]     None
[01/21 02:11:41    410s] 
[01/21 02:11:41    410s] Number of times islegalLocAvaiable called = 29 skipped = 0, called in commitmove = 28, skipped in commitmove = 0
[01/21 02:11:41    410s] End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
[01/21 02:11:41    410s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2313.7M, EPOCH TIME: 1705795901.053737
[01/21 02:11:41    410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10023).
[01/21 02:11:41    410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:41    410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:41    410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:41    410s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.065, MEM:2313.7M, EPOCH TIME: 1705795901.119120
[01/21 02:11:41    410s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2313.7M, EPOCH TIME: 1705795901.128117
[01/21 02:11:41    410s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2313.7M, EPOCH TIME: 1705795901.128294
[01/21 02:11:41    410s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2313.7M, EPOCH TIME: 1705795901.140798
[01/21 02:11:41    410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:41    410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:41    410s] 
[01/21 02:11:41    410s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:41    410s] OPERPROF:       Starting CMU at level 4, MEM:2313.7M, EPOCH TIME: 1705795901.191681
[01/21 02:11:41    410s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2313.7M, EPOCH TIME: 1705795901.193112
[01/21 02:11:41    410s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.054, MEM:2313.7M, EPOCH TIME: 1705795901.194739
[01/21 02:11:41    410s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2313.7M, EPOCH TIME: 1705795901.194822
[01/21 02:11:41    410s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2313.7M, EPOCH TIME: 1705795901.194900
[01/21 02:11:41    410s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2313.7M, EPOCH TIME: 1705795901.197089
[01/21 02:11:41    410s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2313.7M, EPOCH TIME: 1705795901.197327
[01/21 02:11:41    410s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.069, MEM:2313.7M, EPOCH TIME: 1705795901.197482
[01/21 02:11:41    410s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.069, MEM:2313.7M, EPOCH TIME: 1705795901.197555
[01/21 02:11:41    410s] TDRefine: refinePlace mode is spiral
[01/21 02:11:41    410s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.8
[01/21 02:11:41    410s] OPERPROF: Starting RefinePlace at level 1, MEM:2313.7M, EPOCH TIME: 1705795901.197656
[01/21 02:11:41    410s] *** Starting refinePlace (0:06:51 mem=2313.7M) ***
[01/21 02:11:41    410s] Total net bbox length = 1.651e+05 (7.683e+04 8.824e+04) (ext = 1.113e+04)
[01/21 02:11:41    410s] 
[01/21 02:11:41    410s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:41    410s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:11:41    410s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:41    410s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:41    410s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2313.7M, EPOCH TIME: 1705795901.222957
[01/21 02:11:41    410s] Starting refinePlace ...
[01/21 02:11:41    410s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:41    410s] One DDP V2 for no tweak run.
[01/21 02:11:41    410s] 
[01/21 02:11:41    410s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:11:41    411s] Move report: legalization moves 81 insts, mean move: 1.31 um, max move: 8.44 um spiral
[01/21 02:11:41    411s] 	Max move on inst (FE_OFC666_4456): (45.80, 221.92) --> (44.20, 215.08)
[01/21 02:11:41    411s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:11:41    411s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:11:41    411s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2316.7MB) @(0:06:51 - 0:06:51).
[01/21 02:11:41    411s] Move report: Detail placement moves 81 insts, mean move: 1.31 um, max move: 8.44 um 
[01/21 02:11:41    411s] 	Max move on inst (FE_OFC666_4456): (45.80, 221.92) --> (44.20, 215.08)
[01/21 02:11:41    411s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2316.7MB
[01/21 02:11:41    411s] Statistics of distance of Instance movement in refine placement:
[01/21 02:11:41    411s]   maximum (X+Y) =         8.44 um
[01/21 02:11:41    411s]   inst (FE_OFC666_4456) with max move: (45.8, 221.92) -> (44.2, 215.08)
[01/21 02:11:41    411s]   mean    (X+Y) =         1.31 um
[01/21 02:11:41    411s] Summary Report:
[01/21 02:11:41    411s] Instances move: 81 (out of 10023 movable)
[01/21 02:11:41    411s] Instances flipped: 0
[01/21 02:11:41    411s] Mean displacement: 1.31 um
[01/21 02:11:41    411s] Max displacement: 8.44 um (Instance: FE_OFC666_4456) (45.8, 221.92) -> (44.2, 215.08)
[01/21 02:11:41    411s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/21 02:11:41    411s] Total instances moved : 81
[01/21 02:11:41    411s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.410, REAL:0.406, MEM:2316.7M, EPOCH TIME: 1705795901.629301
[01/21 02:11:41    411s] Total net bbox length = 1.651e+05 (7.687e+04 8.826e+04) (ext = 1.113e+04)
[01/21 02:11:41    411s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2316.7MB
[01/21 02:11:41    411s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2316.7MB) @(0:06:51 - 0:06:51).
[01/21 02:11:41    411s] *** Finished refinePlace (0:06:51 mem=2316.7M) ***
[01/21 02:11:41    411s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.8
[01/21 02:11:41    411s] OPERPROF: Finished RefinePlace at level 1, CPU:0.450, REAL:0.438, MEM:2316.7M, EPOCH TIME: 1705795901.635354
[01/21 02:11:41    411s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2316.7M, EPOCH TIME: 1705795901.714342
[01/21 02:11:41    411s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10023).
[01/21 02:11:41    411s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:41    411s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:41    411s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:41    411s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.048, MEM:2313.7M, EPOCH TIME: 1705795901.762620
[01/21 02:11:41    411s] *** maximum move = 8.44 um ***
[01/21 02:11:41    411s] *** Finished re-routing un-routed nets (2313.7M) ***
[01/21 02:11:41    411s] OPERPROF: Starting DPlace-Init at level 1, MEM:2313.7M, EPOCH TIME: 1705795901.790242
[01/21 02:11:41    411s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2313.7M, EPOCH TIME: 1705795901.804664
[01/21 02:11:41    411s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:41    411s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:41    411s] 
[01/21 02:11:41    411s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:41    411s] OPERPROF:     Starting CMU at level 3, MEM:2313.7M, EPOCH TIME: 1705795901.852229
[01/21 02:11:41    411s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2313.7M, EPOCH TIME: 1705795901.855565
[01/21 02:11:41    411s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:2313.7M, EPOCH TIME: 1705795901.857196
[01/21 02:11:41    411s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2313.7M, EPOCH TIME: 1705795901.857278
[01/21 02:11:41    411s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2313.7M, EPOCH TIME: 1705795901.857356
[01/21 02:11:41    411s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2313.7M, EPOCH TIME: 1705795901.859548
[01/21 02:11:41    411s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2313.7M, EPOCH TIME: 1705795901.859788
[01/21 02:11:41    411s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.070, MEM:2313.7M, EPOCH TIME: 1705795901.859936
[01/21 02:11:41    411s] 
[01/21 02:11:41    411s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2313.7M) ***
[01/21 02:11:41    411s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.17
[01/21 02:11:41    411s] *** AreaOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:06:51.6/0:13:01.5 (0.5), mem = 2313.7M
[01/21 02:11:41    411s] 
[01/21 02:11:41    411s] =============================================================================================
[01/21 02:11:41    411s]  Step TAT Report : AreaOpt #3 / place_opt_design #2                             21.35-s114_1
[01/21 02:11:41    411s] =============================================================================================
[01/21 02:11:41    411s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:11:41    411s] ---------------------------------------------------------------------------------------------
[01/21 02:11:41    411s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.1
[01/21 02:11:41    411s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:11:41    411s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:11:41    411s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:11:41    411s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:11:41    411s] [ OptimizationStep       ]      1   0:00:00.3  (   7.7 % )     0:00:02.6 /  0:00:02.6    1.0
[01/21 02:11:41    411s] [ OptSingleIteration     ]      5   0:00:00.1  (   2.6 % )     0:00:02.3 /  0:00:02.2    1.0
[01/21 02:11:41    411s] [ OptGetWeight           ]    135   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:11:41    411s] [ OptEval                ]    135   0:00:01.2  (  31.4 % )     0:00:01.2 /  0:00:01.2    1.0
[01/21 02:11:41    411s] [ OptCommit              ]    135   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:11:41    411s] [ PostCommitDelayUpdate  ]    135   0:00:00.1  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:11:41    411s] [ IncrDelayCalc          ]     71   0:00:00.5  (  12.8 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:11:41    411s] [ RefinePlace            ]      1   0:00:00.9  (  22.4 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:11:41    411s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[01/21 02:11:41    411s] [ IncrTimingUpdate       ]     20   0:00:00.3  (   7.7 % )     0:00:00.3 /  0:00:00.3    1.1
[01/21 02:11:41    411s] [ MISC                   ]          0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:11:41    411s] ---------------------------------------------------------------------------------------------
[01/21 02:11:41    411s]  AreaOpt #3 TOTAL                   0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[01/21 02:11:41    411s] ---------------------------------------------------------------------------------------------
[01/21 02:11:41    411s] 
[01/21 02:11:41    411s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2294.7M, EPOCH TIME: 1705795901.957341
[01/21 02:11:41    411s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:41    411s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:42    411s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:42    411s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:42    411s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.048, MEM:2237.7M, EPOCH TIME: 1705795902.005126
[01/21 02:11:42    411s] TotalInstCnt at PhyDesignMc Destruction: 10023
[01/21 02:11:42    411s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2237.66M, totSessionCpu=0:06:52).
[01/21 02:11:42    411s] **INFO: Flow update: Design timing is met.
[01/21 02:11:42    411s] Begin: GigaOpt postEco DRV Optimization
[01/21 02:11:42    411s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[01/21 02:11:42    411s] *** DrvOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:51.8/0:13:01.7 (0.5), mem = 2237.7M
[01/21 02:11:42    411s] Info: 1 clock net  excluded from IPO operation.
[01/21 02:11:42    411s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.18
[01/21 02:11:42    411s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:11:42    411s] ### Creating PhyDesignMc. totSessionCpu=0:06:52 mem=2237.7M
[01/21 02:11:42    411s] OPERPROF: Starting DPlace-Init at level 1, MEM:2237.7M, EPOCH TIME: 1705795902.207663
[01/21 02:11:42    411s] Processing tracks to init pin-track alignment.
[01/21 02:11:42    411s] z: 2, totalTracks: 1
[01/21 02:11:42    411s] z: 4, totalTracks: 1
[01/21 02:11:42    411s] z: 6, totalTracks: 1
[01/21 02:11:42    411s] z: 8, totalTracks: 1
[01/21 02:11:42    411s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:11:42    411s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2237.7M, EPOCH TIME: 1705795902.222304
[01/21 02:11:42    411s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:42    411s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:42    411s] 
[01/21 02:11:42    411s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:42    411s] OPERPROF:     Starting CMU at level 3, MEM:2237.7M, EPOCH TIME: 1705795902.271616
[01/21 02:11:42    411s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2237.7M, EPOCH TIME: 1705795902.273093
[01/21 02:11:42    411s] 
[01/21 02:11:42    411s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:11:42    411s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:2237.7M, EPOCH TIME: 1705795902.274740
[01/21 02:11:42    411s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2237.7M, EPOCH TIME: 1705795902.274826
[01/21 02:11:42    411s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2237.7M, EPOCH TIME: 1705795902.274904
[01/21 02:11:42    411s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2237.7MB).
[01/21 02:11:42    411s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:2237.7M, EPOCH TIME: 1705795902.277295
[01/21 02:11:42    412s] TotalInstCnt at PhyDesignMc Initialization: 10023
[01/21 02:11:42    412s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:52 mem=2237.7M
[01/21 02:11:42    412s] ### Creating RouteCongInterface, started
[01/21 02:11:42    412s] 
[01/21 02:11:42    412s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/21 02:11:42    412s] 
[01/21 02:11:42    412s] #optDebug: {0, 1.000}
[01/21 02:11:42    412s] ### Creating RouteCongInterface, finished
[01/21 02:11:42    412s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:11:42    412s] ### Creating LA Mngr. totSessionCpu=0:06:52 mem=2237.7M
[01/21 02:11:42    412s] ### Creating LA Mngr, finished. totSessionCpu=0:06:52 mem=2237.7M
[01/21 02:11:43    412s] [GPS-DRV] Optimizer parameters ============================= 
[01/21 02:11:43    412s] [GPS-DRV] maxDensity (design): 0.95
[01/21 02:11:43    412s] [GPS-DRV] maxLocalDensity: 0.98
[01/21 02:11:43    412s] [GPS-DRV] All active and enabled setup views
[01/21 02:11:43    412s] [GPS-DRV]     default_emulate_view
[01/21 02:11:43    412s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:11:43    412s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:11:43    412s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/21 02:11:43    412s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/21 02:11:43    412s] [GPS-DRV] timing-driven DRV settings
[01/21 02:11:43    412s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/21 02:11:43    412s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2294.9M, EPOCH TIME: 1705795903.099955
[01/21 02:11:43    412s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2294.9M, EPOCH TIME: 1705795903.100219
[01/21 02:11:43    412s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:11:43    412s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/21 02:11:43    412s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:11:43    412s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/21 02:11:43    412s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:11:43    413s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:11:43    413s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.60|     0.00|       0|       0|       0| 71.12%|          |         |
[01/21 02:11:43    413s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:11:43    413s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.60|     0.00|       0|       0|       0| 71.12%| 0:00:00.0|  2294.9M|
[01/21 02:11:43    413s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:11:43    413s] Bottom Preferred Layer:
[01/21 02:11:43    413s]     None
[01/21 02:11:43    413s] Via Pillar Rule:
[01/21 02:11:43    413s]     None
[01/21 02:11:43    413s] 
[01/21 02:11:43    413s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2294.9M) ***
[01/21 02:11:43    413s] 
[01/21 02:11:43    413s] Total-nets :: 10886, Stn-nets :: 14, ratio :: 0.128606 %, Total-len 199880, Stn-len 514.735
[01/21 02:11:43    413s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2275.8M, EPOCH TIME: 1705795903.427874
[01/21 02:11:43    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10023).
[01/21 02:11:43    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:43    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:43    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:43    413s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:2237.8M, EPOCH TIME: 1705795903.478368
[01/21 02:11:43    413s] TotalInstCnt at PhyDesignMc Destruction: 10023
[01/21 02:11:43    413s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.18
[01/21 02:11:43    413s] *** DrvOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:06:53.1/0:13:03.0 (0.5), mem = 2237.8M
[01/21 02:11:43    413s] 
[01/21 02:11:43    413s] =============================================================================================
[01/21 02:11:43    413s]  Step TAT Report : DrvOpt #2 / place_opt_design #2                              21.35-s114_1
[01/21 02:11:43    413s] =============================================================================================
[01/21 02:11:43    413s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:11:43    413s] ---------------------------------------------------------------------------------------------
[01/21 02:11:43    413s] [ SlackTraversorInit     ]      1   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    1.1
[01/21 02:11:43    413s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:11:43    413s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  12.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:11:43    413s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/21 02:11:43    413s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.1
[01/21 02:11:43    413s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:11:43    413s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:11:43    413s] [ DrvFindVioNets         ]      2   0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:11:43    413s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.1
[01/21 02:11:43    413s] [ MISC                   ]          0:00:00.8  (  58.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/21 02:11:43    413s] ---------------------------------------------------------------------------------------------
[01/21 02:11:43    413s]  DrvOpt #2 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[01/21 02:11:43    413s] ---------------------------------------------------------------------------------------------
[01/21 02:11:43    413s] 
[01/21 02:11:43    413s] End: GigaOpt postEco DRV Optimization
[01/21 02:11:43    413s] **INFO: Flow update: Design timing is met.
[01/21 02:11:43    413s] Running refinePlace -preserveRouting true -hardFence false
[01/21 02:11:43    413s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2237.8M, EPOCH TIME: 1705795903.486986
[01/21 02:11:43    413s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2237.8M, EPOCH TIME: 1705795903.487095
[01/21 02:11:43    413s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2237.8M, EPOCH TIME: 1705795903.487228
[01/21 02:11:43    413s] Processing tracks to init pin-track alignment.
[01/21 02:11:43    413s] z: 2, totalTracks: 1
[01/21 02:11:43    413s] z: 4, totalTracks: 1
[01/21 02:11:43    413s] z: 6, totalTracks: 1
[01/21 02:11:43    413s] z: 8, totalTracks: 1
[01/21 02:11:43    413s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:11:43    413s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2237.8M, EPOCH TIME: 1705795903.501304
[01/21 02:11:43    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:43    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:43    413s] 
[01/21 02:11:43    413s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:43    413s] OPERPROF:         Starting CMU at level 5, MEM:2237.8M, EPOCH TIME: 1705795903.550879
[01/21 02:11:43    413s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.001, MEM:2237.8M, EPOCH TIME: 1705795903.552323
[01/21 02:11:43    413s] 
[01/21 02:11:43    413s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:11:43    413s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.053, MEM:2237.8M, EPOCH TIME: 1705795903.554005
[01/21 02:11:43    413s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2237.8M, EPOCH TIME: 1705795903.554091
[01/21 02:11:43    413s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2237.8M, EPOCH TIME: 1705795903.554169
[01/21 02:11:43    413s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2237.8MB).
[01/21 02:11:43    413s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.069, MEM:2237.8M, EPOCH TIME: 1705795903.556494
[01/21 02:11:43    413s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.069, MEM:2237.8M, EPOCH TIME: 1705795903.556570
[01/21 02:11:43    413s] TDRefine: refinePlace mode is spiral
[01/21 02:11:43    413s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.9
[01/21 02:11:43    413s] OPERPROF:   Starting RefinePlace at level 2, MEM:2237.8M, EPOCH TIME: 1705795903.556667
[01/21 02:11:43    413s] *** Starting refinePlace (0:06:53 mem=2237.8M) ***
[01/21 02:11:43    413s] Total net bbox length = 1.651e+05 (7.687e+04 8.826e+04) (ext = 1.113e+04)
[01/21 02:11:43    413s] 
[01/21 02:11:43    413s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:43    413s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:43    413s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:43    413s] 
[01/21 02:11:43    413s] Starting Small incrNP...
[01/21 02:11:43    413s] User Input Parameters:
[01/21 02:11:43    413s] - Congestion Driven    : Off
[01/21 02:11:43    413s] - Timing Driven        : Off
[01/21 02:11:43    413s] - Area-Violation Based : Off
[01/21 02:11:43    413s] - Start Rollback Level : -5
[01/21 02:11:43    413s] - Legalized            : On
[01/21 02:11:43    413s] - Window Based         : Off
[01/21 02:11:43    413s] - eDen incr mode       : Off
[01/21 02:11:43    413s] - Small incr mode      : On
[01/21 02:11:43    413s] 
[01/21 02:11:43    413s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2237.8M, EPOCH TIME: 1705795903.583592
[01/21 02:11:43    413s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2237.8M, EPOCH TIME: 1705795903.587299
[01/21 02:11:43    413s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.006, MEM:2237.8M, EPOCH TIME: 1705795903.593128
[01/21 02:11:43    413s] default core: bins with density > 0.750 = 50.30 % ( 85 / 169 )
[01/21 02:11:43    413s] Density distribution unevenness ratio = 8.473%
[01/21 02:11:43    413s] Density distribution unevenness ratio (U70) = 8.473%
[01/21 02:11:43    413s] Density distribution unevenness ratio (U80) = 1.778%
[01/21 02:11:43    413s] Density distribution unevenness ratio (U90) = 0.027%
[01/21 02:11:43    413s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.010, MEM:2237.8M, EPOCH TIME: 1705795903.593285
[01/21 02:11:43    413s] cost 0.917442, thresh 1.000000
[01/21 02:11:43    413s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2237.8M)
[01/21 02:11:43    413s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:11:43    413s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2237.8M, EPOCH TIME: 1705795903.594153
[01/21 02:11:43    413s] Starting refinePlace ...
[01/21 02:11:43    413s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:43    413s] One DDP V2 for no tweak run.
[01/21 02:11:43    413s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:43    413s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2237.8M, EPOCH TIME: 1705795903.635083
[01/21 02:11:43    413s] DDP initSite1 nrRow 124 nrJob 124
[01/21 02:11:43    413s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2237.8M, EPOCH TIME: 1705795903.635234
[01/21 02:11:43    413s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2237.8M, EPOCH TIME: 1705795903.635531
[01/21 02:11:43    413s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2237.8M, EPOCH TIME: 1705795903.635610
[01/21 02:11:43    413s] DDP markSite nrRow 124 nrJob 124
[01/21 02:11:43    413s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.010, REAL:0.000, MEM:2237.8M, EPOCH TIME: 1705795903.636090
[01/21 02:11:43    413s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.010, REAL:0.001, MEM:2237.8M, EPOCH TIME: 1705795903.636165
[01/21 02:11:43    413s]   Spread Effort: high, pre-route mode, useDDP on.
[01/21 02:11:43    413s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2237.8MB) @(0:06:53 - 0:06:53).
[01/21 02:11:43    413s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:11:43    413s] wireLenOptFixPriorityInst 0 inst fixed
[01/21 02:11:43    413s] 
[01/21 02:11:43    413s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:11:44    413s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/21 02:11:44    413s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:11:44    413s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:01.0)
[01/21 02:11:44    413s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2237.8MB) @(0:06:53 - 0:06:54).
[01/21 02:11:44    413s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:11:44    413s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2237.8MB
[01/21 02:11:44    413s] Statistics of distance of Instance movement in refine placement:
[01/21 02:11:44    413s]   maximum (X+Y) =         0.00 um
[01/21 02:11:44    413s]   mean    (X+Y) =         0.00 um
[01/21 02:11:44    413s] Summary Report:
[01/21 02:11:44    413s] Instances move: 0 (out of 10023 movable)
[01/21 02:11:44    413s] Instances flipped: 0
[01/21 02:11:44    413s] Mean displacement: 0.00 um
[01/21 02:11:44    413s] Max displacement: 0.00 um 
[01/21 02:11:44    413s] Total instances moved : 0
[01/21 02:11:44    413s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.440, REAL:0.429, MEM:2237.8M, EPOCH TIME: 1705795904.022996
[01/21 02:11:44    413s] Total net bbox length = 1.651e+05 (7.687e+04 8.826e+04) (ext = 1.113e+04)
[01/21 02:11:44    413s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2237.8MB
[01/21 02:11:44    413s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2237.8MB) @(0:06:53 - 0:06:54).
[01/21 02:11:44    413s] *** Finished refinePlace (0:06:54 mem=2237.8M) ***
[01/21 02:11:44    413s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.9
[01/21 02:11:44    413s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.490, REAL:0.472, MEM:2237.8M, EPOCH TIME: 1705795904.028983
[01/21 02:11:44    413s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2237.8M, EPOCH TIME: 1705795904.029081
[01/21 02:11:44    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10023).
[01/21 02:11:44    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:44    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:44    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:44    413s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.050, MEM:2237.8M, EPOCH TIME: 1705795904.079127
[01/21 02:11:44    413s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.610, REAL:0.592, MEM:2237.8M, EPOCH TIME: 1705795904.079328
[01/21 02:11:44    413s] **INFO: Flow update: Design timing is met.
[01/21 02:11:44    413s] **INFO: Flow update: Design timing is met.
[01/21 02:11:44    413s] **INFO: Flow update: Design timing is met.
[01/21 02:11:44    413s] Register exp ratio and priority group on 0 nets on 10930 nets : 
[01/21 02:11:44    413s] 
[01/21 02:11:44    413s] Active setup views:
[01/21 02:11:44    413s]  default_emulate_view
[01/21 02:11:44    413s]   Dominating endpoints: 0
[01/21 02:11:44    413s]   Dominating TNS: -0.000
[01/21 02:11:44    413s] 
[01/21 02:11:44    414s] Extraction called for design 'picorv32' of instances=10023 and nets=11072 using extraction engine 'preRoute' .
[01/21 02:11:44    414s] PreRoute RC Extraction called for design picorv32.
[01/21 02:11:44    414s] RC Extraction called in multi-corner(1) mode.
[01/21 02:11:44    414s] RCMode: PreRoute
[01/21 02:11:44    414s]       RC Corner Indexes            0   
[01/21 02:11:44    414s] Capacitance Scaling Factor   : 1.00000 
[01/21 02:11:44    414s] Resistance Scaling Factor    : 1.00000 
[01/21 02:11:44    414s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 02:11:44    414s] Clock Res. Scaling Factor    : 1.00000 
[01/21 02:11:44    414s] Shrink Factor                : 1.00000
[01/21 02:11:44    414s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 02:11:44    414s] Using Quantus QRC technology file ...
[01/21 02:11:44    414s] RC Grid backup saved.
[01/21 02:11:44    414s] 
[01/21 02:11:44    414s] Trim Metal Layers:
[01/21 02:11:44    414s] LayerId::1 widthSet size::1
[01/21 02:11:44    414s] LayerId::2 widthSet size::1
[01/21 02:11:44    414s] LayerId::3 widthSet size::1
[01/21 02:11:44    414s] LayerId::4 widthSet size::1
[01/21 02:11:44    414s] LayerId::5 widthSet size::1
[01/21 02:11:44    414s] LayerId::6 widthSet size::1
[01/21 02:11:44    414s] LayerId::7 widthSet size::1
[01/21 02:11:44    414s] LayerId::8 widthSet size::1
[01/21 02:11:44    414s] LayerId::9 widthSet size::1
[01/21 02:11:44    414s] LayerId::10 widthSet size::1
[01/21 02:11:44    414s] LayerId::11 widthSet size::1
[01/21 02:11:44    414s] Skipped RC grid update for preRoute extraction.
[01/21 02:11:44    414s] eee: pegSigSF::1.070000
[01/21 02:11:44    414s] Initializing multi-corner resistance tables ...
[01/21 02:11:44    414s] eee: l::1 avDens::0.090397 usedTrk::1708.508484 availTrk::18900.000000 sigTrk::1708.508484
[01/21 02:11:44    414s] eee: l::2 avDens::0.260940 usedTrk::4015.860701 availTrk::15390.000000 sigTrk::4015.860701
[01/21 02:11:44    414s] eee: l::3 avDens::0.275082 usedTrk::4505.844168 availTrk::16380.000000 sigTrk::4505.844168
[01/21 02:11:44    414s] eee: l::4 avDens::0.139856 usedTrk::2032.807280 availTrk::14535.000000 sigTrk::2032.807280
[01/21 02:11:44    414s] eee: l::5 avDens::0.064443 usedTrk::939.577510 availTrk::14580.000000 sigTrk::939.577510
[01/21 02:11:44    414s] eee: l::6 avDens::0.027386 usedTrk::222.442633 availTrk::8122.500000 sigTrk::222.442633
[01/21 02:11:44    414s] eee: l::7 avDens::0.014828 usedTrk::34.698479 availTrk::2340.000000 sigTrk::34.698479
[01/21 02:11:44    414s] eee: l::8 avDens::0.011960 usedTrk::19.428304 availTrk::1624.500000 sigTrk::19.428304
[01/21 02:11:44    414s] eee: l::9 avDens::0.008122 usedTrk::5.116959 availTrk::630.000000 sigTrk::5.116959
[01/21 02:11:44    414s] eee: l::10 avDens::0.071519 usedTrk::105.176023 availTrk::1470.600000 sigTrk::105.176023
[01/21 02:11:44    414s] eee: l::11 avDens::0.046922 usedTrk::150.337076 availTrk::3204.000000 sigTrk::150.337076
[01/21 02:11:44    414s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:11:44    414s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.281556 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.823800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:11:44    414s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2223.453M)
[01/21 02:11:44    414s] Skewing Data Summary (End_of_FINAL)
[01/21 02:11:45    414s] --------------------------------------------------
[01/21 02:11:45    414s]  Total skewed count:0
[01/21 02:11:45    414s] --------------------------------------------------
[01/21 02:11:45    414s] Starting delay calculation for Setup views
[01/21 02:11:45    415s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 02:11:45    415s] #################################################################################
[01/21 02:11:45    415s] # Design Stage: PreRoute
[01/21 02:11:45    415s] # Design Name: picorv32
[01/21 02:11:45    415s] # Design Mode: 45nm
[01/21 02:11:45    415s] # Analysis Mode: MMMC Non-OCV 
[01/21 02:11:45    415s] # Parasitics Mode: No SPEF/RCDB 
[01/21 02:11:45    415s] # Signoff Settings: SI Off 
[01/21 02:11:45    415s] #################################################################################
[01/21 02:11:45    415s] Calculate delays in Single mode...
[01/21 02:11:45    415s] Topological Sorting (REAL = 0:00:00.0, MEM = 2217.5M, InitMEM = 2217.5M)
[01/21 02:11:45    415s] Start delay calculation (fullDC) (1 T). (MEM=2217.47)
[01/21 02:11:45    415s] End AAE Lib Interpolated Model. (MEM=2228.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:11:48    418s] Total number of fetched objects 10930
[01/21 02:11:48    418s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/21 02:11:48    418s] End delay calculation. (MEM=2244.67 CPU=0:00:02.2 REAL=0:00:02.0)
[01/21 02:11:48    418s] End delay calculation (fullDC). (MEM=2244.67 CPU=0:00:02.8 REAL=0:00:03.0)
[01/21 02:11:48    418s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 2244.7M) ***
[01/21 02:11:48    418s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:06:59 mem=2244.7M)
[01/21 02:11:48    418s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2244.67 MB )
[01/21 02:11:48    418s] (I)      ==================== Layers =====================
[01/21 02:11:48    418s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:11:48    418s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:11:48    418s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:11:48    418s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:11:48    418s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:11:48    418s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:11:48    418s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:11:48    418s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:11:48    418s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:11:48    418s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:11:48    418s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:11:48    418s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:11:48    418s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:11:48    418s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:11:48    418s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:11:48    418s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:11:48    418s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:11:48    418s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:11:48    418s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:11:48    418s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:11:48    418s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:11:48    418s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:11:48    418s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:11:48    418s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:11:48    418s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:11:48    418s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:11:48    418s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:11:48    418s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:11:48    418s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:11:48    418s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:11:48    418s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:11:48    418s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:11:48    418s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:11:48    418s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:11:48    418s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:11:48    418s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:11:48    418s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:11:48    418s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:11:48    418s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:11:48    418s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:11:48    418s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:11:48    418s] (I)      Started Import and model ( Curr Mem: 2244.67 MB )
[01/21 02:11:48    418s] (I)      Default pattern map key = picorv32_default.
[01/21 02:11:48    418s] (I)      == Non-default Options ==
[01/21 02:11:48    418s] (I)      Build term to term wires                           : false
[01/21 02:11:48    418s] (I)      Maximum routing layer                              : 11
[01/21 02:11:48    418s] (I)      Number of threads                                  : 1
[01/21 02:11:48    418s] (I)      Method to set GCell size                           : row
[01/21 02:11:48    418s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:11:48    418s] (I)      Use row-based GCell size
[01/21 02:11:48    418s] (I)      Use row-based GCell align
[01/21 02:11:48    418s] (I)      layer 0 area = 80000
[01/21 02:11:48    418s] (I)      layer 1 area = 80000
[01/21 02:11:48    418s] (I)      layer 2 area = 80000
[01/21 02:11:48    418s] (I)      layer 3 area = 80000
[01/21 02:11:48    418s] (I)      layer 4 area = 80000
[01/21 02:11:48    418s] (I)      layer 5 area = 80000
[01/21 02:11:48    418s] (I)      layer 6 area = 80000
[01/21 02:11:48    418s] (I)      layer 7 area = 80000
[01/21 02:11:48    418s] (I)      layer 8 area = 80000
[01/21 02:11:48    418s] (I)      layer 9 area = 400000
[01/21 02:11:48    418s] (I)      layer 10 area = 400000
[01/21 02:11:48    418s] (I)      GCell unit size   : 3420
[01/21 02:11:48    418s] (I)      GCell multiplier  : 1
[01/21 02:11:48    418s] (I)      GCell row height  : 3420
[01/21 02:11:48    418s] (I)      Actual row height : 3420
[01/21 02:11:48    418s] (I)      GCell align ref   : 30000 30020
[01/21 02:11:48    418s] [NR-eGR] Track table information for default rule: 
[01/21 02:11:48    418s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:11:48    418s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:11:48    418s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:11:48    418s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:11:48    418s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:11:48    418s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:11:48    418s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:11:48    418s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:11:48    418s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:11:48    418s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:11:48    418s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:11:48    418s] (I)      ==================== Default via =====================
[01/21 02:11:48    418s] (I)      +----+------------------+----------------------------+
[01/21 02:11:48    418s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:11:48    418s] (I)      +----+------------------+----------------------------+
[01/21 02:11:48    418s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:11:48    418s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:11:48    418s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:11:48    418s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:11:48    418s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:11:48    418s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:11:48    418s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:11:48    418s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:11:48    418s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:11:48    418s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:11:48    418s] (I)      +----+------------------+----------------------------+
[01/21 02:11:48    418s] [NR-eGR] Read 4304 PG shapes
[01/21 02:11:48    418s] [NR-eGR] Read 0 clock shapes
[01/21 02:11:48    418s] [NR-eGR] Read 0 other shapes
[01/21 02:11:48    418s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:11:48    418s] [NR-eGR] #Instance Blockages : 0
[01/21 02:11:48    418s] [NR-eGR] #PG Blockages       : 4304
[01/21 02:11:48    418s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:11:48    418s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:11:48    418s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:11:48    418s] [NR-eGR] #Other Blockages    : 0
[01/21 02:11:48    418s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:11:48    418s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:11:48    418s] [NR-eGR] Read 10886 nets ( ignored 0 )
[01/21 02:11:48    418s] (I)      early_global_route_priority property id does not exist.
[01/21 02:11:48    418s] (I)      Read Num Blocks=4304  Num Prerouted Wires=0  Num CS=0
[01/21 02:11:48    418s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 0
[01/21 02:11:48    418s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[01/21 02:11:48    418s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 0
[01/21 02:11:48    418s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[01/21 02:11:48    418s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 0
[01/21 02:11:48    418s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:11:48    418s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:11:48    418s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:11:48    418s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:11:48    418s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:11:48    418s] (I)      Number of ignored nets                =      0
[01/21 02:11:48    418s] (I)      Number of connected nets              =      0
[01/21 02:11:48    418s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:11:48    418s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/21 02:11:48    418s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:11:48    418s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:11:48    418s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:11:48    418s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:11:48    418s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:11:48    418s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:11:48    418s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:11:48    418s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/21 02:11:48    418s] (I)      Ndr track 0 does not exist
[01/21 02:11:48    418s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:11:48    418s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:11:48    418s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:11:48    418s] (I)      Site width          :   400  (dbu)
[01/21 02:11:48    418s] (I)      Row height          :  3420  (dbu)
[01/21 02:11:48    418s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:11:48    418s] (I)      GCell width         :  3420  (dbu)
[01/21 02:11:48    418s] (I)      GCell height        :  3420  (dbu)
[01/21 02:11:48    418s] (I)      Grid                :   142   141    11
[01/21 02:11:48    418s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:11:48    418s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:11:48    418s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:11:48    418s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:11:48    418s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:11:48    418s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:11:48    418s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:11:48    418s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:11:48    418s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:11:48    418s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:11:48    418s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:11:48    418s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:11:48    418s] (I)      --------------------------------------------------------
[01/21 02:11:48    418s] 
[01/21 02:11:48    418s] [NR-eGR] ============ Routing rule table ============
[01/21 02:11:48    418s] [NR-eGR] Rule id: 0  Nets: 10886
[01/21 02:11:48    418s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:11:48    418s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:11:48    418s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:11:48    418s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:11:48    418s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:11:48    418s] [NR-eGR] ========================================
[01/21 02:11:48    418s] [NR-eGR] 
[01/21 02:11:48    418s] (I)      =============== Blocked Tracks ===============
[01/21 02:11:48    418s] (I)      +-------+---------+----------+---------------+
[01/21 02:11:48    418s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:11:48    418s] (I)      +-------+---------+----------+---------------+
[01/21 02:11:48    418s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:11:48    418s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:11:48    418s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:11:48    418s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:11:48    418s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:11:48    418s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:11:48    418s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:11:48    418s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:11:48    418s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:11:48    418s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:11:48    418s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:11:48    418s] (I)      +-------+---------+----------+---------------+
[01/21 02:11:48    418s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2244.67 MB )
[01/21 02:11:48    418s] (I)      Reset routing kernel
[01/21 02:11:48    418s] (I)      Started Global Routing ( Curr Mem: 2244.67 MB )
[01/21 02:11:48    418s] (I)      totalPins=39427  totalGlobalPin=38185 (96.85%)
[01/21 02:11:49    418s] (I)      total 2D Cap : 1519501 = (777654 H, 741847 V)
[01/21 02:11:49    418s] [NR-eGR] Layer group 1: route 10886 net(s) in layer range [2, 11]
[01/21 02:11:49    418s] (I)      
[01/21 02:11:49    418s] (I)      ============  Phase 1a Route ============
[01/21 02:11:49    418s] (I)      Usage: 111147 = (53246 H, 57901 V) = (6.85% H, 7.80% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:11:49    418s] (I)      
[01/21 02:11:49    418s] (I)      ============  Phase 1b Route ============
[01/21 02:11:49    418s] (I)      Usage: 111147 = (53246 H, 57901 V) = (6.85% H, 7.80% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:11:49    418s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.900614e+05um
[01/21 02:11:49    418s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:11:49    418s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:11:49    418s] (I)      
[01/21 02:11:49    418s] (I)      ============  Phase 1c Route ============
[01/21 02:11:49    418s] (I)      Usage: 111147 = (53246 H, 57901 V) = (6.85% H, 7.80% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:11:49    418s] (I)      
[01/21 02:11:49    418s] (I)      ============  Phase 1d Route ============
[01/21 02:11:49    418s] (I)      Usage: 111147 = (53246 H, 57901 V) = (6.85% H, 7.80% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:11:49    418s] (I)      
[01/21 02:11:49    418s] (I)      ============  Phase 1e Route ============
[01/21 02:11:49    418s] (I)      Usage: 111147 = (53246 H, 57901 V) = (6.85% H, 7.80% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:11:49    418s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.900614e+05um
[01/21 02:11:49    418s] (I)      
[01/21 02:11:49    418s] (I)      ============  Phase 1l Route ============
[01/21 02:11:49    418s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:11:49    418s] (I)      Layer  2:     168365     50229         9           0      169974    ( 0.00%) 
[01/21 02:11:49    418s] (I)      Layer  3:     178428     45633         0           0      178929    ( 0.00%) 
[01/21 02:11:49    418s] (I)      Layer  4:     168365     20567         0           0      169974    ( 0.00%) 
[01/21 02:11:49    418s] (I)      Layer  5:     178428      9260         0           0      178929    ( 0.00%) 
[01/21 02:11:49    418s] (I)      Layer  6:     168365      2011         0           0      169974    ( 0.00%) 
[01/21 02:11:49    418s] (I)      Layer  7:     178428       264         0           0      178929    ( 0.00%) 
[01/21 02:11:49    418s] (I)      Layer  8:     168365       241         0           0      169974    ( 0.00%) 
[01/21 02:11:49    418s] (I)      Layer  9:     177459        72         0           0      178929    ( 0.00%) 
[01/21 02:11:49    418s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:11:49    418s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:11:49    418s] (I)      Total:       1509829    128282         9       12505     1522666    ( 0.81%) 
[01/21 02:11:49    418s] (I)      
[01/21 02:11:49    418s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:11:49    418s] [NR-eGR]                        OverCon            
[01/21 02:11:49    418s] [NR-eGR]                         #Gcell     %Gcell
[01/21 02:11:49    418s] [NR-eGR]        Layer             (1-2)    OverCon
[01/21 02:11:49    418s] [NR-eGR] ----------------------------------------------
[01/21 02:11:49    418s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:49    418s] [NR-eGR]  Metal2 ( 2)         7( 0.04%)   ( 0.04%) 
[01/21 02:11:49    418s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:49    418s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:49    418s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:49    418s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:49    418s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:49    418s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:49    418s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:49    418s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:49    418s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 02:11:49    418s] [NR-eGR] ----------------------------------------------
[01/21 02:11:49    418s] [NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[01/21 02:11:49    418s] [NR-eGR] 
[01/21 02:11:49    418s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 2252.68 MB )
[01/21 02:11:49    418s] (I)      total 2D Cap : 1520644 = (778037 H, 742607 V)
[01/21 02:11:49    418s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:11:49    418s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.34 sec, Real: 0.35 sec, Curr Mem: 2252.68 MB )
[01/21 02:11:49    418s] (I)      ===================================== Runtime Summary ======================================
[01/21 02:11:49    418s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/21 02:11:49    418s] (I)      --------------------------------------------------------------------------------------------
[01/21 02:11:49    418s] (I)       Early Global Route kernel              100.00%  335.48 sec  335.83 sec  0.35 sec  0.34 sec 
[01/21 02:11:49    418s] (I)       +-Import and model                      27.25%  335.48 sec  335.58 sec  0.10 sec  0.10 sec 
[01/21 02:11:49    418s] (I)       | +-Create place DB                     10.51%  335.48 sec  335.52 sec  0.04 sec  0.04 sec 
[01/21 02:11:49    418s] (I)       | | +-Import place data                 10.48%  335.48 sec  335.52 sec  0.04 sec  0.04 sec 
[01/21 02:11:49    418s] (I)       | | | +-Read instances and placement     3.04%  335.48 sec  335.50 sec  0.01 sec  0.01 sec 
[01/21 02:11:49    418s] (I)       | | | +-Read nets                        7.35%  335.50 sec  335.52 sec  0.03 sec  0.03 sec 
[01/21 02:11:49    418s] (I)       | +-Create route DB                     14.64%  335.52 sec  335.57 sec  0.05 sec  0.05 sec 
[01/21 02:11:49    418s] (I)       | | +-Import route data (1T)            14.52%  335.52 sec  335.57 sec  0.05 sec  0.05 sec 
[01/21 02:11:49    418s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.97%  335.53 sec  335.53 sec  0.00 sec  0.01 sec 
[01/21 02:11:49    418s] (I)       | | | | +-Read routing blockages         0.00%  335.53 sec  335.53 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | | | +-Read instance blockages        0.46%  335.53 sec  335.53 sec  0.00 sec  0.01 sec 
[01/21 02:11:49    418s] (I)       | | | | +-Read PG blockages              0.21%  335.53 sec  335.53 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | | | +-Read clock blockages           0.01%  335.53 sec  335.53 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | | | +-Read other blockages           0.01%  335.53 sec  335.53 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | | | +-Read halo blockages            0.01%  335.53 sec  335.53 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | | | +-Read boundary cut boxes        0.00%  335.53 sec  335.53 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | | +-Read blackboxes                  0.00%  335.53 sec  335.53 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | | +-Read prerouted                   2.83%  335.53 sec  335.54 sec  0.01 sec  0.01 sec 
[01/21 02:11:49    418s] (I)       | | | +-Read unlegalized nets            0.80%  335.54 sec  335.54 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | | +-Read nets                        1.11%  335.54 sec  335.55 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | | +-Set up via pillars               0.01%  335.55 sec  335.55 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | | +-Initialize 3D grid graph         0.11%  335.55 sec  335.55 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | | +-Model blockage capacity          6.57%  335.55 sec  335.57 sec  0.02 sec  0.03 sec 
[01/21 02:11:49    418s] (I)       | | | | +-Initialize 3D capacity         6.28%  335.55 sec  335.57 sec  0.02 sec  0.03 sec 
[01/21 02:11:49    418s] (I)       | +-Read aux data                        0.00%  335.57 sec  335.57 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | +-Others data preparation              0.23%  335.57 sec  335.57 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | +-Create route kernel                  1.21%  335.57 sec  335.58 sec  0.00 sec  0.01 sec 
[01/21 02:11:49    418s] (I)       +-Global Routing                        69.00%  335.58 sec  335.82 sec  0.24 sec  0.23 sec 
[01/21 02:11:49    418s] (I)       | +-Initialization                       0.71%  335.58 sec  335.58 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | +-Net group 1                         66.13%  335.58 sec  335.81 sec  0.23 sec  0.22 sec 
[01/21 02:11:49    418s] (I)       | | +-Generate topology                  4.66%  335.58 sec  335.60 sec  0.02 sec  0.02 sec 
[01/21 02:11:49    418s] (I)       | | +-Phase 1a                          11.47%  335.60 sec  335.64 sec  0.04 sec  0.04 sec 
[01/21 02:11:49    418s] (I)       | | | +-Pattern routing (1T)             9.48%  335.60 sec  335.64 sec  0.03 sec  0.04 sec 
[01/21 02:11:49    418s] (I)       | | | +-Add via demand to 2D             1.12%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | +-Phase 1b                           0.03%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | +-Phase 1c                           0.00%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | +-Phase 1d                           0.00%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | +-Phase 1e                           0.08%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | | +-Route legalization               0.00%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       | | +-Phase 1l                          48.63%  335.64 sec  335.81 sec  0.17 sec  0.16 sec 
[01/21 02:11:49    418s] (I)       | | | +-Layer assignment (1T)           48.04%  335.65 sec  335.81 sec  0.17 sec  0.16 sec 
[01/21 02:11:49    418s] (I)       | +-Clean cong LA                        0.00%  335.81 sec  335.81 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)       +-Export 3D cong map                     2.03%  335.82 sec  335.83 sec  0.01 sec  0.01 sec 
[01/21 02:11:49    418s] (I)       | +-Export 2D cong map                   0.14%  335.83 sec  335.83 sec  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)      ===================== Summary by functions =====================
[01/21 02:11:49    418s] (I)       Lv  Step                                 %      Real       CPU 
[01/21 02:11:49    418s] (I)      ----------------------------------------------------------------
[01/21 02:11:49    418s] (I)        0  Early Global Route kernel      100.00%  0.35 sec  0.34 sec 
[01/21 02:11:49    418s] (I)        1  Global Routing                  69.00%  0.24 sec  0.23 sec 
[01/21 02:11:49    418s] (I)        1  Import and model                27.25%  0.10 sec  0.10 sec 
[01/21 02:11:49    418s] (I)        1  Export 3D cong map               2.03%  0.01 sec  0.01 sec 
[01/21 02:11:49    418s] (I)        2  Net group 1                     66.13%  0.23 sec  0.22 sec 
[01/21 02:11:49    418s] (I)        2  Create route DB                 14.64%  0.05 sec  0.05 sec 
[01/21 02:11:49    418s] (I)        2  Create place DB                 10.51%  0.04 sec  0.04 sec 
[01/21 02:11:49    418s] (I)        2  Create route kernel              1.21%  0.00 sec  0.01 sec 
[01/21 02:11:49    418s] (I)        2  Initialization                   0.71%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        2  Others data preparation          0.23%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        2  Export 2D cong map               0.14%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        3  Phase 1l                        48.63%  0.17 sec  0.16 sec 
[01/21 02:11:49    418s] (I)        3  Import route data (1T)          14.52%  0.05 sec  0.05 sec 
[01/21 02:11:49    418s] (I)        3  Phase 1a                        11.47%  0.04 sec  0.04 sec 
[01/21 02:11:49    418s] (I)        3  Import place data               10.48%  0.04 sec  0.04 sec 
[01/21 02:11:49    418s] (I)        3  Generate topology                4.66%  0.02 sec  0.02 sec 
[01/21 02:11:49    418s] (I)        3  Phase 1e                         0.08%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        4  Layer assignment (1T)           48.04%  0.17 sec  0.16 sec 
[01/21 02:11:49    418s] (I)        4  Pattern routing (1T)             9.48%  0.03 sec  0.04 sec 
[01/21 02:11:49    418s] (I)        4  Read nets                        8.47%  0.03 sec  0.03 sec 
[01/21 02:11:49    418s] (I)        4  Model blockage capacity          6.57%  0.02 sec  0.03 sec 
[01/21 02:11:49    418s] (I)        4  Read instances and placement     3.04%  0.01 sec  0.01 sec 
[01/21 02:11:49    418s] (I)        4  Read prerouted                   2.83%  0.01 sec  0.01 sec 
[01/21 02:11:49    418s] (I)        4  Add via demand to 2D             1.12%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        4  Read blockages ( Layer 2-11 )    0.97%  0.00 sec  0.01 sec 
[01/21 02:11:49    418s] (I)        4  Read unlegalized nets            0.80%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        4  Initialize 3D grid graph         0.11%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        5  Initialize 3D capacity           6.28%  0.02 sec  0.03 sec 
[01/21 02:11:49    418s] (I)        5  Read instance blockages          0.46%  0.00 sec  0.01 sec 
[01/21 02:11:49    418s] (I)        5  Read PG blockages                0.21%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/21 02:11:49    418s] OPERPROF: Starting HotSpotCal at level 1, MEM:2252.7M, EPOCH TIME: 1705795909.251234
[01/21 02:11:49    418s] [hotspot] +------------+---------------+---------------+
[01/21 02:11:49    418s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 02:11:49    418s] [hotspot] +------------+---------------+---------------+
[01/21 02:11:49    418s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 02:11:49    418s] [hotspot] +------------+---------------+---------------+
[01/21 02:11:49    418s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:11:49    418s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 02:11:49    418s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2252.7M, EPOCH TIME: 1705795909.253241
[01/21 02:11:49    418s] [hotspot] Hotspot report including placement blocked areas
[01/21 02:11:49    418s] OPERPROF: Starting HotSpotCal at level 1, MEM:2252.7M, EPOCH TIME: 1705795909.253427
[01/21 02:11:49    418s] [hotspot] +------------+---------------+---------------+
[01/21 02:11:49    418s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 02:11:49    418s] [hotspot] +------------+---------------+---------------+
[01/21 02:11:49    418s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 02:11:49    418s] [hotspot] +------------+---------------+---------------+
[01/21 02:11:49    418s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:11:49    418s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 02:11:49    418s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2252.7M, EPOCH TIME: 1705795909.255040
[01/21 02:11:49    418s] Reported timing to dir ./timingReports
[01/21 02:11:49    418s] **optDesign ... cpu = 0:02:10, real = 0:02:10, mem = 1726.9M, totSessionCpu=0:06:59 **
[01/21 02:11:49    418s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2202.7M, EPOCH TIME: 1705795909.271627
[01/21 02:11:49    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:49    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:49    418s] 
[01/21 02:11:49    418s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:49    418s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2202.7M, EPOCH TIME: 1705795909.304550
[01/21 02:11:49    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:49    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:52    419s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.605  |  1.088  |  0.605  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2218.1M, EPOCH TIME: 1705795912.657302
[01/21 02:11:52    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:52    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:52    420s] 
[01/21 02:11:52    420s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:52    420s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.053, MEM:2218.1M, EPOCH TIME: 1705795912.710221
[01/21 02:11:52    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:52    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:52    420s] Density: 71.119%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2218.1M, EPOCH TIME: 1705795912.732078
[01/21 02:11:52    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:52    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:52    420s] 
[01/21 02:11:52    420s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:11:52    420s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:2218.1M, EPOCH TIME: 1705795912.787197
[01/21 02:11:52    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:52    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:52    420s] **optDesign ... cpu = 0:02:12, real = 0:02:13, mem = 1727.5M, totSessionCpu=0:07:00 **
[01/21 02:11:52    420s] 
[01/21 02:11:52    420s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:11:52    420s] Deleting Lib Analyzer.
[01/21 02:11:52    420s] 
[01/21 02:11:52    420s] TimeStamp Deleting Cell Server End ...
[01/21 02:11:52    420s] *** Finished optDesign ***
[01/21 02:11:52    420s] 
[01/21 02:11:52    420s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:20 real=  0:02:22)
[01/21 02:11:52    420s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[01/21 02:11:52    420s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[01/21 02:11:52    420s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:07.0 real=0:00:07.0)
[01/21 02:11:52    420s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:23 real=  0:01:23)
[01/21 02:11:52    420s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.0 real=0:00:01.9)
[01/21 02:11:52    420s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:11:52    420s] clean pInstBBox. size 0
[01/21 02:11:52    420s] All LLGs are deleted
[01/21 02:11:52    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:52    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:11:52    420s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2218.1M, EPOCH TIME: 1705795912.878331
[01/21 02:11:52    420s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2218.1M, EPOCH TIME: 1705795912.878572
[01/21 02:11:52    420s] Info: pop threads available for lower-level modules during optimization.
[01/21 02:11:52    420s] Disable CTE adjustment.
[01/21 02:11:52    420s] #optDebug: fT-D <X 1 0 0 0>
[01/21 02:11:52    420s] VSMManager cleared!
[01/21 02:11:52    420s] **place_opt_design ... cpu = 0:02:12, real = 0:02:14, mem = 2122.1M **
[01/21 02:11:52    420s] *** Finished GigaPlace ***
[01/21 02:11:52    420s] 
[01/21 02:11:52    420s] *** Summary of all messages that are not suppressed in this session:
[01/21 02:11:52    420s] Severity  ID               Count  Summary                                  
[01/21 02:11:52    420s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/21 02:11:52    420s] *** Message Summary: 1 warning(s), 0 error(s)
[01/21 02:11:52    420s] 
[01/21 02:11:52    420s] *** place_opt_design #2 [finish] : cpu/real = 0:02:11.9/0:02:14.0 (1.0), totSession cpu/real = 0:07:00.3/0:13:12.4 (0.5), mem = 2122.1M
[01/21 02:11:52    420s] 
[01/21 02:11:52    420s] =============================================================================================
[01/21 02:11:52    420s]  Final TAT Report : place_opt_design #2                                         21.35-s114_1
[01/21 02:11:52    420s] =============================================================================================
[01/21 02:11:52    420s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:11:52    420s] ---------------------------------------------------------------------------------------------
[01/21 02:11:52    420s] [ InitOpt                ]      1   0:00:02.3  (   1.7 % )     0:00:08.1 /  0:00:08.1    1.0
[01/21 02:11:52    420s] [ GlobalOpt              ]      1   0:00:01.4  (   1.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/21 02:11:52    420s] [ DrvOpt                 ]      2   0:00:04.0  (   3.0 % )     0:00:05.1 /  0:00:05.2    1.0
[01/21 02:11:52    420s] [ SimplifyNetlist        ]      1   0:00:01.4  (   1.1 % )     0:00:01.5 /  0:00:01.5    1.0
[01/21 02:11:52    420s] [ SkewPreCTSReport       ]      1   0:00:00.7  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[01/21 02:11:52    420s] [ AreaOpt                ]      3   0:00:17.0  (  12.7 % )     0:00:17.9 /  0:00:18.0    1.0
[01/21 02:11:52    420s] [ ViewPruning            ]      8   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:11:52    420s] [ OptSummaryReport       ]      3   0:00:00.5  (   0.4 % )     0:00:08.7 /  0:00:06.4    0.7
[01/21 02:11:52    420s] [ DrvReport              ]      3   0:00:03.5  (   2.6 % )     0:00:03.5 /  0:00:01.2    0.3
[01/21 02:11:52    420s] [ CongRefineRouteType    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:11:52    420s] [ SlackTraversorInit     ]      5   0:00:00.7  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[01/21 02:11:52    420s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:11:52    420s] [ PlacerInterfaceInit    ]      3   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    0.9
[01/21 02:11:52    420s] [ ReportTranViolation    ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:11:52    420s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[01/21 02:11:52    420s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:11:52    420s] [ IncrReplace            ]      1   0:01:22.2  (  61.3 % )     0:01:26.5 /  0:01:26.6    1.0
[01/21 02:11:52    420s] [ RefinePlace            ]      3   0:00:02.6  (   2.0 % )     0:00:02.7 /  0:00:02.7    1.0
[01/21 02:11:52    420s] [ EarlyGlobalRoute       ]      2   0:00:01.2  (   0.9 % )     0:00:01.2 /  0:00:01.2    1.0
[01/21 02:11:52    420s] [ ExtractRC              ]      3   0:00:00.7  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[01/21 02:11:52    420s] [ TimingUpdate           ]     29   0:00:01.8  (   1.3 % )     0:00:08.4 /  0:00:08.4    1.0
[01/21 02:11:52    420s] [ FullDelayCalc          ]      3   0:00:10.0  (   7.4 % )     0:00:10.0 /  0:00:10.0    1.0
[01/21 02:11:52    420s] [ TimingReport           ]      3   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:11:52    420s] [ GenerateReports        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:11:52    420s] [ MISC                   ]          0:00:02.1  (   1.5 % )     0:00:02.1 /  0:00:02.0    1.0
[01/21 02:11:52    420s] ---------------------------------------------------------------------------------------------
[01/21 02:11:52    420s]  place_opt_design #2 TOTAL          0:02:14.0  ( 100.0 % )     0:02:14.0 /  0:02:11.9    1.0
[01/21 02:11:52    420s] ---------------------------------------------------------------------------------------------
[01/21 02:11:52    420s] 
[01/21 02:12:19    423s] <CMD> report_power > innovus_power_step11.txt
[01/21 02:12:19    423s] env CDS_WORKAREA is set to /home/p/paschalk
[01/21 02:12:19    423s] 
[01/21 02:12:19    423s] Power Net Detected:
[01/21 02:12:19    423s]         Voltage	    Name
[01/21 02:12:19    423s]              0V	    VSS
[01/21 02:12:19    423s]            0.9V	    VDD
[01/21 02:12:19    423s] 
[01/21 02:12:19    423s] Begin Power Analysis
[01/21 02:12:19    423s] 
[01/21 02:12:19    423s]              0V	    VSS
[01/21 02:12:19    423s]            0.9V	    VDD
[01/21 02:12:19    423s] Begin Processing Timing Library for Power Calculation
[01/21 02:12:19    423s] 
[01/21 02:12:19    423s] Begin Processing Timing Library for Power Calculation
[01/21 02:12:19    423s] 
[01/21 02:12:19    423s] 
[01/21 02:12:19    423s] 
[01/21 02:12:19    423s] Begin Processing Power Net/Grid for Power Calculation
[01/21 02:12:19    423s] 
[01/21 02:12:19    423s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1622.09MB/3604.24MB/1788.12MB)
[01/21 02:12:19    423s] 
[01/21 02:12:19    423s] Begin Processing Timing Window Data for Power Calculation
[01/21 02:12:19    423s] 
[01/21 02:12:19    423s] clk(125MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1622.73MB/3604.24MB/1788.12MB)
[01/21 02:12:20    424s] 
[01/21 02:12:20    424s] Begin Processing User Attributes
[01/21 02:12:20    424s] 
[01/21 02:12:20    424s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1622.80MB/3604.24MB/1788.12MB)
[01/21 02:12:20    424s] 
[01/21 02:12:20    424s] Begin Processing Signal Activity
[01/21 02:12:20    424s] 
[01/21 02:12:20    424s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1623.19MB/3604.24MB/1788.12MB)
[01/21 02:12:20    424s] 
[01/21 02:12:20    424s] Begin Power Computation
[01/21 02:12:20    424s] 
[01/21 02:12:20    424s]       ----------------------------------------------------------
[01/21 02:12:20    424s]       # of cell(s) missing both power/leakage table: 0
[01/21 02:12:20    424s]       # of cell(s) missing power table: 0
[01/21 02:12:20    424s]       # of cell(s) missing leakage table: 0
[01/21 02:12:20    424s]       ----------------------------------------------------------
[01/21 02:12:20    424s] 
[01/21 02:12:20    424s] 
[01/21 02:12:22    426s]       # of MSMV cell(s) missing power_level: 0
[01/21 02:12:22    426s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1623.71MB/3604.24MB/1788.12MB)
[01/21 02:12:22    426s] 
[01/21 02:12:22    426s] Begin Processing User Attributes
[01/21 02:12:22    426s] 
[01/21 02:12:22    426s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1623.71MB/3604.24MB/1788.12MB)
[01/21 02:12:22    426s] 
[01/21 02:12:22    426s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1623.78MB/3604.24MB/1788.12MB)
[01/21 02:12:22    426s] 
[01/21 02:12:22    426s] *



[01/21 02:12:22    426s] Total Power
[01/21 02:12:22    426s] -----------------------------------------------------------------------------------------
[01/21 02:12:22    426s] Total Internal Power:        0.85830623 	   75.2103%
[01/21 02:12:22    426s] Total Switching Power:       0.28221558 	   24.7295%
[01/21 02:12:22    426s] Total Leakage Power:         0.00068695 	    0.0602%
[01/21 02:12:22    426s] Total Power:                 1.14120877
[01/21 02:12:22    426s] -----------------------------------------------------------------------------------------
[01/21 02:12:22    426s] Processing average sequential pin duty cycle 
[01/21 02:12:22    426s] 
[01/21 02:12:22    426s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:12:22    426s] Summary for sequential cells identification: 
[01/21 02:12:22    426s]   Identified SBFF number: 104
[01/21 02:12:22    426s]   Identified MBFF number: 0
[01/21 02:12:22    426s]   Identified SB Latch number: 0
[01/21 02:12:22    426s]   Identified MB Latch number: 0
[01/21 02:12:22    426s]   Not identified SBFF number: 16
[01/21 02:12:22    426s]   Not identified MBFF number: 0
[01/21 02:12:22    426s]   Not identified SB Latch number: 0
[01/21 02:12:22    426s]   Not identified MB Latch number: 0
[01/21 02:12:22    426s]   Number of sequential cells which are not FFs: 32
[01/21 02:12:22    426s]  Visiting view : default_emulate_view
[01/21 02:12:22    426s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:12:22    426s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:12:22    426s]  Visiting view : default_emulate_view
[01/21 02:12:22    426s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:12:22    426s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:12:22    426s] TLC MultiMap info (StdDelay):
[01/21 02:12:22    426s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:12:22    426s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:12:22    426s]  Setting StdDelay to: 38ps
[01/21 02:12:22    426s] 
[01/21 02:12:22    426s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:12:24    426s] <CMD> report_timing > innovus_timing_step11.txt
[01/21 02:12:30    427s] <CMD> report_area > innovus_area_step11.txt
[01/21 02:13:15    432s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 11 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/21 02:13:15    432s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/21 02:13:15    432s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/21 02:13:15    432s] <CMD> earlyGlobalRoute
[01/21 02:13:15    432s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2126.20 MB )
[01/21 02:13:15    432s] (I)      ==================== Layers =====================
[01/21 02:13:15    432s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:13:15    432s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:13:15    432s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:13:15    432s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:13:15    432s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:13:15    432s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:13:15    432s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:13:15    432s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:13:15    432s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:13:15    432s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:13:15    432s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:13:15    432s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:13:15    432s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:13:15    432s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:13:15    432s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:13:15    432s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:13:15    432s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:13:15    432s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:13:15    432s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:13:15    432s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:13:15    432s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:13:15    432s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:13:15    432s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:13:15    432s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:13:15    432s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:13:15    432s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:13:15    432s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:13:15    432s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:13:15    432s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:13:15    432s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:13:15    432s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:13:15    432s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:13:15    432s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:13:15    432s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:13:15    432s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:13:15    432s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:13:15    432s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:13:15    432s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:13:15    432s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:13:15    432s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:13:15    432s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:13:15    432s] (I)      Started Import and model ( Curr Mem: 2126.20 MB )
[01/21 02:13:15    432s] (I)      Default pattern map key = picorv32_default.
[01/21 02:13:15    432s] (I)      == Non-default Options ==
[01/21 02:13:15    432s] (I)      Maximum routing layer                              : 11
[01/21 02:13:15    432s] (I)      Minimum routing layer                              : 1
[01/21 02:13:15    432s] (I)      Number of threads                                  : 1
[01/21 02:13:15    432s] (I)      Method to set GCell size                           : row
[01/21 02:13:15    432s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:13:15    432s] (I)      Use row-based GCell size
[01/21 02:13:15    432s] (I)      Use row-based GCell align
[01/21 02:13:15    432s] (I)      layer 0 area = 80000
[01/21 02:13:15    432s] (I)      layer 1 area = 80000
[01/21 02:13:15    432s] (I)      layer 2 area = 80000
[01/21 02:13:15    432s] (I)      layer 3 area = 80000
[01/21 02:13:15    432s] (I)      layer 4 area = 80000
[01/21 02:13:15    432s] (I)      layer 5 area = 80000
[01/21 02:13:15    432s] (I)      layer 6 area = 80000
[01/21 02:13:15    432s] (I)      layer 7 area = 80000
[01/21 02:13:15    432s] (I)      layer 8 area = 80000
[01/21 02:13:15    432s] (I)      layer 9 area = 400000
[01/21 02:13:15    432s] (I)      layer 10 area = 400000
[01/21 02:13:15    432s] (I)      GCell unit size   : 3420
[01/21 02:13:15    432s] (I)      GCell multiplier  : 1
[01/21 02:13:15    432s] (I)      GCell row height  : 3420
[01/21 02:13:15    432s] (I)      Actual row height : 3420
[01/21 02:13:15    432s] (I)      GCell align ref   : 30000 30020
[01/21 02:13:15    432s] [NR-eGR] Track table information for default rule: 
[01/21 02:13:15    432s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:13:15    432s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:13:15    432s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:13:15    432s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:13:15    432s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:13:15    432s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:13:15    432s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:13:15    432s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:13:15    432s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:13:15    432s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:13:15    432s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:13:15    432s] (I)      ==================== Default via =====================
[01/21 02:13:15    432s] (I)      +----+------------------+----------------------------+
[01/21 02:13:15    432s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:13:15    432s] (I)      +----+------------------+----------------------------+
[01/21 02:13:15    432s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:13:15    432s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:13:15    432s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:13:15    432s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:13:15    432s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:13:15    432s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:13:15    432s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:13:15    432s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:13:15    432s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:13:15    432s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:13:15    432s] (I)      +----+------------------+----------------------------+
[01/21 02:13:15    432s] [NR-eGR] Read 4929 PG shapes
[01/21 02:13:15    432s] [NR-eGR] Read 0 clock shapes
[01/21 02:13:15    432s] [NR-eGR] Read 0 other shapes
[01/21 02:13:15    432s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:13:15    432s] [NR-eGR] #Instance Blockages : 399634
[01/21 02:13:15    432s] [NR-eGR] #PG Blockages       : 4929
[01/21 02:13:15    432s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:13:15    432s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:13:15    432s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:13:15    432s] [NR-eGR] #Other Blockages    : 0
[01/21 02:13:15    432s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:13:15    432s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:13:15    432s] [NR-eGR] Read 10886 nets ( ignored 0 )
[01/21 02:13:15    432s] (I)      early_global_route_priority property id does not exist.
[01/21 02:13:15    432s] (I)      Read Num Blocks=404563  Num Prerouted Wires=0  Num CS=0
[01/21 02:13:15    432s] (I)      Layer 0 (H) : #blockages 400259 : #preroutes 0
[01/21 02:13:15    432s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 0
[01/21 02:13:15    432s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[01/21 02:13:15    432s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 0
[01/21 02:13:15    432s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[01/21 02:13:15    432s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 0
[01/21 02:13:15    432s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:13:15    432s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:13:15    432s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:13:15    432s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:13:15    432s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:13:15    432s] (I)      Number of ignored nets                =      0
[01/21 02:13:15    432s] (I)      Number of connected nets              =      0
[01/21 02:13:15    432s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:13:15    432s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/21 02:13:15    432s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:13:15    432s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:13:15    432s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:13:15    432s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:13:15    432s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:13:15    432s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:13:15    432s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:13:15    432s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/21 02:13:15    432s] (I)      Ndr track 0 does not exist
[01/21 02:13:15    432s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:13:15    432s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:13:15    432s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:13:15    432s] (I)      Site width          :   400  (dbu)
[01/21 02:13:15    432s] (I)      Row height          :  3420  (dbu)
[01/21 02:13:15    432s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:13:15    432s] (I)      GCell width         :  3420  (dbu)
[01/21 02:13:15    432s] (I)      GCell height        :  3420  (dbu)
[01/21 02:13:15    432s] (I)      Grid                :   142   141    11
[01/21 02:13:15    432s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:13:15    432s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:13:15    432s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:13:15    432s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:13:15    432s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:13:15    432s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:13:15    432s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/21 02:13:15    432s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:13:15    432s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:13:15    432s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:13:15    432s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:13:15    432s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:13:15    432s] (I)      --------------------------------------------------------
[01/21 02:13:15    432s] 
[01/21 02:13:15    432s] [NR-eGR] ============ Routing rule table ============
[01/21 02:13:15    432s] [NR-eGR] Rule id: 0  Nets: 10886
[01/21 02:13:15    432s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:13:15    432s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/21 02:13:15    432s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:13:15    432s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/21 02:13:15    432s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/21 02:13:15    432s] [NR-eGR] ========================================
[01/21 02:13:15    432s] [NR-eGR] 
[01/21 02:13:15    432s] (I)      =============== Blocked Tracks ===============
[01/21 02:13:15    432s] (I)      +-------+---------+----------+---------------+
[01/21 02:13:15    432s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:13:15    432s] (I)      +-------+---------+----------+---------------+
[01/21 02:13:15    432s] (I)      |     1 |  180908 |   134083 |        74.12% |
[01/21 02:13:15    432s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:13:15    432s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:13:15    432s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:13:15    432s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:13:15    432s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:13:15    432s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:13:15    432s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:13:15    432s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:13:15    432s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:13:15    432s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:13:15    432s] (I)      +-------+---------+----------+---------------+
[01/21 02:13:15    432s] (I)      Finished Import and model ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 2145.82 MB )
[01/21 02:13:15    432s] (I)      Reset routing kernel
[01/21 02:13:15    432s] (I)      Started Global Routing ( Curr Mem: 2145.82 MB )
[01/21 02:13:15    432s] (I)      totalPins=39427  totalGlobalPin=38185 (96.85%)
[01/21 02:13:15    432s] (I)      total 2D Cap : 1567444 = (825597 H, 741847 V)
[01/21 02:13:15    432s] [NR-eGR] Layer group 1: route 10886 net(s) in layer range [1, 11]
[01/21 02:13:15    432s] (I)      
[01/21 02:13:15    432s] (I)      ============  Phase 1a Route ============
[01/21 02:13:15    433s] (I)      Usage: 111147 = (53245 H, 57902 V) = (6.45% H, 7.81% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:13:15    433s] (I)      
[01/21 02:13:15    433s] (I)      ============  Phase 1b Route ============
[01/21 02:13:15    433s] (I)      Usage: 111147 = (53245 H, 57902 V) = (6.45% H, 7.81% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:13:15    433s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.900614e+05um
[01/21 02:13:15    433s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:13:15    433s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:13:15    433s] (I)      
[01/21 02:13:15    433s] (I)      ============  Phase 1c Route ============
[01/21 02:13:15    433s] (I)      Usage: 111147 = (53245 H, 57902 V) = (6.45% H, 7.81% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:13:15    433s] (I)      
[01/21 02:13:15    433s] (I)      ============  Phase 1d Route ============
[01/21 02:13:15    433s] (I)      Usage: 111147 = (53245 H, 57902 V) = (6.45% H, 7.81% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:13:15    433s] (I)      
[01/21 02:13:15    433s] (I)      ============  Phase 1e Route ============
[01/21 02:13:15    433s] (I)      Usage: 111147 = (53245 H, 57902 V) = (6.45% H, 7.81% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:13:15    433s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.900614e+05um
[01/21 02:13:15    433s] (I)      
[01/21 02:13:15    433s] (I)      ============  Phase 1l Route ============
[01/21 02:13:16    433s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:13:16    433s] (I)      Layer  1:      46904       137        40      122643       56286    (68.54%) 
[01/21 02:13:16    433s] (I)      Layer  2:     168365     48499         3           0      169974    ( 0.00%) 
[01/21 02:13:16    433s] (I)      Layer  3:     178441     41871         0           0      178929    ( 0.00%) 
[01/21 02:13:16    433s] (I)      Layer  4:     168365     16896         0           0      169974    ( 0.00%) 
[01/21 02:13:16    433s] (I)      Layer  5:     178441      6391         0           0      178929    ( 0.00%) 
[01/21 02:13:16    433s] (I)      Layer  6:     168365      1515         0           0      169974    ( 0.00%) 
[01/21 02:13:16    433s] (I)      Layer  7:     178441       260         0           0      178929    ( 0.00%) 
[01/21 02:13:16    433s] (I)      Layer  8:     168365       224         0           0      169974    ( 0.00%) 
[01/21 02:13:16    433s] (I)      Layer  9:     177485        68         0           0      178929    ( 0.00%) 
[01/21 02:13:16    433s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:13:16    433s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:13:16    433s] (I)      Total:       1556798    115866        43      135148     1578952    ( 7.88%) 
[01/21 02:13:16    433s] (I)      
[01/21 02:13:16    433s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:13:16    433s] [NR-eGR]                        OverCon           OverCon            
[01/21 02:13:16    433s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/21 02:13:16    433s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/21 02:13:16    433s] [NR-eGR] ---------------------------------------------------------------
[01/21 02:13:16    433s] [NR-eGR]  Metal1 ( 1)        35( 0.56%)         1( 0.02%)   ( 0.58%) 
[01/21 02:13:16    433s] [NR-eGR]  Metal2 ( 2)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/21 02:13:16    433s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:13:16    433s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:13:16    433s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:13:16    433s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:13:16    433s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:13:16    433s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:13:16    433s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:13:16    433s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:13:16    433s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:13:16    433s] [NR-eGR] ---------------------------------------------------------------
[01/21 02:13:16    433s] [NR-eGR]        Total        38( 0.02%)         1( 0.00%)   ( 0.02%) 
[01/21 02:13:16    433s] [NR-eGR] 
[01/21 02:13:16    433s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.28 sec, Curr Mem: 2145.82 MB )
[01/21 02:13:16    433s] (I)      total 2D Cap : 1568853 = (826246 H, 742607 V)
[01/21 02:13:16    433s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:13:16    433s] (I)      ============= Track Assignment ============
[01/21 02:13:16    433s] (I)      Started Track Assignment (1T) ( Curr Mem: 2145.82 MB )
[01/21 02:13:16    433s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 02:13:16    433s] (I)      Run Multi-thread track assignment
[01/21 02:13:16    433s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2145.82 MB )
[01/21 02:13:16    433s] (I)      Started Export ( Curr Mem: 2145.82 MB )
[01/21 02:13:16    433s] [NR-eGR]                  Length (um)   Vias 
[01/21 02:13:16    433s] [NR-eGR] ------------------------------------
[01/21 02:13:16    433s] [NR-eGR]  Metal1   (1H)         15730  40971 
[01/21 02:13:16    433s] [NR-eGR]  Metal2   (2V)         71126  26470 
[01/21 02:13:16    433s] [NR-eGR]  Metal3   (3H)         69055   4316 
[01/21 02:13:16    433s] [NR-eGR]  Metal4   (4V)         28516   1251 
[01/21 02:13:16    433s] [NR-eGR]  Metal5   (5H)         10979    184 
[01/21 02:13:16    433s] [NR-eGR]  Metal6   (6V)          2585     60 
[01/21 02:13:16    433s] [NR-eGR]  Metal7   (7H)           465     40 
[01/21 02:13:16    433s] [NR-eGR]  Metal8   (8V)           386     23 
[01/21 02:13:16    433s] [NR-eGR]  Metal9   (9H)           102     11 
[01/21 02:13:16    433s] [NR-eGR]  Metal10  (10V)            2      6 
[01/21 02:13:16    433s] [NR-eGR]  Metal11  (11H)           11      0 
[01/21 02:13:16    433s] [NR-eGR] ------------------------------------
[01/21 02:13:16    433s] [NR-eGR]           Total       198956  73332 
[01/21 02:13:16    433s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:13:16    433s] [NR-eGR] Total half perimeter of net bounding box: 165135um
[01/21 02:13:16    433s] [NR-eGR] Total length: 198956um, number of vias: 73332
[01/21 02:13:16    433s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:13:16    433s] [NR-eGR] Total eGR-routed clock nets wire length: 6706um, number of vias: 3966
[01/21 02:13:16    433s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:13:16    433s] (I)      Finished Export ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2136.31 MB )
[01/21 02:13:16    433s] Saved RC grid cleaned up.
[01/21 02:13:16    433s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.27 sec, Real: 1.26 sec, Curr Mem: 2113.31 MB )
[01/21 02:13:16    433s] (I)      ===================================== Runtime Summary ======================================
[01/21 02:13:16    433s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/21 02:13:16    433s] (I)      --------------------------------------------------------------------------------------------
[01/21 02:13:16    433s] (I)       Early Global Route kernel              100.00%  422.03 sec  423.29 sec  1.26 sec  1.27 sec 
[01/21 02:13:16    433s] (I)       +-Import and model                      31.87%  422.03 sec  422.44 sec  0.40 sec  0.40 sec 
[01/21 02:13:16    433s] (I)       | +-Create place DB                      4.03%  422.03 sec  422.08 sec  0.05 sec  0.05 sec 
[01/21 02:13:16    433s] (I)       | | +-Import place data                  4.02%  422.03 sec  422.08 sec  0.05 sec  0.05 sec 
[01/21 02:13:16    433s] (I)       | | | +-Read instances and placement     1.11%  422.03 sec  422.05 sec  0.01 sec  0.02 sec 
[01/21 02:13:16    433s] (I)       | | | +-Read nets                        2.86%  422.05 sec  422.08 sec  0.04 sec  0.03 sec 
[01/21 02:13:16    433s] (I)       | +-Create route DB                     26.94%  422.08 sec  422.42 sec  0.34 sec  0.34 sec 
[01/21 02:13:16    433s] (I)       | | +-Import route data (1T)            26.89%  422.09 sec  422.42 sec  0.34 sec  0.34 sec 
[01/21 02:13:16    433s] (I)       | | | +-Read blockages ( Layer 1-11 )   18.47%  422.09 sec  422.32 sec  0.23 sec  0.23 sec 
[01/21 02:13:16    433s] (I)       | | | | +-Read routing blockages         0.00%  422.09 sec  422.09 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | | | +-Read instance blockages       18.19%  422.09 sec  422.32 sec  0.23 sec  0.23 sec 
[01/21 02:13:16    433s] (I)       | | | | +-Read PG blockages              0.09%  422.32 sec  422.32 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | | | +-Read clock blockages           0.01%  422.32 sec  422.32 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | | | +-Read other blockages           0.01%  422.32 sec  422.32 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | | | +-Read halo blockages            0.01%  422.32 sec  422.32 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | | | +-Read boundary cut boxes        0.00%  422.32 sec  422.32 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | | +-Read blackboxes                  0.00%  422.32 sec  422.32 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | | +-Read prerouted                   0.61%  422.32 sec  422.33 sec  0.01 sec  0.01 sec 
[01/21 02:13:16    433s] (I)       | | | +-Read unlegalized nets            0.18%  422.33 sec  422.33 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | | +-Read nets                        0.34%  422.33 sec  422.34 sec  0.00 sec  0.01 sec 
[01/21 02:13:16    433s] (I)       | | | +-Set up via pillars               0.00%  422.34 sec  422.34 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | | +-Initialize 3D grid graph         0.02%  422.34 sec  422.34 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | | +-Model blockage capacity          6.19%  422.34 sec  422.42 sec  0.08 sec  0.08 sec 
[01/21 02:13:16    433s] (I)       | | | | +-Initialize 3D capacity         5.86%  422.34 sec  422.42 sec  0.07 sec  0.08 sec 
[01/21 02:13:16    433s] (I)       | +-Read aux data                        0.00%  422.42 sec  422.42 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | +-Others data preparation              0.10%  422.42 sec  422.43 sec  0.00 sec  0.01 sec 
[01/21 02:13:16    433s] (I)       | +-Create route kernel                  0.58%  422.43 sec  422.43 sec  0.01 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       +-Global Routing                        22.42%  422.44 sec  422.72 sec  0.28 sec  0.29 sec 
[01/21 02:13:16    433s] (I)       | +-Initialization                       0.29%  422.44 sec  422.44 sec  0.00 sec  0.01 sec 
[01/21 02:13:16    433s] (I)       | +-Net group 1                         20.82%  422.44 sec  422.70 sec  0.26 sec  0.26 sec 
[01/21 02:13:16    433s] (I)       | | +-Generate topology                  1.83%  422.44 sec  422.46 sec  0.02 sec  0.02 sec 
[01/21 02:13:16    433s] (I)       | | +-Phase 1a                           4.49%  422.47 sec  422.52 sec  0.06 sec  0.06 sec 
[01/21 02:13:16    433s] (I)       | | | +-Pattern routing (1T)             3.87%  422.47 sec  422.52 sec  0.05 sec  0.04 sec 
[01/21 02:13:16    433s] (I)       | | | +-Add via demand to 2D             0.55%  422.52 sec  422.52 sec  0.01 sec  0.02 sec 
[01/21 02:13:16    433s] (I)       | | +-Phase 1b                           0.02%  422.53 sec  422.53 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | +-Phase 1c                           0.00%  422.53 sec  422.53 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | +-Phase 1d                           0.00%  422.53 sec  422.53 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | +-Phase 1e                           0.03%  422.53 sec  422.53 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | | +-Route legalization               0.00%  422.53 sec  422.53 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | | +-Phase 1l                          13.93%  422.53 sec  422.70 sec  0.18 sec  0.17 sec 
[01/21 02:13:16    433s] (I)       | | | +-Layer assignment (1T)           13.65%  422.53 sec  422.70 sec  0.17 sec  0.17 sec 
[01/21 02:13:16    433s] (I)       | +-Clean cong LA                        0.00%  422.70 sec  422.70 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       +-Export 3D cong map                     0.72%  422.72 sec  422.73 sec  0.01 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | +-Export 2D cong map                   0.06%  422.73 sec  422.73 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       +-Extract Global 3D Wires                0.69%  422.75 sec  422.76 sec  0.01 sec  0.01 sec 
[01/21 02:13:16    433s] (I)       +-Track Assignment (1T)                 18.50%  422.76 sec  422.99 sec  0.23 sec  0.23 sec 
[01/21 02:13:16    433s] (I)       | +-Initialization                       0.06%  422.76 sec  422.76 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       | +-Track Assignment Kernel             18.02%  422.76 sec  422.99 sec  0.23 sec  0.22 sec 
[01/21 02:13:16    433s] (I)       | +-Free Memory                          0.00%  422.99 sec  422.99 sec  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)       +-Export                                22.32%  422.99 sec  423.28 sec  0.28 sec  0.28 sec 
[01/21 02:13:16    433s] (I)       | +-Export DB wires                      7.36%  422.99 sec  423.09 sec  0.09 sec  0.10 sec 
[01/21 02:13:16    433s] (I)       | | +-Export all nets                    5.66%  423.00 sec  423.07 sec  0.07 sec  0.08 sec 
[01/21 02:13:16    433s] (I)       | | +-Set wire vias                      1.18%  423.07 sec  423.09 sec  0.01 sec  0.01 sec 
[01/21 02:13:16    433s] (I)       | +-Report wirelength                    2.96%  423.09 sec  423.12 sec  0.04 sec  0.03 sec 
[01/21 02:13:16    433s] (I)       | +-Update net boxes                     3.08%  423.12 sec  423.16 sec  0.04 sec  0.04 sec 
[01/21 02:13:16    433s] (I)       | +-Update timing                        8.83%  423.16 sec  423.27 sec  0.11 sec  0.11 sec 
[01/21 02:13:16    433s] (I)       +-Postprocess design                     0.53%  423.28 sec  423.28 sec  0.01 sec  0.01 sec 
[01/21 02:13:16    433s] (I)      ===================== Summary by functions =====================
[01/21 02:13:16    433s] (I)       Lv  Step                                 %      Real       CPU 
[01/21 02:13:16    433s] (I)      ----------------------------------------------------------------
[01/21 02:13:16    433s] (I)        0  Early Global Route kernel      100.00%  1.26 sec  1.27 sec 
[01/21 02:13:16    433s] (I)        1  Import and model                31.87%  0.40 sec  0.40 sec 
[01/21 02:13:16    433s] (I)        1  Global Routing                  22.42%  0.28 sec  0.29 sec 
[01/21 02:13:16    433s] (I)        1  Export                          22.32%  0.28 sec  0.28 sec 
[01/21 02:13:16    433s] (I)        1  Track Assignment (1T)           18.50%  0.23 sec  0.23 sec 
[01/21 02:13:16    433s] (I)        1  Export 3D cong map               0.72%  0.01 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        1  Extract Global 3D Wires          0.69%  0.01 sec  0.01 sec 
[01/21 02:13:16    433s] (I)        1  Postprocess design               0.53%  0.01 sec  0.01 sec 
[01/21 02:13:16    433s] (I)        2  Create route DB                 26.94%  0.34 sec  0.34 sec 
[01/21 02:13:16    433s] (I)        2  Net group 1                     20.82%  0.26 sec  0.26 sec 
[01/21 02:13:16    433s] (I)        2  Track Assignment Kernel         18.02%  0.23 sec  0.22 sec 
[01/21 02:13:16    433s] (I)        2  Update timing                    8.83%  0.11 sec  0.11 sec 
[01/21 02:13:16    433s] (I)        2  Export DB wires                  7.36%  0.09 sec  0.10 sec 
[01/21 02:13:16    433s] (I)        2  Create place DB                  4.03%  0.05 sec  0.05 sec 
[01/21 02:13:16    433s] (I)        2  Update net boxes                 3.08%  0.04 sec  0.04 sec 
[01/21 02:13:16    433s] (I)        2  Report wirelength                2.96%  0.04 sec  0.03 sec 
[01/21 02:13:16    433s] (I)        2  Create route kernel              0.58%  0.01 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        2  Initialization                   0.36%  0.00 sec  0.01 sec 
[01/21 02:13:16    433s] (I)        2  Others data preparation          0.10%  0.00 sec  0.01 sec 
[01/21 02:13:16    433s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        3  Import route data (1T)          26.89%  0.34 sec  0.34 sec 
[01/21 02:13:16    433s] (I)        3  Phase 1l                        13.93%  0.18 sec  0.17 sec 
[01/21 02:13:16    433s] (I)        3  Export all nets                  5.66%  0.07 sec  0.08 sec 
[01/21 02:13:16    433s] (I)        3  Phase 1a                         4.49%  0.06 sec  0.06 sec 
[01/21 02:13:16    433s] (I)        3  Import place data                4.02%  0.05 sec  0.05 sec 
[01/21 02:13:16    433s] (I)        3  Generate topology                1.83%  0.02 sec  0.02 sec 
[01/21 02:13:16    433s] (I)        3  Set wire vias                    1.18%  0.01 sec  0.01 sec 
[01/21 02:13:16    433s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        4  Read blockages ( Layer 1-11 )   18.47%  0.23 sec  0.23 sec 
[01/21 02:13:16    433s] (I)        4  Layer assignment (1T)           13.65%  0.17 sec  0.17 sec 
[01/21 02:13:16    433s] (I)        4  Model blockage capacity          6.19%  0.08 sec  0.08 sec 
[01/21 02:13:16    433s] (I)        4  Pattern routing (1T)             3.87%  0.05 sec  0.04 sec 
[01/21 02:13:16    433s] (I)        4  Read nets                        3.20%  0.04 sec  0.04 sec 
[01/21 02:13:16    433s] (I)        4  Read instances and placement     1.11%  0.01 sec  0.02 sec 
[01/21 02:13:16    433s] (I)        4  Read prerouted                   0.61%  0.01 sec  0.01 sec 
[01/21 02:13:16    433s] (I)        4  Add via demand to 2D             0.55%  0.01 sec  0.02 sec 
[01/21 02:13:16    433s] (I)        4  Read unlegalized nets            0.18%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        4  Initialize 3D grid graph         0.02%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        5  Read instance blockages         18.19%  0.23 sec  0.23 sec 
[01/21 02:13:16    433s] (I)        5  Initialize 3D capacity           5.86%  0.07 sec  0.08 sec 
[01/21 02:13:16    433s] (I)        5  Read PG blockages                0.09%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/21 02:13:16    433s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/21 02:13:28    435s] <CMD> reportCongestion -hotSpot
[01/21 02:13:28    435s] OPERPROF: Starting HotSpotCal at level 1, MEM:2113.3M, EPOCH TIME: 1705796008.445679
[01/21 02:13:28    435s] [hotspot] +------------+---------------+---------------+
[01/21 02:13:28    435s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 02:13:28    435s] [hotspot] +------------+---------------+---------------+
[01/21 02:13:28    435s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 02:13:28    435s] [hotspot] +------------+---------------+---------------+
[01/21 02:13:28    435s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:13:28    435s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 02:13:28    435s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2113.3M, EPOCH TIME: 1705796008.448606
[01/21 02:14:51    443s] <CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -name NDR_13
[01/21 02:15:02    444s] <CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -non_default_rule NDR_13 -name t_route -preferred_routing_layer_effort high
[01/21 02:15:07    445s] <CMD> set_ccopt_property -net_type trunk -route_type t_route
[01/21 02:15:13    446s] <CMD> set_ccopt_property target_skew 0.2
[01/21 02:15:18    446s] <CMD> set_ccopt_property target_max_trans 0.2
[01/21 02:15:22    447s] <CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -name l_route -preferred_routing_layer_effort high
[01/21 02:15:27    447s] <CMD> set_ccopt_property -net_type leaf -route_type l_route
[01/21 02:15:32    448s] <CMD> set_ccopt_property target_skew 0.2
[01/21 02:15:36    448s] <CMD> set_ccopt_property target_max_trans 0.2
[01/21 02:15:43    449s] <CMD> create_ccopt_clock_tree_spec -file step14_1.spec
[01/21 02:15:43    449s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[01/21 02:15:43    449s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/21 02:15:43    449s] Reset timing graph...
[01/21 02:15:43    449s] Ignoring AAE DB Resetting ...
[01/21 02:15:43    449s] Reset timing graph done.
[01/21 02:15:43    449s] Ignoring AAE DB Resetting ...
[01/21 02:15:44    450s] Analyzing clock structure...
[01/21 02:15:44    450s] Analyzing clock structure done.
[01/21 02:15:44    450s] Reset timing graph...
[01/21 02:15:44    450s] Ignoring AAE DB Resetting ...
[01/21 02:15:44    450s] Reset timing graph done.
[01/21 02:15:44    450s] Wrote: step14_1.spec
[01/21 02:15:49    450s] <CMD> ccopt_design
[01/21 02:15:49    450s] #% Begin ccopt_design (date=01/21 02:15:49, mem=1599.4M)
[01/21 02:15:49    450s] Turning off fast DC mode.
[01/21 02:15:49    450s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:07:30.9/0:17:08.6 (0.4), mem = 2107.3M
[01/21 02:15:49    450s] Runtime...
[01/21 02:15:49    450s] **INFO: User's settings:
[01/21 02:15:49    450s] setNanoRouteMode -droutePostRouteSpreadWire         1
[01/21 02:15:49    450s] setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
[01/21 02:15:49    450s] setNanoRouteMode -extractThirdPartyCompatible       false
[01/21 02:15:49    450s] setNanoRouteMode -grouteExpTdStdDelay               41.7
[01/21 02:15:49    450s] setNanoRouteMode -timingEngine                      {}
[01/21 02:15:49    450s] setDesignMode -process                              45
[01/21 02:15:49    450s] setExtractRCMode -coupling_c_th                     0.1
[01/21 02:15:49    450s] setExtractRCMode -engine                            preRoute
[01/21 02:15:49    450s] setExtractRCMode -relative_c_th                     1
[01/21 02:15:49    450s] setExtractRCMode -total_c_th                        0
[01/21 02:15:49    450s] setDelayCalMode -enable_high_fanout                 true
[01/21 02:15:49    450s] setDelayCalMode -engine                             aae
[01/21 02:15:49    450s] setDelayCalMode -ignoreNetLoad                      false
[01/21 02:15:49    450s] setDelayCalMode -socv_accuracy_mode                 low
[01/21 02:15:49    450s] setOptMode -activeHoldViews                         { default_emulate_view }
[01/21 02:15:49    450s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/21 02:15:49    450s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/21 02:15:49    450s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/21 02:15:49    450s] setOptMode -drcMargin                               0
[01/21 02:15:49    450s] setOptMode -fixDrc                                  true
[01/21 02:15:49    450s] setOptMode -optimizeFF                              true
[01/21 02:15:49    450s] setOptMode -preserveAllSequential                   true
[01/21 02:15:49    450s] setOptMode -setupTargetSlack                        0
[01/21 02:15:49    450s] setPlaceMode -place_detail_check_route              false
[01/21 02:15:49    450s] setPlaceMode -place_detail_preserve_routing         true
[01/21 02:15:49    450s] setPlaceMode -place_detail_remove_affected_routing  false
[01/21 02:15:49    450s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/21 02:15:49    450s] setPlaceMode -place_global_clock_gate_aware         true
[01/21 02:15:49    450s] setPlaceMode -place_global_cong_effort              high
[01/21 02:15:49    450s] setPlaceMode -place_global_ignore_scan              true
[01/21 02:15:49    450s] setPlaceMode -place_global_ignore_spare             false
[01/21 02:15:49    450s] setPlaceMode -place_global_module_aware_spare       false
[01/21 02:15:49    450s] setPlaceMode -place_global_place_io_pins            true
[01/21 02:15:49    450s] setPlaceMode -place_global_reorder_scan             true
[01/21 02:15:49    450s] setPlaceMode -powerDriven                           false
[01/21 02:15:49    450s] setPlaceMode -timingDriven                          true
[01/21 02:15:49    450s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/21 02:15:49    450s] setRouteMode -earlyGlobalMaxRouteLayer              11
[01/21 02:15:49    450s] setRouteMode -earlyGlobalMinRouteLayer              1
[01/21 02:15:49    450s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/21 02:15:49    450s] 
[01/21 02:15:49    450s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[01/21 02:15:49    450s] (ccopt_design): create_ccopt_clock_tree_spec
[01/21 02:15:49    450s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[01/21 02:15:49    450s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/21 02:15:49    450s] Reset timing graph...
[01/21 02:15:49    450s] Ignoring AAE DB Resetting ...
[01/21 02:15:49    450s] Reset timing graph done.
[01/21 02:15:49    450s] Ignoring AAE DB Resetting ...
[01/21 02:15:49    451s] Analyzing clock structure...
[01/21 02:15:49    451s] Analyzing clock structure done.
[01/21 02:15:50    451s] Reset timing graph...
[01/21 02:15:50    451s] Ignoring AAE DB Resetting ...
[01/21 02:15:50    451s] Reset timing graph done.
[01/21 02:15:50    451s] Extracting original clock gating for clk...
[01/21 02:15:50    452s]   clock_tree clk contains 1961 sinks and 0 clock gates.
[01/21 02:15:50    452s] Extracting original clock gating for clk done.
[01/21 02:15:50    452s] The skew group clk/default_emulate_constraint_mode was created. It contains 1961 sinks and 1 sources.
[01/21 02:15:50    452s] Checking clock tree convergence...
[01/21 02:15:50    452s] Checking clock tree convergence done.
[01/21 02:15:50    452s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/21 02:15:50    452s] Set place::cacheFPlanSiteMark to 1
[01/21 02:15:50    452s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/21 02:15:50    452s] Using CCOpt effort standard.
[01/21 02:15:50    452s] CCOpt::Phase::Initialization...
[01/21 02:15:50    452s] Check Prerequisites...
[01/21 02:15:50    452s] Leaving CCOpt scope - CheckPlace...
[01/21 02:15:50    452s] OPERPROF: Starting checkPlace at level 1, MEM:2111.3M, EPOCH TIME: 1705796150.238571
[01/21 02:15:50    452s] Processing tracks to init pin-track alignment.
[01/21 02:15:50    452s] z: 2, totalTracks: 1
[01/21 02:15:50    452s] z: 4, totalTracks: 1
[01/21 02:15:50    452s] z: 6, totalTracks: 1
[01/21 02:15:50    452s] z: 8, totalTracks: 1
[01/21 02:15:50    452s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:15:50    452s] All LLGs are deleted
[01/21 02:15:50    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:50    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:50    452s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2111.3M, EPOCH TIME: 1705796150.249307
[01/21 02:15:50    452s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2111.3M, EPOCH TIME: 1705796150.249680
[01/21 02:15:50    452s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2111.3M, EPOCH TIME: 1705796150.250124
[01/21 02:15:50    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:50    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:50    452s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2111.3M, EPOCH TIME: 1705796150.252472
[01/21 02:15:50    452s] Max number of tech site patterns supported in site array is 256.
[01/21 02:15:50    452s] Core basic site is CoreSite
[01/21 02:15:50    452s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2111.3M, EPOCH TIME: 1705796150.253035
[01/21 02:15:50    452s] After signature check, allow fast init is false, keep pre-filter is true.
[01/21 02:15:50    452s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/21 02:15:50    452s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:2111.3M, EPOCH TIME: 1705796150.255536
[01/21 02:15:50    452s] SiteArray: non-trimmed site array dimensions = 124 x 1069
[01/21 02:15:50    452s] SiteArray: use 794,624 bytes
[01/21 02:15:50    452s] SiteArray: current memory after site array memory allocation 2111.3M
[01/21 02:15:50    452s] SiteArray: FP blocked sites are writable
[01/21 02:15:50    452s] SiteArray: number of non floorplan blocked sites for llg default is 132556
[01/21 02:15:50    452s] Atter site array init, number of instance map data is 0.
[01/21 02:15:50    452s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2111.3M, EPOCH TIME: 1705796150.261177
[01/21 02:15:50    452s] 
[01/21 02:15:50    452s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:15:50    452s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2111.3M, EPOCH TIME: 1705796150.262228
[01/21 02:15:50    452s] Begin checking placement ... (start mem=2111.3M, init mem=2111.3M)
[01/21 02:15:50    452s] Begin checking exclusive groups violation ...
[01/21 02:15:50    452s] There are 0 groups to check, max #box is 0, total #box is 0
[01/21 02:15:50    452s] Finished checking exclusive groups violations. Found 0 Vio.
[01/21 02:15:50    452s] 
[01/21 02:15:50    452s] Running CheckPlace using 1 thread in normal mode...
[01/21 02:15:50    452s] 
[01/21 02:15:50    452s] ...checkPlace normal is done!
[01/21 02:15:50    452s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2111.3M, EPOCH TIME: 1705796150.412435
[01/21 02:15:50    452s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.012, MEM:2111.3M, EPOCH TIME: 1705796150.424068
[01/21 02:15:50    452s] *info: Placed = 10023         
[01/21 02:15:50    452s] *info: Unplaced = 0           
[01/21 02:15:50    452s] Placement Density:71.12%(32241/45334)
[01/21 02:15:50    452s] Placement Density (including fixed std cells):71.12%(32241/45334)
[01/21 02:15:50    452s] All LLGs are deleted
[01/21 02:15:50    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10023).
[01/21 02:15:50    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:50    452s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2111.3M, EPOCH TIME: 1705796150.430616
[01/21 02:15:50    452s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2111.3M, EPOCH TIME: 1705796150.430957
[01/21 02:15:50    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:50    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:50    452s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2111.3M)
[01/21 02:15:50    452s] OPERPROF: Finished checkPlace at level 1, CPU:0.190, REAL:0.194, MEM:2111.3M, EPOCH TIME: 1705796150.432633
[01/21 02:15:50    452s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:15:50    452s] Innovus will update I/O latencies
[01/21 02:15:50    452s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[01/21 02:15:50    452s] 
[01/21 02:15:50    452s] 
[01/21 02:15:50    452s] 
[01/21 02:15:50    452s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:15:50    452s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:15:50    452s] Info: 1 threads available for lower-level modules during optimization.
[01/21 02:15:50    452s] Processing average sequential pin duty cycle 
[01/21 02:15:50    452s] Executing ccopt post-processing.
[01/21 02:15:50    452s] Synthesizing clock trees with CCOpt...
[01/21 02:15:50    452s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:32.3/0:17:10.0 (0.4), mem = 2147.9M
[01/21 02:15:50    452s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/21 02:15:50    452s] CCOpt::Phase::PreparingToBalance...
[01/21 02:15:50    452s] Leaving CCOpt scope - Initializing power interface...
[01/21 02:15:50    452s] Processing average sequential pin duty cycle 
[01/21 02:15:50    452s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:15:50    452s] 
[01/21 02:15:50    452s] Positive (advancing) pin insertion delays
[01/21 02:15:50    452s] =========================================
[01/21 02:15:50    452s] 
[01/21 02:15:50    452s] Found 0 advancing pin insertion delay (0.000% of 1961 clock tree sinks)
[01/21 02:15:50    452s] 
[01/21 02:15:50    452s] Negative (delaying) pin insertion delays
[01/21 02:15:50    452s] ========================================
[01/21 02:15:50    452s] 
[01/21 02:15:50    452s] Found 0 delaying pin insertion delay (0.000% of 1961 clock tree sinks)
[01/21 02:15:50    452s] Notify start of optimization...
[01/21 02:15:50    452s] Notify start of optimization done.
[01/21 02:15:50    452s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[01/21 02:15:50    452s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2147.9M, EPOCH TIME: 1705796150.523692
[01/21 02:15:50    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:50    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:50    452s] All LLGs are deleted
[01/21 02:15:50    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:50    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:50    452s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2147.9M, EPOCH TIME: 1705796150.523867
[01/21 02:15:50    452s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2147.9M, EPOCH TIME: 1705796150.523964
[01/21 02:15:50    452s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2143.9M, EPOCH TIME: 1705796150.525606
[01/21 02:15:50    452s] ### Creating LA Mngr. totSessionCpu=0:07:32 mem=2143.9M
[01/21 02:15:50    452s] 
[01/21 02:15:50    452s] Trim Metal Layers:
[01/21 02:15:50    452s] LayerId::1 widthSet size::2
[01/21 02:15:50    452s] LayerId::2 widthSet size::2
[01/21 02:15:50    452s] LayerId::3 widthSet size::2
[01/21 02:15:50    452s] LayerId::4 widthSet size::2
[01/21 02:15:50    452s] LayerId::5 widthSet size::2
[01/21 02:15:50    452s] LayerId::6 widthSet size::2
[01/21 02:15:50    452s] LayerId::7 widthSet size::2
[01/21 02:15:50    452s] LayerId::8 widthSet size::2
[01/21 02:15:50    452s] LayerId::9 widthSet size::2
[01/21 02:15:50    452s] LayerId::10 widthSet size::2
[01/21 02:15:50    452s] LayerId::11 widthSet size::2
[01/21 02:15:50    452s] Updating RC grid for preRoute extraction ...
[01/21 02:15:50    452s] eee: pegSigSF::1.070000
[01/21 02:15:50    452s] Initializing multi-corner resistance tables ...
[01/21 02:15:50    452s] eee: l::1 avDens::0.090397 usedTrk::1708.508484 availTrk::18900.000000 sigTrk::1708.508484
[01/21 02:15:50    452s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:15:50    452s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:15:50    452s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:15:50    452s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:15:50    452s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:15:50    452s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:15:50    452s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:15:50    452s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:15:50    452s] eee: l::10 avDens::0.073156 usedTrk::105.081578 availTrk::1436.400000 sigTrk::105.081578
[01/21 02:15:50    452s] eee: l::11 avDens::0.047256 usedTrk::149.705497 availTrk::3168.000000 sigTrk::149.705497
[01/21 02:15:50    452s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:15:50    452s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.823800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:15:50    452s] ### Creating LA Mngr, finished. totSessionCpu=0:07:32 mem=2141.9M
[01/21 02:15:50    452s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2141.95 MB )
[01/21 02:15:50    452s] (I)      ==================== Layers =====================
[01/21 02:15:50    452s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:50    452s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:15:50    452s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:50    452s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:15:50    452s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:15:50    452s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:15:50    452s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:15:50    452s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:15:50    452s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:15:50    452s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:15:50    452s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:15:50    452s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:15:50    452s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:15:50    452s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:15:50    452s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:15:50    452s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:15:50    452s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:15:50    452s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:15:50    452s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:15:50    452s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:15:50    452s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:15:50    452s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:15:50    452s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:15:50    452s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:15:50    452s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:15:50    452s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:50    452s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:15:50    452s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:15:50    452s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:15:50    452s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:15:50    452s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:15:50    452s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:15:50    452s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:15:50    452s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:15:50    452s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:15:50    452s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:15:50    452s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:15:50    452s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:15:50    452s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:15:50    452s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:15:50    452s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:50    452s] (I)      Started Import and model ( Curr Mem: 2141.95 MB )
[01/21 02:15:50    452s] (I)      Default pattern map key = picorv32_default.
[01/21 02:15:50    452s] (I)      == Non-default Options ==
[01/21 02:15:50    452s] (I)      Maximum routing layer                              : 11
[01/21 02:15:50    452s] (I)      Minimum routing layer                              : 1
[01/21 02:15:50    452s] (I)      Number of threads                                  : 1
[01/21 02:15:50    452s] (I)      Method to set GCell size                           : row
[01/21 02:15:50    452s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:15:50    452s] (I)      Use row-based GCell size
[01/21 02:15:50    452s] (I)      Use row-based GCell align
[01/21 02:15:50    452s] (I)      layer 0 area = 80000
[01/21 02:15:50    452s] (I)      layer 1 area = 80000
[01/21 02:15:50    452s] (I)      layer 2 area = 80000
[01/21 02:15:50    452s] (I)      layer 3 area = 80000
[01/21 02:15:50    452s] (I)      layer 4 area = 80000
[01/21 02:15:50    452s] (I)      layer 5 area = 80000
[01/21 02:15:50    452s] (I)      layer 6 area = 80000
[01/21 02:15:50    452s] (I)      layer 7 area = 80000
[01/21 02:15:50    452s] (I)      layer 8 area = 80000
[01/21 02:15:50    452s] (I)      layer 9 area = 400000
[01/21 02:15:50    452s] (I)      layer 10 area = 400000
[01/21 02:15:50    452s] (I)      GCell unit size   : 3420
[01/21 02:15:50    452s] (I)      GCell multiplier  : 1
[01/21 02:15:50    452s] (I)      GCell row height  : 3420
[01/21 02:15:50    452s] (I)      Actual row height : 3420
[01/21 02:15:50    452s] (I)      GCell align ref   : 30000 30020
[01/21 02:15:50    452s] [NR-eGR] Track table information for default rule: 
[01/21 02:15:50    452s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:15:50    452s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:15:50    452s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:15:50    452s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:15:50    452s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:15:50    452s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:15:50    452s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:15:50    452s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:15:50    452s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:15:50    452s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:15:50    452s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:15:50    452s] (I)      ==================== Default via =====================
[01/21 02:15:50    452s] (I)      +----+------------------+----------------------------+
[01/21 02:15:50    452s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:15:50    452s] (I)      +----+------------------+----------------------------+
[01/21 02:15:50    452s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:15:50    452s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:15:50    452s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:15:50    452s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:15:50    452s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:15:50    452s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:15:50    452s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:15:50    452s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:15:50    452s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:15:50    452s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:15:50    452s] (I)      +----+------------------+----------------------------+
[01/21 02:15:50    452s] [NR-eGR] Read 4929 PG shapes
[01/21 02:15:50    452s] [NR-eGR] Read 0 clock shapes
[01/21 02:15:50    452s] [NR-eGR] Read 0 other shapes
[01/21 02:15:50    452s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:15:50    452s] [NR-eGR] #Instance Blockages : 399634
[01/21 02:15:50    452s] [NR-eGR] #PG Blockages       : 4929
[01/21 02:15:50    452s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:15:50    452s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:15:50    452s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:15:50    452s] [NR-eGR] #Other Blockages    : 0
[01/21 02:15:50    452s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:15:50    452s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:15:50    452s] [NR-eGR] Read 10886 nets ( ignored 0 )
[01/21 02:15:50    452s] (I)      early_global_route_priority property id does not exist.
[01/21 02:15:50    452s] (I)      Read Num Blocks=404563  Num Prerouted Wires=0  Num CS=0
[01/21 02:15:50    452s] (I)      Layer 0 (H) : #blockages 400259 : #preroutes 0
[01/21 02:15:50    452s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 0
[01/21 02:15:51    452s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 0
[01/21 02:15:51    452s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 0
[01/21 02:15:51    452s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 0
[01/21 02:15:51    452s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 0
[01/21 02:15:51    452s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:15:51    452s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:15:51    452s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:15:51    452s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:15:51    452s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:15:51    452s] (I)      Number of ignored nets                =      0
[01/21 02:15:51    452s] (I)      Number of connected nets              =      0
[01/21 02:15:51    452s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:15:51    452s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/21 02:15:51    452s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:15:51    452s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:15:51    452s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:15:51    452s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:15:51    452s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:15:51    452s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:15:51    452s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:15:51    452s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/21 02:15:51    452s] (I)      Ndr track 0 does not exist
[01/21 02:15:51    452s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:15:51    452s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:15:51    452s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:15:51    452s] (I)      Site width          :   400  (dbu)
[01/21 02:15:51    452s] (I)      Row height          :  3420  (dbu)
[01/21 02:15:51    452s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:15:51    452s] (I)      GCell width         :  3420  (dbu)
[01/21 02:15:51    452s] (I)      GCell height        :  3420  (dbu)
[01/21 02:15:51    452s] (I)      Grid                :   142   141    11
[01/21 02:15:51    452s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:15:51    452s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:15:51    452s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:15:51    452s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:15:51    452s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:15:51    452s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:15:51    452s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/21 02:15:51    452s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:15:51    452s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:15:51    452s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:15:51    452s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:15:51    452s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:15:51    452s] (I)      --------------------------------------------------------
[01/21 02:15:51    452s] 
[01/21 02:15:51    452s] [NR-eGR] ============ Routing rule table ============
[01/21 02:15:51    452s] [NR-eGR] Rule id: 0  Nets: 10886
[01/21 02:15:51    452s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:15:51    452s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/21 02:15:51    452s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:15:51    452s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/21 02:15:51    452s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/21 02:15:51    452s] [NR-eGR] ========================================
[01/21 02:15:51    452s] [NR-eGR] 
[01/21 02:15:51    452s] (I)      =============== Blocked Tracks ===============
[01/21 02:15:51    452s] (I)      +-------+---------+----------+---------------+
[01/21 02:15:51    452s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:15:51    452s] (I)      +-------+---------+----------+---------------+
[01/21 02:15:51    452s] (I)      |     1 |  180908 |   134083 |        74.12% |
[01/21 02:15:51    452s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:15:51    452s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:15:51    452s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:15:51    452s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:15:51    452s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:15:51    452s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:15:51    452s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:15:51    452s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:15:51    452s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:15:51    452s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:15:51    452s] (I)      +-------+---------+----------+---------------+
[01/21 02:15:51    452s] (I)      Finished Import and model ( CPU: 0.40 sec, Real: 0.43 sec, Curr Mem: 2163.57 MB )
[01/21 02:15:51    452s] (I)      Reset routing kernel
[01/21 02:15:51    452s] (I)      Started Global Routing ( Curr Mem: 2163.57 MB )
[01/21 02:15:51    452s] (I)      totalPins=39427  totalGlobalPin=38185 (96.85%)
[01/21 02:15:51    452s] (I)      total 2D Cap : 1567444 = (825597 H, 741847 V)
[01/21 02:15:51    452s] [NR-eGR] Layer group 1: route 10886 net(s) in layer range [1, 11]
[01/21 02:15:51    452s] (I)      
[01/21 02:15:51    452s] (I)      ============  Phase 1a Route ============
[01/21 02:15:51    452s] (I)      Usage: 111147 = (53245 H, 57902 V) = (6.45% H, 7.81% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:15:51    452s] (I)      
[01/21 02:15:51    452s] (I)      ============  Phase 1b Route ============
[01/21 02:15:51    452s] (I)      Usage: 111147 = (53245 H, 57902 V) = (6.45% H, 7.81% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:15:51    452s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.900614e+05um
[01/21 02:15:51    452s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:15:51    452s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:15:51    452s] (I)      
[01/21 02:15:51    452s] (I)      ============  Phase 1c Route ============
[01/21 02:15:51    452s] (I)      Usage: 111147 = (53245 H, 57902 V) = (6.45% H, 7.81% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:15:51    452s] (I)      
[01/21 02:15:51    452s] (I)      ============  Phase 1d Route ============
[01/21 02:15:51    452s] (I)      Usage: 111147 = (53245 H, 57902 V) = (6.45% H, 7.81% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:15:51    452s] (I)      
[01/21 02:15:51    452s] (I)      ============  Phase 1e Route ============
[01/21 02:15:51    452s] (I)      Usage: 111147 = (53245 H, 57902 V) = (6.45% H, 7.81% V) = (9.105e+04um H, 9.901e+04um V)
[01/21 02:15:51    452s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.900614e+05um
[01/21 02:15:51    452s] (I)      
[01/21 02:15:51    452s] (I)      ============  Phase 1l Route ============
[01/21 02:15:51    453s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:15:51    453s] (I)      Layer  1:      46904       137        40      122643       56286    (68.54%) 
[01/21 02:15:51    453s] (I)      Layer  2:     168365     48499         3           0      169974    ( 0.00%) 
[01/21 02:15:51    453s] (I)      Layer  3:     178441     41871         0           0      178929    ( 0.00%) 
[01/21 02:15:51    453s] (I)      Layer  4:     168365     16896         0           0      169974    ( 0.00%) 
[01/21 02:15:51    453s] (I)      Layer  5:     178441      6391         0           0      178929    ( 0.00%) 
[01/21 02:15:51    453s] (I)      Layer  6:     168365      1515         0           0      169974    ( 0.00%) 
[01/21 02:15:51    453s] (I)      Layer  7:     178441       260         0           0      178929    ( 0.00%) 
[01/21 02:15:51    453s] (I)      Layer  8:     168365       224         0           0      169974    ( 0.00%) 
[01/21 02:15:51    453s] (I)      Layer  9:     177485        68         0           0      178929    ( 0.00%) 
[01/21 02:15:51    453s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:15:51    453s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:15:51    453s] (I)      Total:       1556798    115866        43      135148     1578952    ( 7.88%) 
[01/21 02:15:51    453s] (I)      
[01/21 02:15:51    453s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:15:51    453s] [NR-eGR]                        OverCon           OverCon            
[01/21 02:15:51    453s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/21 02:15:51    453s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/21 02:15:51    453s] [NR-eGR] ---------------------------------------------------------------
[01/21 02:15:51    453s] [NR-eGR]  Metal1 ( 1)        35( 0.56%)         1( 0.02%)   ( 0.58%) 
[01/21 02:15:51    453s] [NR-eGR]  Metal2 ( 2)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/21 02:15:51    453s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:51    453s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:51    453s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:51    453s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:51    453s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:51    453s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:51    453s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:51    453s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:51    453s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:51    453s] [NR-eGR] ---------------------------------------------------------------
[01/21 02:15:51    453s] [NR-eGR]        Total        38( 0.02%)         1( 0.00%)   ( 0.02%) 
[01/21 02:15:51    453s] [NR-eGR] 
[01/21 02:15:51    453s] (I)      Finished Global Routing ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 2163.57 MB )
[01/21 02:15:51    453s] (I)      total 2D Cap : 1568853 = (826246 H, 742607 V)
[01/21 02:15:51    453s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:15:51    453s] (I)      ============= Track Assignment ============
[01/21 02:15:51    453s] (I)      Started Track Assignment (1T) ( Curr Mem: 2163.57 MB )
[01/21 02:15:51    453s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 02:15:51    453s] (I)      Run Multi-thread track assignment
[01/21 02:15:51    453s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2163.57 MB )
[01/21 02:15:51    453s] (I)      Started Export ( Curr Mem: 2163.57 MB )
[01/21 02:15:51    453s] [NR-eGR]                  Length (um)   Vias 
[01/21 02:15:51    453s] [NR-eGR] ------------------------------------
[01/21 02:15:51    453s] [NR-eGR]  Metal1   (1H)         15730  40971 
[01/21 02:15:51    453s] [NR-eGR]  Metal2   (2V)         71126  26470 
[01/21 02:15:51    453s] [NR-eGR]  Metal3   (3H)         69055   4316 
[01/21 02:15:51    453s] [NR-eGR]  Metal4   (4V)         28516   1251 
[01/21 02:15:51    453s] [NR-eGR]  Metal5   (5H)         10979    184 
[01/21 02:15:51    453s] [NR-eGR]  Metal6   (6V)          2585     60 
[01/21 02:15:51    453s] [NR-eGR]  Metal7   (7H)           465     40 
[01/21 02:15:51    453s] [NR-eGR]  Metal8   (8V)           386     23 
[01/21 02:15:51    453s] [NR-eGR]  Metal9   (9H)           102     11 
[01/21 02:15:51    453s] [NR-eGR]  Metal10  (10V)            2      6 
[01/21 02:15:51    453s] [NR-eGR]  Metal11  (11H)           11      0 
[01/21 02:15:51    453s] [NR-eGR] ------------------------------------
[01/21 02:15:51    453s] [NR-eGR]           Total       198956  73332 
[01/21 02:15:51    453s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:15:51    453s] [NR-eGR] Total half perimeter of net bounding box: 165135um
[01/21 02:15:51    453s] [NR-eGR] Total length: 198956um, number of vias: 73332
[01/21 02:15:51    453s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:15:51    453s] [NR-eGR] Total eGR-routed clock nets wire length: 6706um, number of vias: 3966
[01/21 02:15:51    453s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:15:51    453s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2163.57 MB )
[01/21 02:15:51    453s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.14 sec, Real: 1.16 sec, Curr Mem: 2148.57 MB )
[01/21 02:15:51    453s] (I)      ===================================== Runtime Summary ======================================
[01/21 02:15:51    453s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/21 02:15:51    453s] (I)      --------------------------------------------------------------------------------------------
[01/21 02:15:51    453s] (I)       Early Global Route kernel              100.00%  577.20 sec  578.37 sec  1.16 sec  1.14 sec 
[01/21 02:15:51    453s] (I)       +-Import and model                      36.85%  577.21 sec  577.64 sec  0.43 sec  0.40 sec 
[01/21 02:15:51    453s] (I)       | +-Create place DB                      5.41%  577.21 sec  577.27 sec  0.06 sec  0.05 sec 
[01/21 02:15:51    453s] (I)       | | +-Import place data                  5.39%  577.21 sec  577.27 sec  0.06 sec  0.05 sec 
[01/21 02:15:51    453s] (I)       | | | +-Read instances and placement     1.38%  577.21 sec  577.23 sec  0.02 sec  0.02 sec 
[01/21 02:15:51    453s] (I)       | | | +-Read nets                        3.97%  577.23 sec  577.27 sec  0.05 sec  0.03 sec 
[01/21 02:15:51    453s] (I)       | +-Create route DB                     30.10%  577.27 sec  577.62 sec  0.35 sec  0.34 sec 
[01/21 02:15:51    453s] (I)       | | +-Import route data (1T)            30.05%  577.28 sec  577.62 sec  0.35 sec  0.34 sec 
[01/21 02:15:51    453s] (I)       | | | +-Read blockages ( Layer 1-11 )   20.13%  577.29 sec  577.52 sec  0.23 sec  0.22 sec 
[01/21 02:15:51    453s] (I)       | | | | +-Read routing blockages         0.00%  577.29 sec  577.29 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | | | +-Read instance blockages       19.80%  577.29 sec  577.52 sec  0.23 sec  0.22 sec 
[01/21 02:15:51    453s] (I)       | | | | +-Read PG blockages              0.12%  577.52 sec  577.52 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | | | +-Read clock blockages           0.01%  577.52 sec  577.52 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | | | +-Read other blockages           0.01%  577.52 sec  577.52 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | | | +-Read halo blockages            0.02%  577.52 sec  577.52 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | | | +-Read boundary cut boxes        0.00%  577.52 sec  577.52 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | | +-Read blackboxes                  0.00%  577.52 sec  577.52 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | | +-Read prerouted                   0.12%  577.52 sec  577.52 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | | +-Read unlegalized nets            0.25%  577.52 sec  577.53 sec  0.00 sec  0.01 sec 
[01/21 02:15:51    453s] (I)       | | | +-Read nets                        0.58%  577.53 sec  577.53 sec  0.01 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | | +-Set up via pillars               0.01%  577.54 sec  577.54 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | | +-Initialize 3D grid graph         0.05%  577.54 sec  577.54 sec  0.00 sec  0.01 sec 
[01/21 02:15:51    453s] (I)       | | | +-Model blockage capacity          7.34%  577.54 sec  577.62 sec  0.09 sec  0.07 sec 
[01/21 02:15:51    453s] (I)       | | | | +-Initialize 3D capacity         7.12%  577.54 sec  577.62 sec  0.08 sec  0.07 sec 
[01/21 02:15:51    453s] (I)       | +-Read aux data                        0.00%  577.62 sec  577.62 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | +-Others data preparation              0.11%  577.63 sec  577.63 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | +-Create route kernel                  0.66%  577.63 sec  577.63 sec  0.01 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       +-Global Routing                        24.89%  577.64 sec  577.93 sec  0.29 sec  0.28 sec 
[01/21 02:15:51    453s] (I)       | +-Initialization                       0.31%  577.64 sec  577.64 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | +-Net group 1                         23.14%  577.64 sec  577.91 sec  0.27 sec  0.27 sec 
[01/21 02:15:51    453s] (I)       | | +-Generate topology                  2.03%  577.64 sec  577.67 sec  0.02 sec  0.02 sec 
[01/21 02:15:51    453s] (I)       | | +-Phase 1a                           4.72%  577.67 sec  577.73 sec  0.05 sec  0.05 sec 
[01/21 02:15:51    453s] (I)       | | | +-Pattern routing (1T)             4.16%  577.67 sec  577.72 sec  0.05 sec  0.05 sec 
[01/21 02:15:51    453s] (I)       | | | +-Add via demand to 2D             0.48%  577.72 sec  577.73 sec  0.01 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | +-Phase 1b                           0.02%  577.73 sec  577.73 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | +-Phase 1c                           0.00%  577.73 sec  577.73 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | +-Phase 1d                           0.00%  577.73 sec  577.73 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | +-Phase 1e                           0.04%  577.73 sec  577.73 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | | +-Route legalization               0.00%  577.73 sec  577.73 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | | +-Phase 1l                          15.76%  577.73 sec  577.91 sec  0.18 sec  0.18 sec 
[01/21 02:15:51    453s] (I)       | | | +-Layer assignment (1T)           15.43%  577.73 sec  577.91 sec  0.18 sec  0.17 sec 
[01/21 02:15:51    453s] (I)       | +-Clean cong LA                        0.00%  577.91 sec  577.91 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       +-Export 3D cong map                     0.78%  577.93 sec  577.94 sec  0.01 sec  0.01 sec 
[01/21 02:15:51    453s] (I)       | +-Export 2D cong map                   0.07%  577.94 sec  577.94 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       +-Extract Global 3D Wires                0.39%  577.94 sec  577.94 sec  0.00 sec  0.01 sec 
[01/21 02:15:51    453s] (I)       +-Track Assignment (1T)                 20.40%  577.94 sec  578.18 sec  0.24 sec  0.24 sec 
[01/21 02:15:51    453s] (I)       | +-Initialization                       0.06%  577.94 sec  577.94 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       | +-Track Assignment Kernel             19.98%  577.94 sec  578.18 sec  0.23 sec  0.23 sec 
[01/21 02:15:51    453s] (I)       | +-Free Memory                          0.01%  578.18 sec  578.18 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       +-Export                                15.30%  578.18 sec  578.36 sec  0.18 sec  0.18 sec 
[01/21 02:15:51    453s] (I)       | +-Export DB wires                      8.20%  578.18 sec  578.28 sec  0.10 sec  0.09 sec 
[01/21 02:15:51    453s] (I)       | | +-Export all nets                    6.41%  578.19 sec  578.26 sec  0.07 sec  0.08 sec 
[01/21 02:15:51    453s] (I)       | | +-Set wire vias                      1.26%  578.26 sec  578.28 sec  0.01 sec  0.01 sec 
[01/21 02:15:51    453s] (I)       | +-Report wirelength                    3.39%  578.28 sec  578.32 sec  0.04 sec  0.04 sec 
[01/21 02:15:51    453s] (I)       | +-Update net boxes                     3.47%  578.32 sec  578.36 sec  0.04 sec  0.05 sec 
[01/21 02:15:51    453s] (I)       | +-Update timing                        0.00%  578.36 sec  578.36 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)       +-Postprocess design                     0.26%  578.36 sec  578.36 sec  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)      ===================== Summary by functions =====================
[01/21 02:15:51    453s] (I)       Lv  Step                                 %      Real       CPU 
[01/21 02:15:51    453s] (I)      ----------------------------------------------------------------
[01/21 02:15:51    453s] (I)        0  Early Global Route kernel      100.00%  1.16 sec  1.14 sec 
[01/21 02:15:51    453s] (I)        1  Import and model                36.85%  0.43 sec  0.40 sec 
[01/21 02:15:51    453s] (I)        1  Global Routing                  24.89%  0.29 sec  0.28 sec 
[01/21 02:15:51    453s] (I)        1  Track Assignment (1T)           20.40%  0.24 sec  0.24 sec 
[01/21 02:15:51    453s] (I)        1  Export                          15.30%  0.18 sec  0.18 sec 
[01/21 02:15:51    453s] (I)        1  Export 3D cong map               0.78%  0.01 sec  0.01 sec 
[01/21 02:15:51    453s] (I)        1  Extract Global 3D Wires          0.39%  0.00 sec  0.01 sec 
[01/21 02:15:51    453s] (I)        1  Postprocess design               0.26%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        2  Create route DB                 30.10%  0.35 sec  0.34 sec 
[01/21 02:15:51    453s] (I)        2  Net group 1                     23.14%  0.27 sec  0.27 sec 
[01/21 02:15:51    453s] (I)        2  Track Assignment Kernel         19.98%  0.23 sec  0.23 sec 
[01/21 02:15:51    453s] (I)        2  Export DB wires                  8.20%  0.10 sec  0.09 sec 
[01/21 02:15:51    453s] (I)        2  Create place DB                  5.41%  0.06 sec  0.05 sec 
[01/21 02:15:51    453s] (I)        2  Update net boxes                 3.47%  0.04 sec  0.05 sec 
[01/21 02:15:51    453s] (I)        2  Report wirelength                3.39%  0.04 sec  0.04 sec 
[01/21 02:15:51    453s] (I)        2  Create route kernel              0.66%  0.01 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        2  Initialization                   0.36%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        2  Others data preparation          0.11%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        3  Import route data (1T)          30.05%  0.35 sec  0.34 sec 
[01/21 02:15:51    453s] (I)        3  Phase 1l                        15.76%  0.18 sec  0.18 sec 
[01/21 02:15:51    453s] (I)        3  Export all nets                  6.41%  0.07 sec  0.08 sec 
[01/21 02:15:51    453s] (I)        3  Import place data                5.39%  0.06 sec  0.05 sec 
[01/21 02:15:51    453s] (I)        3  Phase 1a                         4.72%  0.05 sec  0.05 sec 
[01/21 02:15:51    453s] (I)        3  Generate topology                2.03%  0.02 sec  0.02 sec 
[01/21 02:15:51    453s] (I)        3  Set wire vias                    1.26%  0.01 sec  0.01 sec 
[01/21 02:15:51    453s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        4  Read blockages ( Layer 1-11 )   20.13%  0.23 sec  0.22 sec 
[01/21 02:15:51    453s] (I)        4  Layer assignment (1T)           15.43%  0.18 sec  0.17 sec 
[01/21 02:15:51    453s] (I)        4  Model blockage capacity          7.34%  0.09 sec  0.07 sec 
[01/21 02:15:51    453s] (I)        4  Read nets                        4.55%  0.05 sec  0.03 sec 
[01/21 02:15:51    453s] (I)        4  Pattern routing (1T)             4.16%  0.05 sec  0.05 sec 
[01/21 02:15:51    453s] (I)        4  Read instances and placement     1.38%  0.02 sec  0.02 sec 
[01/21 02:15:51    453s] (I)        4  Add via demand to 2D             0.48%  0.01 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        4  Read unlegalized nets            0.25%  0.00 sec  0.01 sec 
[01/21 02:15:51    453s] (I)        4  Read prerouted                   0.12%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.01 sec 
[01/21 02:15:51    453s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        5  Read instance blockages         19.80%  0.23 sec  0.22 sec 
[01/21 02:15:51    453s] (I)        5  Initialize 3D capacity           7.12%  0.08 sec  0.07 sec 
[01/21 02:15:51    453s] (I)        5  Read PG blockages                0.12%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/21 02:15:51    453s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.2 real=0:00:01.3)
[01/21 02:15:51    453s] Legalization setup...
[01/21 02:15:51    453s] Using cell based legalization.
[01/21 02:15:51    453s] Initializing placement interface...
[01/21 02:15:51    453s]   Use check_library -place or consult logv if problems occur.
[01/21 02:15:51    453s]   Leaving CCOpt scope - Initializing placement interface...
[01/21 02:15:51    453s] OPERPROF: Starting DPlace-Init at level 1, MEM:2143.6M, EPOCH TIME: 1705796151.796036
[01/21 02:15:51    453s] Processing tracks to init pin-track alignment.
[01/21 02:15:51    453s] z: 2, totalTracks: 1
[01/21 02:15:51    453s] z: 4, totalTracks: 1
[01/21 02:15:51    453s] z: 6, totalTracks: 1
[01/21 02:15:51    453s] z: 8, totalTracks: 1
[01/21 02:15:51    453s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:15:51    453s] All LLGs are deleted
[01/21 02:15:51    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:51    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:51    453s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2143.6M, EPOCH TIME: 1705796151.811968
[01/21 02:15:51    453s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2143.6M, EPOCH TIME: 1705796151.812348
[01/21 02:15:51    453s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2143.6M, EPOCH TIME: 1705796151.815830
[01/21 02:15:51    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:51    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:51    453s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2143.6M, EPOCH TIME: 1705796151.818164
[01/21 02:15:51    453s] Max number of tech site patterns supported in site array is 256.
[01/21 02:15:51    453s] Core basic site is CoreSite
[01/21 02:15:51    453s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2143.6M, EPOCH TIME: 1705796151.870539
[01/21 02:15:51    453s] After signature check, allow fast init is false, keep pre-filter is true.
[01/21 02:15:51    453s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/21 02:15:51    453s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2143.6M, EPOCH TIME: 1705796151.873053
[01/21 02:15:51    453s] SiteArray: non-trimmed site array dimensions = 124 x 1069
[01/21 02:15:51    453s] SiteArray: use 794,624 bytes
[01/21 02:15:51    453s] SiteArray: current memory after site array memory allocation 2143.6M
[01/21 02:15:51    453s] SiteArray: FP blocked sites are writable
[01/21 02:15:51    453s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:15:51    453s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2143.6M, EPOCH TIME: 1705796151.877395
[01/21 02:15:51    453s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2143.6M, EPOCH TIME: 1705796151.877587
[01/21 02:15:51    453s] SiteArray: number of non floorplan blocked sites for llg default is 132556
[01/21 02:15:51    453s] Atter site array init, number of instance map data is 0.
[01/21 02:15:51    453s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.062, MEM:2143.6M, EPOCH TIME: 1705796151.880257
[01/21 02:15:51    453s] 
[01/21 02:15:51    453s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:15:51    453s] OPERPROF:     Starting CMU at level 3, MEM:2143.6M, EPOCH TIME: 1705796151.883820
[01/21 02:15:51    453s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2143.6M, EPOCH TIME: 1705796151.885341
[01/21 02:15:51    453s] 
[01/21 02:15:51    453s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:15:51    453s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:2143.6M, EPOCH TIME: 1705796151.887011
[01/21 02:15:51    453s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2143.6M, EPOCH TIME: 1705796151.887096
[01/21 02:15:51    453s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2143.6M, EPOCH TIME: 1705796151.887172
[01/21 02:15:51    453s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2143.6MB).
[01/21 02:15:51    453s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.097, MEM:2143.6M, EPOCH TIME: 1705796151.892732
[01/21 02:15:51    453s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:15:51    453s] Initializing placement interface done.
[01/21 02:15:51    453s] Leaving CCOpt scope - Cleaning up placement interface...
[01/21 02:15:51    453s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2143.6M, EPOCH TIME: 1705796151.893145
[01/21 02:15:51    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:51    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:51    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:51    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:51    453s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.050, MEM:2143.6M, EPOCH TIME: 1705796151.943299
[01/21 02:15:51    453s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:15:51    453s] Leaving CCOpt scope - Initializing placement interface...
[01/21 02:15:51    453s] OPERPROF: Starting DPlace-Init at level 1, MEM:2143.6M, EPOCH TIME: 1705796151.969517
[01/21 02:15:51    453s] Processing tracks to init pin-track alignment.
[01/21 02:15:51    453s] z: 2, totalTracks: 1
[01/21 02:15:51    453s] z: 4, totalTracks: 1
[01/21 02:15:51    453s] z: 6, totalTracks: 1
[01/21 02:15:51    453s] z: 8, totalTracks: 1
[01/21 02:15:51    453s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:15:51    453s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2143.6M, EPOCH TIME: 1705796151.983514
[01/21 02:15:51    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:51    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:52    453s] 
[01/21 02:15:52    453s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:15:52    453s] OPERPROF:     Starting CMU at level 3, MEM:2143.6M, EPOCH TIME: 1705796152.036174
[01/21 02:15:52    453s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2143.6M, EPOCH TIME: 1705796152.039723
[01/21 02:15:52    453s] 
[01/21 02:15:52    453s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:15:52    453s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.058, MEM:2143.6M, EPOCH TIME: 1705796152.041396
[01/21 02:15:52    453s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2143.6M, EPOCH TIME: 1705796152.041493
[01/21 02:15:52    453s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2143.6M, EPOCH TIME: 1705796152.041573
[01/21 02:15:52    453s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2143.6MB).
[01/21 02:15:52    453s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:2143.6M, EPOCH TIME: 1705796152.043870
[01/21 02:15:52    453s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:15:52    453s] (I)      Default pattern map key = picorv32_default.
[01/21 02:15:52    453s] (I)      Load db... (mem=2143.6M)
[01/21 02:15:52    453s] (I)      Read data from FE... (mem=2143.6M)
[01/21 02:15:52    453s] (I)      Number of ignored instance 0
[01/21 02:15:52    453s] (I)      Number of inbound cells 0
[01/21 02:15:52    453s] (I)      Number of opened ILM blockages 0
[01/21 02:15:52    453s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/21 02:15:52    453s] (I)      numMoveCells=10023, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/21 02:15:52    453s] (I)      cell height: 3420, count: 10023
[01/21 02:15:52    453s] (I)      Read rows... (mem=2145.7M)
[01/21 02:15:52    453s] (I)      Reading non-standard rows with height 6840
[01/21 02:15:52    453s] (I)      Done Read rows (cpu=0.000s, mem=2145.7M)
[01/21 02:15:52    453s] (I)      Done Read data from FE (cpu=0.020s, mem=2145.7M)
[01/21 02:15:52    453s] (I)      Done Load db (cpu=0.020s, mem=2145.7M)
[01/21 02:15:52    453s] (I)      Constructing placeable region... (mem=2145.7M)
[01/21 02:15:52    453s] (I)      Constructing bin map
[01/21 02:15:52    453s] (I)      Initialize bin information with width=34200 height=34200
[01/21 02:15:52    453s] (I)      Done constructing bin map
[01/21 02:15:52    453s] (I)      Compute region effective width... (mem=2145.7M)
[01/21 02:15:52    453s] (I)      Done Compute region effective width (cpu=0.000s, mem=2145.7M)
[01/21 02:15:52    453s] (I)      Done Constructing placeable region (cpu=0.010s, mem=2145.7M)
[01/21 02:15:52    453s] Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/21 02:15:52    453s] Validating CTS configuration...
[01/21 02:15:52    453s] Checking module port directions...
[01/21 02:15:52    453s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:15:52    453s] Non-default CCOpt properties:
[01/21 02:15:52    453s]   Public non-default CCOpt properties:
[01/21 02:15:52    453s]     cts_merge_clock_gates is set for at least one object
[01/21 02:15:52    453s]     cts_merge_clock_logic is set for at least one object
[01/21 02:15:52    453s]     route_type is set for at least one object
[01/21 02:15:52    453s]     source_driver is set for at least one object
[01/21 02:15:52    453s]     target_max_trans is set for at least one object
[01/21 02:15:52    453s]     target_max_trans_sdc is set for at least one object
[01/21 02:15:52    453s]     target_skew is set for at least one object
[01/21 02:15:52    453s]   No private non-default CCOpt properties
[01/21 02:15:52    453s] 
[01/21 02:15:52    453s] Trim Metal Layers:
[01/21 02:15:52    453s] LayerId::1 widthSet size::2
[01/21 02:15:52    453s] LayerId::2 widthSet size::2
[01/21 02:15:52    453s] LayerId::3 widthSet size::2
[01/21 02:15:52    453s] LayerId::4 widthSet size::2
[01/21 02:15:52    453s] LayerId::5 widthSet size::2
[01/21 02:15:52    453s] LayerId::6 widthSet size::2
[01/21 02:15:52    453s] LayerId::7 widthSet size::2
[01/21 02:15:52    453s] LayerId::8 widthSet size::2
[01/21 02:15:52    453s] LayerId::9 widthSet size::2
[01/21 02:15:52    453s] LayerId::10 widthSet size::2
[01/21 02:15:52    453s] LayerId::11 widthSet size::2
[01/21 02:15:52    453s] Updating RC grid for preRoute extraction ...
[01/21 02:15:52    453s] eee: pegSigSF::1.070000
[01/21 02:15:52    453s] Initializing multi-corner resistance tables ...
[01/21 02:15:52    453s] eee: l::1 avDens::0.137359 usedTrk::2633.176841 availTrk::19170.000000 sigTrk::2633.176841
[01/21 02:15:52    453s] eee: l::2 avDens::0.273340 usedTrk::4183.334949 availTrk::15304.500000 sigTrk::4183.334949
[01/21 02:15:52    453s] eee: l::3 avDens::0.247466 usedTrk::4053.498687 availTrk::16380.000000 sigTrk::4053.498687
[01/21 02:15:52    453s] eee: l::4 avDens::0.116721 usedTrk::1686.564299 availTrk::14449.500000 sigTrk::1686.564299
[01/21 02:15:52    453s] eee: l::5 avDens::0.048315 usedTrk::647.904419 availTrk::13410.000000 sigTrk::647.904419
[01/21 02:15:52    453s] eee: l::6 avDens::0.024364 usedTrk::160.403187 availTrk::6583.500000 sigTrk::160.403187
[01/21 02:15:52    453s] eee: l::7 avDens::0.014004 usedTrk::30.248509 availTrk::2160.000000 sigTrk::30.248509
[01/21 02:15:52    453s] eee: l::8 avDens::0.013297 usedTrk::26.147602 availTrk::1966.500000 sigTrk::26.147602
[01/21 02:15:52    453s] eee: l::9 avDens::0.009541 usedTrk::6.010848 availTrk::630.000000 sigTrk::6.010848
[01/21 02:15:52    453s] eee: l::10 avDens::0.071519 usedTrk::105.176023 availTrk::1470.600000 sigTrk::105.176023
[01/21 02:15:52    453s] eee: l::11 avDens::0.046918 usedTrk::150.325380 availTrk::3204.000000 sigTrk::150.325380
[01/21 02:15:52    453s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:15:52    453s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.270391 uaWl=1.000000 uaWlH=0.216355 aWlH=0.000000 lMod=0 pMax=0.816800 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:15:52    454s] Route type trimming info:
[01/21 02:15:52    454s]   The following route types were modified by the autotrimmer:
[01/21 02:15:52    454s]     l_route (Metal5-Metal9) was replaced by l_route_ccopt_autotrimmed (Metal5-Metal7);
[01/21 02:15:52    454s]       Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
[01/21 02:15:52    454s]       Layer Metal9 is trimmed off because its RC characteristic is not good
[01/21 02:15:52    454s]     t_route (Metal5-Metal9) was replaced by t_route_ccopt_autotrimmed (Metal5-Metal7);
[01/21 02:15:52    454s]       Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
[01/21 02:15:52    454s]       Layer Metal9 is trimmed off because its RC characteristic is not good
[01/21 02:15:52    454s]   To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
[01/21 02:15:52    454s] End AAE Lib Interpolated Model. (MEM=2145.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] (I)      Initializing Steiner engine. 
[01/21 02:15:52    454s] (I)      ==================== Layers =====================
[01/21 02:15:52    454s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:52    454s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:15:52    454s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:52    454s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:15:52    454s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:15:52    454s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:15:52    454s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:15:52    454s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:15:52    454s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:15:52    454s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:15:52    454s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:15:52    454s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:15:52    454s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:15:52    454s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:15:52    454s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:15:52    454s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:15:52    454s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:15:52    454s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:15:52    454s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:15:52    454s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:15:52    454s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:15:52    454s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:15:52    454s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:15:52    454s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:15:52    454s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:15:52    454s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:52    454s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:15:52    454s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:15:52    454s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:15:52    454s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:15:52    454s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:15:52    454s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:15:52    454s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:15:52    454s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:15:52    454s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:15:52    454s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:15:52    454s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:15:52    454s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:15:52    454s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:15:52    454s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:15:52    454s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:52    454s] Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 2 of 6 cells
[01/21 02:15:52    454s] Original list had 6 cells:
[01/21 02:15:52    454s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[01/21 02:15:52    454s] New trimmed list has 4 cells:
[01/21 02:15:52    454s] CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 3 of 7 cells
[01/21 02:15:52    454s] Original list had 7 cells:
[01/21 02:15:52    454s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[01/21 02:15:52    454s] New trimmed list has 4 cells:
[01/21 02:15:52    454s] INVX3 INVX2 INVX1 INVXL 
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:52    454s] Accumulated time to calculate placeable region: 0
[01/21 02:15:53    455s] Clock tree balancer configuration for clock_tree clk:
[01/21 02:15:53    455s] Non-default CCOpt properties:
[01/21 02:15:53    455s]   Public non-default CCOpt properties:
[01/21 02:15:53    455s]     cts_merge_clock_gates: true (default: false)
[01/21 02:15:53    455s]     cts_merge_clock_logic: true (default: false)
[01/21 02:15:53    455s]     route_type (leaf): l_route_ccopt_autotrimmed (default: default)
[01/21 02:15:53    455s]     route_type (top): default_route_type_nonleaf (default: default)
[01/21 02:15:53    455s]     route_type (trunk): t_route_ccopt_autotrimmed (default: default)
[01/21 02:15:53    455s]     source_driver: BUFX2/A BUFX2/Y (default: )
[01/21 02:15:53    455s]   No private non-default CCOpt properties
[01/21 02:15:53    455s] For power domain auto-default:
[01/21 02:15:53    455s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[01/21 02:15:53    455s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[01/21 02:15:53    455s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/21 02:15:53    455s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[01/21 02:15:53    455s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 45334.152um^2
[01/21 02:15:53    455s] Top Routing info:
[01/21 02:15:53    455s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/21 02:15:53    455s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/21 02:15:53    455s] Trunk Routing info:
[01/21 02:15:53    455s]   Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/21 02:15:53    455s]   Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/21 02:15:53    455s] Leaf Routing info:
[01/21 02:15:53    455s]   Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/21 02:15:53    455s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/21 02:15:53    455s] For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[01/21 02:15:53    455s]   Slew time target (leaf):    0.200ns
[01/21 02:15:53    455s]   Slew time target (trunk):   0.200ns
[01/21 02:15:53    455s]   Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[01/21 02:15:53    455s]   Buffer unit delay: 0.142ns
[01/21 02:15:53    455s]   Buffer max distance: 145.485um
[01/21 02:15:53    455s] Fastest wire driving cells and distances:
[01/21 02:15:53    455s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.485um, saturatedSlew=0.145ns, speed=721.294um per ns, cellArea=16.455um^2 per 1000um}
[01/21 02:15:53    455s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=94.992um, saturatedSlew=0.141ns, speed=723.197um per ns, cellArea=14.401um^2 per 1000um}
[01/21 02:15:53    455s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
[01/21 02:15:53    455s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] Logic Sizing Table:
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] ----------------------------------------------------------
[01/21 02:15:53    455s] Cell    Instance count    Source    Eligible library cells
[01/21 02:15:53    455s] ----------------------------------------------------------
[01/21 02:15:53    455s]   (empty table)
[01/21 02:15:53    455s] ----------------------------------------------------------
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[01/21 02:15:53    455s]   Sources:                     pin clk
[01/21 02:15:53    455s]   Total number of sinks:       1961
[01/21 02:15:53    455s]   Delay constrained sinks:     1961
[01/21 02:15:53    455s]   Constrains:                  default
[01/21 02:15:53    455s]   Non-leaf sinks:              0
[01/21 02:15:53    455s]   Ignore pins:                 0
[01/21 02:15:53    455s]  Timing corner default_emulate_delay_corner:both.late:
[01/21 02:15:53    455s]   Skew target:                 0.200ns
[01/21 02:15:53    455s] Primary reporting skew groups are:
[01/21 02:15:53    455s] skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] Clock DAG stats initial state:
[01/21 02:15:53    455s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/21 02:15:53    455s]   sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:15:53    455s]   misc counts      : r=1, pp=0
[01/21 02:15:53    455s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/21 02:15:53    455s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/21 02:15:53    455s] Clock DAG hash initial state: 17788045856607217563 11072458242988365445
[01/21 02:15:53    455s] CTS services accumulated run-time stats initial state:
[01/21 02:15:53    455s]   delay calculator: calls=5007, total_wall_time=0.161s, mean_wall_time=0.032ms
[01/21 02:15:53    455s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/21 02:15:53    455s]   steiner router: calls=5008, total_wall_time=0.068s, mean_wall_time=0.014ms
[01/21 02:15:53    455s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/21 02:15:53    455s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] Layer information for route type default_route_type_nonleaf:
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] ----------------------------------------------------------------------
[01/21 02:15:53    455s] Layer      Preferred    Route    Res.          Cap.          RC
[01/21 02:15:53    455s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/21 02:15:53    455s] ----------------------------------------------------------------------
[01/21 02:15:53    455s] Metal1     N            H          1.227         0.160         0.196
[01/21 02:15:53    455s] Metal2     N            V          0.755         0.143         0.108
[01/21 02:15:53    455s] Metal3     Y            H          0.755         0.151         0.114
[01/21 02:15:53    455s] Metal4     Y            V          0.755         0.146         0.110
[01/21 02:15:53    455s] Metal5     N            H          0.755         0.146         0.110
[01/21 02:15:53    455s] Metal6     N            V          0.755         0.150         0.113
[01/21 02:15:53    455s] Metal7     N            H          0.755         0.153         0.116
[01/21 02:15:53    455s] Metal8     N            V          0.268         0.153         0.041
[01/21 02:15:53    455s] Metal9     N            H          0.268         0.967         0.259
[01/21 02:15:53    455s] Metal10    N            V          0.097         0.459         0.045
[01/21 02:15:53    455s] Metal11    N            H          0.095         0.587         0.056
[01/21 02:15:53    455s] ----------------------------------------------------------------------
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/21 02:15:53    455s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] Layer information for route type l_route_ccopt_autotrimmed:
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] ----------------------------------------------------------------------
[01/21 02:15:53    455s] Layer      Preferred    Route    Res.          Cap.          RC
[01/21 02:15:53    455s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/21 02:15:53    455s] ----------------------------------------------------------------------
[01/21 02:15:53    455s] Metal1     N            H          1.227         0.160         0.196
[01/21 02:15:53    455s] Metal2     N            V          0.755         0.143         0.108
[01/21 02:15:53    455s] Metal3     N            H          0.755         0.151         0.114
[01/21 02:15:53    455s] Metal4     N            V          0.755         0.146         0.110
[01/21 02:15:53    455s] Metal5     Y            H          0.755         0.146         0.110
[01/21 02:15:53    455s] Metal6     Y            V          0.755         0.150         0.113
[01/21 02:15:53    455s] Metal7     Y            H          0.755         0.153         0.116
[01/21 02:15:53    455s] Metal8     N            V          0.268         0.153         0.041
[01/21 02:15:53    455s] Metal9     N            H          0.268         0.967         0.259
[01/21 02:15:53    455s] Metal10    N            V          0.097         0.459         0.045
[01/21 02:15:53    455s] Metal11    N            H          0.095         0.587         0.056
[01/21 02:15:53    455s] ----------------------------------------------------------------------
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/21 02:15:53    455s] Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] Layer information for route type t_route_ccopt_autotrimmed:
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] ----------------------------------------------------------------------------------
[01/21 02:15:53    455s] Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[01/21 02:15:53    455s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[01/21 02:15:53    455s]                                                                           to Layer
[01/21 02:15:53    455s] ----------------------------------------------------------------------------------
[01/21 02:15:53    455s] Metal1     N            H          0.818         0.190         0.156         3
[01/21 02:15:53    455s] Metal2     N            V          0.503         0.182         0.092         3
[01/21 02:15:53    455s] Metal3     N            H          0.503         0.189         0.095         3
[01/21 02:15:53    455s] Metal4     N            V          0.503         0.184         0.093         3
[01/21 02:15:53    455s] Metal5     Y            H          0.503         0.190         0.096         3
[01/21 02:15:53    455s] Metal6     Y            V          0.503         0.190         0.096         3
[01/21 02:15:53    455s] Metal7     Y            H          0.503         0.190         0.095         3
[01/21 02:15:53    455s] Metal8     N            V          0.178         0.192         0.034         3
[01/21 02:15:53    455s] Metal9     N            H          0.178         1.175         0.210         3
[01/21 02:15:53    455s] Metal10    N            V          0.065         0.402         0.026         7
[01/21 02:15:53    455s] Metal11    N            H          0.064         0.477         0.030         7
[01/21 02:15:53    455s] ----------------------------------------------------------------------------------
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] Via selection for estimated routes (rule default):
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] ----------------------------------------------------------------------------
[01/21 02:15:53    455s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[01/21 02:15:53    455s] Range                                (Ohm)    (fF)     (fs)     Only
[01/21 02:15:53    455s] ----------------------------------------------------------------------------
[01/21 02:15:53    455s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[01/21 02:15:53    455s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[01/21 02:15:53    455s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[01/21 02:15:53    455s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[01/21 02:15:53    455s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[01/21 02:15:53    455s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[01/21 02:15:53    455s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[01/21 02:15:53    455s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[01/21 02:15:53    455s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[01/21 02:15:53    455s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[01/21 02:15:53    455s] ----------------------------------------------------------------------------
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] Via selection for estimated routes (rule NDR_13):
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] ----------------------------------------------------------------------------
[01/21 02:15:53    455s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[01/21 02:15:53    455s] Range                                (Ohm)    (fF)     (fs)     Only
[01/21 02:15:53    455s] ----------------------------------------------------------------------------
[01/21 02:15:53    455s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[01/21 02:15:53    455s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[01/21 02:15:53    455s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[01/21 02:15:53    455s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[01/21 02:15:53    455s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[01/21 02:15:53    455s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[01/21 02:15:53    455s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[01/21 02:15:53    455s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[01/21 02:15:53    455s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[01/21 02:15:53    455s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[01/21 02:15:53    455s] ----------------------------------------------------------------------------
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] No ideal or dont_touch nets found in the clock tree
[01/21 02:15:53    455s] No dont_touch hnets found in the clock tree
[01/21 02:15:53    455s] No dont_touch hpins found in the clock network.
[01/21 02:15:53    455s] Checking for illegal sizes of clock logic instances...
[01/21 02:15:53    455s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] Filtering reasons for cell type: buffer
[01/21 02:15:53    455s] =======================================
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:15:53    455s] Clock trees    Power domain    Reason                         Library cells
[01/21 02:15:53    455s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:15:53    455s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[01/21 02:15:53    455s]                                                                 CLKBUFX8 }
[01/21 02:15:53    455s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[01/21 02:15:53    455s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] Filtering reasons for cell type: inverter
[01/21 02:15:53    455s] =========================================
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] --------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:15:53    455s] Clock trees    Power domain    Reason                         Library cells
[01/21 02:15:53    455s] --------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:15:53    455s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[01/21 02:15:53    455s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[01/21 02:15:53    455s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[01/21 02:15:53    455s] --------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] 
[01/21 02:15:53    455s] Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.9)
[01/21 02:15:53    455s] CCOpt configuration status: all checks passed.
[01/21 02:15:53    455s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[01/21 02:15:53    455s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[01/21 02:15:53    455s]   No exclusion drivers are needed.
[01/21 02:15:53    455s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[01/21 02:15:53    455s] Antenna diode management...
[01/21 02:15:53    455s]   Found 0 antenna diodes in the clock trees.
[01/21 02:15:53    455s]   
[01/21 02:15:53    455s] Antenna diode management done.
[01/21 02:15:53    455s] Adding driver cells for primary IOs...
[01/21 02:15:53    455s]   
[01/21 02:15:53    455s]   ----------------------------------------------------------------------------------------------
[01/21 02:15:53    455s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[01/21 02:15:53    455s]   ----------------------------------------------------------------------------------------------
[01/21 02:15:53    455s]     (empty table)
[01/21 02:15:53    455s]   ----------------------------------------------------------------------------------------------
[01/21 02:15:53    455s]   
[01/21 02:15:53    455s]   
[01/21 02:15:53    455s] Adding driver cells for primary IOs done.
[01/21 02:15:53    455s] Adding driver cell for primary IO roots...
[01/21 02:15:53    455s] Adding driver cell for primary IO roots done.
[01/21 02:15:53    455s] Maximizing clock DAG abstraction...
[01/21 02:15:53    455s]   Removing clock DAG drivers
[01/21 02:15:53    455s] Maximizing clock DAG abstraction done.
[01/21 02:15:53    455s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.4 real=0:00:03.5)
[01/21 02:15:53    455s] Synthesizing clock trees...
[01/21 02:15:53    455s]   Preparing To Balance...
[01/21 02:15:53    455s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/21 02:15:53    455s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2216.1M, EPOCH TIME: 1705796153.954728
[01/21 02:15:53    455s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:53    455s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:53    455s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:53    455s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:53    455s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.040, MEM:2194.1M, EPOCH TIME: 1705796153.994859
[01/21 02:15:53    455s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:15:53    455s]   Leaving CCOpt scope - Initializing placement interface...
[01/21 02:15:53    455s] OPERPROF: Starting DPlace-Init at level 1, MEM:2184.5M, EPOCH TIME: 1705796153.995272
[01/21 02:15:53    455s] Processing tracks to init pin-track alignment.
[01/21 02:15:53    455s] z: 2, totalTracks: 1
[01/21 02:15:53    455s] z: 4, totalTracks: 1
[01/21 02:15:53    455s] z: 6, totalTracks: 1
[01/21 02:15:53    455s] z: 8, totalTracks: 1
[01/21 02:15:53    455s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:15:54    455s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2184.5M, EPOCH TIME: 1705796154.003803
[01/21 02:15:54    455s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:54    455s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:54    455s] 
[01/21 02:15:54    455s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:15:54    455s] OPERPROF:     Starting CMU at level 3, MEM:2184.5M, EPOCH TIME: 1705796154.034307
[01/21 02:15:54    455s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2184.5M, EPOCH TIME: 1705796154.035279
[01/21 02:15:54    455s] 
[01/21 02:15:54    455s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:15:54    455s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2184.5M, EPOCH TIME: 1705796154.036243
[01/21 02:15:54    455s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2184.5M, EPOCH TIME: 1705796154.036293
[01/21 02:15:54    455s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2184.5M, EPOCH TIME: 1705796154.036341
[01/21 02:15:54    455s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2184.5MB).
[01/21 02:15:54    455s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:2184.5M, EPOCH TIME: 1705796154.037689
[01/21 02:15:54    455s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:15:54    455s]   Merging duplicate siblings in DAG...
[01/21 02:15:54    455s]     Clock DAG stats before merging:
[01/21 02:15:54    455s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/21 02:15:54    455s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:15:54    455s]       misc counts      : r=1, pp=0
[01/21 02:15:54    455s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/21 02:15:54    455s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/21 02:15:54    455s]     Clock DAG hash before merging: 17788045856607217563 11072458242988365445
[01/21 02:15:54    455s]     CTS services accumulated run-time stats before merging:
[01/21 02:15:54    455s]       delay calculator: calls=5007, total_wall_time=0.161s, mean_wall_time=0.032ms
[01/21 02:15:54    455s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/21 02:15:54    455s]       steiner router: calls=5008, total_wall_time=0.068s, mean_wall_time=0.014ms
[01/21 02:15:54    455s]     Resynthesising clock tree into netlist...
[01/21 02:15:54    455s]       Reset timing graph...
[01/21 02:15:54    455s] Ignoring AAE DB Resetting ...
[01/21 02:15:54    455s]       Reset timing graph done.
[01/21 02:15:54    455s]     Resynthesising clock tree into netlist done.
[01/21 02:15:54    455s]     Merging duplicate clock dag driver clones in DAG...
[01/21 02:15:54    455s]     Merging duplicate clock dag driver clones in DAG done.
[01/21 02:15:54    455s]     
[01/21 02:15:54    455s]     Disconnecting clock tree from netlist...
[01/21 02:15:54    455s]     Disconnecting clock tree from netlist done.
[01/21 02:15:54    455s]   Merging duplicate siblings in DAG done.
[01/21 02:15:54    455s]   Applying movement limits...
[01/21 02:15:54    455s]   Applying movement limits done.
[01/21 02:15:54    455s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:15:54    455s]   CCOpt::Phase::Construction...
[01/21 02:15:54    455s]   Stage::Clustering...
[01/21 02:15:54    455s]   Clustering...
[01/21 02:15:54    455s]     Clock DAG hash before 'Clustering': 17788045856607217563 11072458242988365445
[01/21 02:15:54    455s]     CTS services accumulated run-time stats before 'Clustering':
[01/21 02:15:54    455s]       delay calculator: calls=5007, total_wall_time=0.161s, mean_wall_time=0.032ms
[01/21 02:15:54    455s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/21 02:15:54    455s]       steiner router: calls=5008, total_wall_time=0.068s, mean_wall_time=0.014ms
[01/21 02:15:54    455s]     Initialize for clustering...
[01/21 02:15:54    455s]     Clock DAG stats before clustering:
[01/21 02:15:54    455s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/21 02:15:54    455s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:15:54    455s]       misc counts      : r=1, pp=0
[01/21 02:15:54    455s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/21 02:15:54    455s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/21 02:15:54    455s]     Clock DAG hash before clustering: 17788045856607217563 11072458242988365445
[01/21 02:15:54    455s]     CTS services accumulated run-time stats before clustering:
[01/21 02:15:54    455s]       delay calculator: calls=5007, total_wall_time=0.161s, mean_wall_time=0.032ms
[01/21 02:15:54    455s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/21 02:15:54    455s]       steiner router: calls=5008, total_wall_time=0.068s, mean_wall_time=0.014ms
[01/21 02:15:54    455s]     Computing max distances from locked parents...
[01/21 02:15:54    455s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[01/21 02:15:54    455s]     Computing max distances from locked parents done.
[01/21 02:15:54    455s]     Computing optimal clock node locations...
[01/21 02:15:54    455s]     : ...20% ...40% ...60% ...80% ...100% 
[01/21 02:15:54    455s]     Optimal path computation stats:
[01/21 02:15:54    455s]       Successful          : 3
[01/21 02:15:54    455s]       Unsuccessful        : 0
[01/21 02:15:54    455s]       Immovable           : 139904264699905
[01/21 02:15:54    455s]       lockedParentLocation: 0
[01/21 02:15:54    455s]       Region hash         : e4d0d11cb7a6f7ec
[01/21 02:15:54    455s]     Unsuccessful details:
[01/21 02:15:54    455s]     
[01/21 02:15:54    455s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:15:54    455s] End AAE Lib Interpolated Model. (MEM=2184.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:15:54    455s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:15:54    455s]     Bottom-up phase...
[01/21 02:15:54    455s]     Clustering bottom-up starting from leaves...
[01/21 02:15:54    455s]       Clustering clock_tree clk...
[01/21 02:15:55    457s]           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/21 02:15:55    457s]           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:15:55    457s]       Clustering clock_tree clk done.
[01/21 02:15:55    457s]     Clustering bottom-up starting from leaves done.
[01/21 02:15:55    457s]     Rebuilding the clock tree after clustering...
[01/21 02:15:55    457s]     Rebuilding the clock tree after clustering done.
[01/21 02:15:55    457s]     Clock DAG stats after bottom-up phase:
[01/21 02:15:55    457s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:15:55    457s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:15:55    457s]       misc counts      : r=1, pp=0
[01/21 02:15:55    457s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/21 02:15:55    457s]       hp wire lengths  : top=0.000um, trunk=464.150um, leaf=2485.305um, total=2949.455um
[01/21 02:15:55    457s]     Clock DAG library cell distribution after bottom-up phase {count}:
[01/21 02:15:55    457s]        Bufs: CLKBUFX4: 39 
[01/21 02:15:55    457s]     Clock DAG hash after bottom-up phase: 13170522280469373427 18217160437969919746
[01/21 02:15:55    457s]     CTS services accumulated run-time stats after bottom-up phase:
[01/21 02:15:55    457s]       delay calculator: calls=5336, total_wall_time=0.180s, mean_wall_time=0.034ms
[01/21 02:15:55    457s]       legalizer: calls=535, total_wall_time=0.007s, mean_wall_time=0.013ms
[01/21 02:15:55    457s]       steiner router: calls=5331, total_wall_time=0.242s, mean_wall_time=0.045ms
[01/21 02:15:55    457s]     Bottom-up phase done. (took cpu=0:00:01.6 real=0:00:01.6)
[01/21 02:15:55    457s]     Legalizing clock trees...
[01/21 02:15:55    457s]     Resynthesising clock tree into netlist...
[01/21 02:15:55    457s]       Reset timing graph...
[01/21 02:15:55    457s] Ignoring AAE DB Resetting ...
[01/21 02:15:55    457s]       Reset timing graph done.
[01/21 02:15:55    457s]     Resynthesising clock tree into netlist done.
[01/21 02:15:55    457s]     Commiting net attributes....
[01/21 02:15:55    457s]     Commiting net attributes. done.
[01/21 02:15:55    457s]     Leaving CCOpt scope - ClockRefiner...
[01/21 02:15:55    457s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2187.6M, EPOCH TIME: 1705796155.711487
[01/21 02:15:55    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:55    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:55    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:55    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:55    457s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.035, MEM:2146.6M, EPOCH TIME: 1705796155.746487
[01/21 02:15:55    457s]     Assigned high priority to 2000 instances.
[01/21 02:15:55    457s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[01/21 02:15:55    457s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[01/21 02:15:55    457s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2146.6M, EPOCH TIME: 1705796155.761322
[01/21 02:15:55    457s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2146.6M, EPOCH TIME: 1705796155.761427
[01/21 02:15:55    457s] Processing tracks to init pin-track alignment.
[01/21 02:15:55    457s] z: 2, totalTracks: 1
[01/21 02:15:55    457s] z: 4, totalTracks: 1
[01/21 02:15:55    457s] z: 6, totalTracks: 1
[01/21 02:15:55    457s] z: 8, totalTracks: 1
[01/21 02:15:55    457s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:15:55    457s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2146.6M, EPOCH TIME: 1705796155.769447
[01/21 02:15:55    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:55    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:55    457s] 
[01/21 02:15:55    457s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:15:55    457s] OPERPROF:       Starting CMU at level 4, MEM:2146.6M, EPOCH TIME: 1705796155.799604
[01/21 02:15:55    457s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2146.6M, EPOCH TIME: 1705796155.800542
[01/21 02:15:55    457s] 
[01/21 02:15:55    457s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:15:55    457s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2146.6M, EPOCH TIME: 1705796155.801504
[01/21 02:15:55    457s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2146.6M, EPOCH TIME: 1705796155.801553
[01/21 02:15:55    457s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2146.6M, EPOCH TIME: 1705796155.801600
[01/21 02:15:55    457s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2146.6MB).
[01/21 02:15:55    457s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.042, MEM:2146.6M, EPOCH TIME: 1705796155.802932
[01/21 02:15:55    457s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.042, MEM:2146.6M, EPOCH TIME: 1705796155.802975
[01/21 02:15:55    457s] TDRefine: refinePlace mode is spiral
[01/21 02:15:55    457s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.10
[01/21 02:15:55    457s] OPERPROF: Starting RefinePlace at level 1, MEM:2146.6M, EPOCH TIME: 1705796155.803055
[01/21 02:15:55    457s] *** Starting refinePlace (0:07:38 mem=2146.6M) ***
[01/21 02:15:55    457s] Total net bbox length = 1.678e+05 (7.826e+04 8.956e+04) (ext = 1.116e+04)
[01/21 02:15:55    457s] 
[01/21 02:15:55    457s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:15:55    457s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:15:55    457s] (I)      Default pattern map key = picorv32_default.
[01/21 02:15:55    457s] (I)      Default pattern map key = picorv32_default.
[01/21 02:15:55    457s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2146.6M, EPOCH TIME: 1705796155.819089
[01/21 02:15:55    457s] Starting refinePlace ...
[01/21 02:15:55    457s] (I)      Default pattern map key = picorv32_default.
[01/21 02:15:55    457s] One DDP V2 for no tweak run.
[01/21 02:15:55    457s] (I)      Default pattern map key = picorv32_default.
[01/21 02:15:55    457s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2149.6M, EPOCH TIME: 1705796155.843530
[01/21 02:15:55    457s] DDP initSite1 nrRow 124 nrJob 124
[01/21 02:15:55    457s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2149.6M, EPOCH TIME: 1705796155.843632
[01/21 02:15:55    457s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2149.6M, EPOCH TIME: 1705796155.843816
[01/21 02:15:55    457s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2149.6M, EPOCH TIME: 1705796155.843859
[01/21 02:15:55    457s] DDP markSite nrRow 124 nrJob 124
[01/21 02:15:55    457s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2149.6M, EPOCH TIME: 1705796155.844139
[01/21 02:15:55    457s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2149.6M, EPOCH TIME: 1705796155.844183
[01/21 02:15:55    457s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2149.6M, EPOCH TIME: 1705796155.847183
[01/21 02:15:55    457s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2149.6M, EPOCH TIME: 1705796155.847232
[01/21 02:15:55    457s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:2149.6M, EPOCH TIME: 1705796155.848854
[01/21 02:15:55    457s] ** Cut row section cpu time 0:00:00.0.
[01/21 02:15:55    457s]  ** Cut row section real time 0:00:00.0.
[01/21 02:15:55    457s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.002, MEM:2149.6M, EPOCH TIME: 1705796155.848924
[01/21 02:15:55    457s]   Spread Effort: high, standalone mode, useDDP on.
[01/21 02:15:55    457s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2149.6MB) @(0:07:38 - 0:07:38).
[01/21 02:15:55    457s] Move report: preRPlace moves 169 insts, mean move: 1.06 um, max move: 4.31 um 
[01/21 02:15:55    457s] 	Max move on inst (cpuregs_reg[23][15]): (187.00, 109.06) --> (184.40, 110.77)
[01/21 02:15:55    457s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/21 02:15:55    457s] wireLenOptFixPriorityInst 1961 inst fixed
[01/21 02:15:55    457s] 
[01/21 02:15:55    457s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:15:56    457s] Move report: legalization moves 13 insts, mean move: 2.75 um, max move: 9.22 um spiral
[01/21 02:15:56    457s] 	Max move on inst (FE_OFC399_n_3363): (199.80, 126.16) --> (205.60, 122.74)
[01/21 02:15:56    457s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:15:56    457s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:15:56    457s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2165.7MB) @(0:07:38 - 0:07:38).
[01/21 02:15:56    457s] Move report: Detail placement moves 180 insts, mean move: 1.19 um, max move: 9.22 um 
[01/21 02:15:56    457s] 	Max move on inst (FE_OFC399_n_3363): (199.80, 126.16) --> (205.60, 122.74)
[01/21 02:15:56    457s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2165.7MB
[01/21 02:15:56    457s] Statistics of distance of Instance movement in refine placement:
[01/21 02:15:56    457s]   maximum (X+Y) =         9.22 um
[01/21 02:15:56    457s]   inst (FE_OFC399_n_3363) with max move: (199.8, 126.16) -> (205.6, 122.74)
[01/21 02:15:56    457s]   mean    (X+Y) =         1.19 um
[01/21 02:15:56    457s] Summary Report:
[01/21 02:15:56    457s] Instances move: 180 (out of 10062 movable)
[01/21 02:15:56    457s] Instances flipped: 0
[01/21 02:15:56    457s] Mean displacement: 1.19 um
[01/21 02:15:56    457s] Max displacement: 9.22 um (Instance: FE_OFC399_n_3363) (199.8, 126.16) -> (205.6, 122.74)
[01/21 02:15:56    457s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/21 02:15:56    457s] Total instances moved : 180
[01/21 02:15:56    457s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.470, REAL:0.454, MEM:2165.7M, EPOCH TIME: 1705796156.272998
[01/21 02:15:56    457s] Total net bbox length = 1.679e+05 (7.830e+04 8.961e+04) (ext = 1.116e+04)
[01/21 02:15:56    457s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2165.7MB
[01/21 02:15:56    457s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2165.7MB) @(0:07:38 - 0:07:38).
[01/21 02:15:56    457s] *** Finished refinePlace (0:07:38 mem=2165.7M) ***
[01/21 02:15:56    457s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.10
[01/21 02:15:56    457s] OPERPROF: Finished RefinePlace at level 1, CPU:0.480, REAL:0.475, MEM:2165.7M, EPOCH TIME: 1705796156.278539
[01/21 02:15:56    457s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2165.7M, EPOCH TIME: 1705796156.278595
[01/21 02:15:56    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10062).
[01/21 02:15:56    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:56    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:56    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:56    458s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.036, MEM:2162.7M, EPOCH TIME: 1705796156.314861
[01/21 02:15:56    458s]     ClockRefiner summary
[01/21 02:15:56    458s]     All clock instances: Moved 70, flipped 24 and cell swapped 0 (out of a total of 2000).
[01/21 02:15:56    458s]     The largest move was 4.31 um for cpuregs_reg[23][15].
[01/21 02:15:56    458s]     Non-sink clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 39).
[01/21 02:15:56    458s]     The largest move was 2 um for CTS_ccl_a_buf_00038.
[01/21 02:15:56    458s]     Clock sinks: Moved 69, flipped 24 and cell swapped 0 (out of a total of 1961).
[01/21 02:15:56    458s]     The largest move was 4.31 um for cpuregs_reg[23][15].
[01/21 02:15:56    458s]     Revert refine place priority changes on 0 instances.
[01/21 02:15:56    458s] OPERPROF: Starting DPlace-Init at level 1, MEM:2162.7M, EPOCH TIME: 1705796156.330520
[01/21 02:15:56    458s] Processing tracks to init pin-track alignment.
[01/21 02:15:56    458s] z: 2, totalTracks: 1
[01/21 02:15:56    458s] z: 4, totalTracks: 1
[01/21 02:15:56    458s] z: 6, totalTracks: 1
[01/21 02:15:56    458s] z: 8, totalTracks: 1
[01/21 02:15:56    458s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:15:56    458s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2162.7M, EPOCH TIME: 1705796156.338647
[01/21 02:15:56    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:56    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:56    458s] 
[01/21 02:15:56    458s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:15:56    458s] OPERPROF:     Starting CMU at level 3, MEM:2162.7M, EPOCH TIME: 1705796156.369155
[01/21 02:15:56    458s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2162.7M, EPOCH TIME: 1705796156.370157
[01/21 02:15:56    458s] 
[01/21 02:15:56    458s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:15:56    458s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2162.7M, EPOCH TIME: 1705796156.371106
[01/21 02:15:56    458s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2162.7M, EPOCH TIME: 1705796156.371154
[01/21 02:15:56    458s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2162.7M, EPOCH TIME: 1705796156.371201
[01/21 02:15:56    458s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2162.7MB).
[01/21 02:15:56    458s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:2162.7M, EPOCH TIME: 1705796156.372510
[01/21 02:15:56    458s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/21 02:15:56    458s]     Disconnecting clock tree from netlist...
[01/21 02:15:56    458s]     Disconnecting clock tree from netlist done.
[01/21 02:15:56    458s]     Leaving CCOpt scope - Cleaning up placement interface...
[01/21 02:15:56    458s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2162.7M, EPOCH TIME: 1705796156.377809
[01/21 02:15:56    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:56    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:56    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:56    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:56    458s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.038, MEM:2162.7M, EPOCH TIME: 1705796156.415333
[01/21 02:15:56    458s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:15:56    458s]     Leaving CCOpt scope - Initializing placement interface...
[01/21 02:15:56    458s] OPERPROF: Starting DPlace-Init at level 1, MEM:2162.7M, EPOCH TIME: 1705796156.416000
[01/21 02:15:56    458s] Processing tracks to init pin-track alignment.
[01/21 02:15:56    458s] z: 2, totalTracks: 1
[01/21 02:15:56    458s] z: 4, totalTracks: 1
[01/21 02:15:56    458s] z: 6, totalTracks: 1
[01/21 02:15:56    458s] z: 8, totalTracks: 1
[01/21 02:15:56    458s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:15:56    458s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2162.7M, EPOCH TIME: 1705796156.424466
[01/21 02:15:56    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:56    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:56    458s] 
[01/21 02:15:56    458s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:15:56    458s] OPERPROF:     Starting CMU at level 3, MEM:2162.7M, EPOCH TIME: 1705796156.461515
[01/21 02:15:56    458s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2162.7M, EPOCH TIME: 1705796156.462516
[01/21 02:15:56    458s] 
[01/21 02:15:56    458s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:15:56    458s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:2162.7M, EPOCH TIME: 1705796156.463560
[01/21 02:15:56    458s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2162.7M, EPOCH TIME: 1705796156.463610
[01/21 02:15:56    458s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2162.7M, EPOCH TIME: 1705796156.463660
[01/21 02:15:56    458s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2162.7MB).
[01/21 02:15:56    458s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2162.7M, EPOCH TIME: 1705796156.464856
[01/21 02:15:56    458s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:15:56    458s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/21 02:15:56    458s] End AAE Lib Interpolated Model. (MEM=2162.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:15:56    458s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:15:56    458s]     
[01/21 02:15:56    458s]     Clock tree legalization - Histogram:
[01/21 02:15:56    458s]     ====================================
[01/21 02:15:56    458s]     
[01/21 02:15:56    458s]     --------------------------------
[01/21 02:15:56    458s]     Movement (um)    Number of cells
[01/21 02:15:56    458s]     --------------------------------
[01/21 02:15:56    458s]     [2,2)                   1
[01/21 02:15:56    458s]     --------------------------------
[01/21 02:15:56    458s]     
[01/21 02:15:56    458s]     
[01/21 02:15:56    458s]     Clock tree legalization - Top 10 Movements:
[01/21 02:15:56    458s]     ===========================================
[01/21 02:15:56    458s]     
[01/21 02:15:56    458s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:15:56    458s]     Movement (um)    Desired              Achieved             Node
[01/21 02:15:56    458s]                      location             location             
[01/21 02:15:56    458s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:15:56    458s]           2          (192.600,110.770)    (190.600,110.770)    CTS_ccl_a_buf_00038 (a lib_cell CLKBUFX4) at (190.600,110.770), in power domain auto-default
[01/21 02:15:56    458s]           0          (155.463,133.597)    (155.463,133.597)    CTS_ccl_a_buf_00014 (a lib_cell CLKBUFX4) at (155.000,133.000), in power domain auto-default
[01/21 02:15:56    458s]           0          (135.062,130.178)    (135.062,130.178)    CTS_ccl_a_buf_00009 (a lib_cell CLKBUFX4) at (134.600,129.580), in power domain auto-default
[01/21 02:15:56    458s]           0          (151.262,207.643)    (151.262,207.643)    CTS_ccl_a_buf_00024 (a lib_cell CLKBUFX4) at (150.800,206.530), in power domain auto-default
[01/21 02:15:56    458s]           0          (119.662,170.023)    (119.662,170.023)    CTS_ccl_a_buf_00008 (a lib_cell CLKBUFX4) at (119.200,168.910), in power domain auto-default
[01/21 02:15:56    458s]           0          (147.262,163.183)    (147.262,163.183)    CTS_ccl_a_buf_00001 (a lib_cell CLKBUFX4) at (146.800,162.070), in power domain auto-default
[01/21 02:15:56    458s]           0          (194.863,191.738)    (194.863,191.738)    CTS_ccl_a_buf_00030 (a lib_cell CLKBUFX4) at (194.400,191.140), in power domain auto-default
[01/21 02:15:56    458s]           0          (179.062,195.157)    (179.062,195.157)    CTS_ccl_a_buf_00021 (a lib_cell CLKBUFX4) at (178.600,194.560), in power domain auto-default
[01/21 02:15:56    458s]           0          (165.863,173.442)    (165.863,173.442)    CTS_ccl_a_buf_00020 (a lib_cell CLKBUFX4) at (165.400,172.330), in power domain auto-default
[01/21 02:15:56    458s]           0          (194.662,128.982)    (194.662,128.982)    CTS_ccl_a_buf_00039 (a lib_cell CLKBUFX4) at (194.200,127.870), in power domain auto-default
[01/21 02:15:56    458s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:15:56    458s]     
[01/21 02:15:56    458s]     Legalizing clock trees done. (took cpu=0:00:00.9 real=0:00:00.9)
[01/21 02:15:56    458s]     Clock DAG stats after 'Clustering':
[01/21 02:15:56    458s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:15:56    458s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:15:56    458s]       misc counts      : r=1, pp=0
[01/21 02:15:56    458s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/21 02:15:56    458s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:15:56    458s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:15:56    458s]       wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.556pF, total=0.618pF
[01/21 02:15:56    458s]       wire lengths     : top=0.000um, trunk=931.464um, leaf=6840.205um, total=7771.669um
[01/21 02:15:56    458s]       hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
[01/21 02:15:56    458s]     Clock DAG net violations after 'Clustering': none
[01/21 02:15:56    458s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[01/21 02:15:56    458s]       Trunk : target=0.200ns count=4 avg=0.156ns sd=0.011ns min=0.149ns max=0.173ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:15:56    458s]       Leaf  : target=0.200ns count=36 avg=0.184ns sd=0.009ns min=0.164ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 9 <= 0.180ns, 18 <= 0.190ns, 9 <= 0.200ns}
[01/21 02:15:56    458s]     Clock DAG library cell distribution after 'Clustering' {count}:
[01/21 02:15:56    458s]        Bufs: CLKBUFX4: 39 
[01/21 02:15:56    458s]     Clock DAG hash after 'Clustering': 2510468822940391015 15391373852892326606
[01/21 02:15:56    458s]     CTS services accumulated run-time stats after 'Clustering':
[01/21 02:15:56    458s]       delay calculator: calls=5376, total_wall_time=0.183s, mean_wall_time=0.034ms
[01/21 02:15:56    458s]       legalizer: calls=652, total_wall_time=0.008s, mean_wall_time=0.012ms
[01/21 02:15:56    458s]       steiner router: calls=5371, total_wall_time=0.263s, mean_wall_time=0.049ms
[01/21 02:15:56    458s]     Primary reporting skew groups after 'Clustering':
[01/21 02:15:56    458s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.426, avg=0.406, sd=0.009], skew [0.034 vs 0.200], 100% {0.391, 0.426} (wid=0.005 ws=0.003) (gid=0.422 gs=0.033)
[01/21 02:15:56    458s]           min path sink: cpuregs_reg[25][9]/CK
[01/21 02:15:56    458s]           max path sink: cpuregs_reg[28][31]/CK
[01/21 02:15:56    458s]     Skew group summary after 'Clustering':
[01/21 02:15:56    458s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.426, avg=0.406, sd=0.009], skew [0.034 vs 0.200], 100% {0.391, 0.426} (wid=0.005 ws=0.003) (gid=0.422 gs=0.033)
[01/21 02:15:56    458s]     Legalizer API calls during this step: 652 succeeded with high effort: 652 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:15:56    458s]   Clustering done. (took cpu=0:00:02.6 real=0:00:02.6)
[01/21 02:15:56    458s]   
[01/21 02:15:56    458s]   Post-Clustering Statistics Report
[01/21 02:15:56    458s]   =================================
[01/21 02:15:56    458s]   
[01/21 02:15:56    458s]   Fanout Statistics:
[01/21 02:15:56    458s]   
[01/21 02:15:56    458s]   ------------------------------------------------------------------------------------------------------------------------
[01/21 02:15:56    458s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[01/21 02:15:56    458s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[01/21 02:15:56    458s]   ------------------------------------------------------------------------------------------------------------------------
[01/21 02:15:56    458s]   Trunk         5       8.000       1        14        5.701      {2 <= 3, 2 <= 12, 1 <= 15}
[01/21 02:15:56    458s]   Leaf         36      54.472      44        62        4.067      {1 <= 44, 2 <= 48, 7 <= 52, 14 <= 56, 10 <= 60, 2 <= 64}
[01/21 02:15:56    458s]   ------------------------------------------------------------------------------------------------------------------------
[01/21 02:15:56    458s]   
[01/21 02:15:56    458s]   Clustering Failure Statistics:
[01/21 02:15:56    458s]   
[01/21 02:15:56    458s]   ----------------------------------------------
[01/21 02:15:56    458s]   Net Type    Clusters    Clusters    Transition
[01/21 02:15:56    458s]               Tried       Failed      Failures
[01/21 02:15:56    458s]   ----------------------------------------------
[01/21 02:15:56    458s]   Trunk           6           3            3
[01/21 02:15:56    458s]   Leaf          334          63           63
[01/21 02:15:56    458s]   ----------------------------------------------
[01/21 02:15:56    458s]   
[01/21 02:15:56    458s]   Clustering Partition Statistics:
[01/21 02:15:56    458s]   
[01/21 02:15:56    458s]   --------------------------------------------------------------------------------------
[01/21 02:15:56    458s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[01/21 02:15:56    458s]               Fraction    Fraction    Count        Size        Size    Size    Size
[01/21 02:15:56    458s]   --------------------------------------------------------------------------------------
[01/21 02:15:56    458s]   Trunk        0.000       1.000          1          36.000      36      36      0.000
[01/21 02:15:56    458s]   Leaf         0.000       1.000          1        1961.000    1961    1961      0.000
[01/21 02:15:56    458s]   --------------------------------------------------------------------------------------
[01/21 02:15:56    458s]   
[01/21 02:15:56    458s]   
[01/21 02:15:56    458s]   Looking for fanout violations...
[01/21 02:15:56    458s]   Looking for fanout violations done.
[01/21 02:15:56    458s]   CongRepair After Initial Clustering...
[01/21 02:15:56    458s]   Reset timing graph...
[01/21 02:15:56    458s] Ignoring AAE DB Resetting ...
[01/21 02:15:56    458s]   Reset timing graph done.
[01/21 02:15:56    458s]   Leaving CCOpt scope - Early Global Route...
[01/21 02:15:56    458s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2200.8M, EPOCH TIME: 1705796156.652909
[01/21 02:15:56    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/21 02:15:56    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:56    458s] All LLGs are deleted
[01/21 02:15:56    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:56    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:56    458s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2200.8M, EPOCH TIME: 1705796156.686333
[01/21 02:15:56    458s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2200.8M, EPOCH TIME: 1705796156.686787
[01/21 02:15:56    458s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.030, REAL:0.035, MEM:2162.8M, EPOCH TIME: 1705796156.688266
[01/21 02:15:56    458s]   Clock implementation routing...
[01/21 02:15:56    458s] Net route status summary:
[01/21 02:15:56    458s]   Clock:        40 (unrouted=40, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:15:56    458s]   Non-clock: 11071 (unrouted=186, trialRouted=10885, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:15:56    458s]     Routing using eGR only...
[01/21 02:15:56    458s]       Early Global Route - eGR only step...
[01/21 02:15:56    458s] (ccopt eGR): There are 40 nets to be routed. 0 nets have skip routing designation.
[01/21 02:15:56    458s] (ccopt eGR): There are 40 nets for routing of which 40 have one or more fixed wires.
[01/21 02:15:56    458s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/21 02:15:56    458s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/21 02:15:56    458s] (ccopt eGR): Start to route 40 all nets
[01/21 02:15:56    458s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2162.81 MB )
[01/21 02:15:56    458s] (I)      ==================== Layers =====================
[01/21 02:15:56    458s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:56    458s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:15:56    458s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:56    458s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:15:56    458s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:15:56    458s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:15:56    458s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:15:56    458s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:15:56    458s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:15:56    458s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:15:56    458s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:15:56    458s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:15:56    458s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:15:56    458s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:15:56    458s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:15:56    458s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:15:56    458s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:15:56    458s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:15:56    458s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:15:56    458s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:15:56    458s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:15:56    458s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:15:56    458s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:15:56    458s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:15:56    458s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:15:56    458s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:56    458s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:15:56    458s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:15:56    458s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:15:56    458s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:15:56    458s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:15:56    458s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:15:56    458s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:15:56    458s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:15:56    458s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:15:56    458s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:15:56    458s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:15:56    458s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:15:56    458s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:15:56    458s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:15:56    458s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:56    458s] (I)      Started Import and model ( Curr Mem: 2162.81 MB )
[01/21 02:15:56    458s] (I)      Default pattern map key = picorv32_default.
[01/21 02:15:56    458s] (I)      == Non-default Options ==
[01/21 02:15:56    458s] (I)      Clean congestion better                            : true
[01/21 02:15:56    458s] (I)      Estimate vias on DPT layer                         : true
[01/21 02:15:56    458s] (I)      Clean congestion layer assignment rounds           : 3
[01/21 02:15:56    458s] (I)      Layer constraints as soft constraints              : true
[01/21 02:15:56    458s] (I)      Soft top layer                                     : true
[01/21 02:15:56    458s] (I)      Skip prospective layer relax nets                  : true
[01/21 02:15:56    458s] (I)      Better NDR handling                                : true
[01/21 02:15:56    458s] (I)      Improved NDR modeling in LA                        : true
[01/21 02:15:56    458s] (I)      Routing cost fix for NDR handling                  : true
[01/21 02:15:56    458s] (I)      Block tracks for preroutes                         : true
[01/21 02:15:56    458s] (I)      Assign IRoute by net group key                     : true
[01/21 02:15:56    458s] (I)      Block unroutable channels                          : true
[01/21 02:15:56    458s] (I)      Block unroutable channels 3D                       : true
[01/21 02:15:56    458s] (I)      Bound layer relaxed segment wl                     : true
[01/21 02:15:56    458s] (I)      Blocked pin reach length threshold                 : 2
[01/21 02:15:56    458s] (I)      Check blockage within NDR space in TA              : true
[01/21 02:15:56    458s] (I)      Skip must join for term with via pillar            : true
[01/21 02:15:56    458s] (I)      Model find APA for IO pin                          : true
[01/21 02:15:56    458s] (I)      On pin location for off pin term                   : true
[01/21 02:15:56    458s] (I)      Handle EOL spacing                                 : true
[01/21 02:15:56    458s] (I)      Merge PG vias by gap                               : true
[01/21 02:15:56    458s] (I)      Maximum routing layer                              : 11
[01/21 02:15:56    458s] (I)      Route selected nets only                           : true
[01/21 02:15:56    458s] (I)      Refine MST                                         : true
[01/21 02:15:56    458s] (I)      Honor PRL                                          : true
[01/21 02:15:56    458s] (I)      Strong congestion aware                            : true
[01/21 02:15:56    458s] (I)      Improved initial location for IRoutes              : true
[01/21 02:15:56    458s] (I)      Multi panel TA                                     : true
[01/21 02:15:56    458s] (I)      Penalize wire overlap                              : true
[01/21 02:15:56    458s] (I)      Expand small instance blockage                     : true
[01/21 02:15:56    458s] (I)      Reduce via in TA                                   : true
[01/21 02:15:56    458s] (I)      SS-aware routing                                   : true
[01/21 02:15:56    458s] (I)      Improve tree edge sharing                          : true
[01/21 02:15:56    458s] (I)      Improve 2D via estimation                          : true
[01/21 02:15:56    458s] (I)      Refine Steiner tree                                : true
[01/21 02:15:56    458s] (I)      Build spine tree                                   : true
[01/21 02:15:56    458s] (I)      Model pass through capacity                        : true
[01/21 02:15:56    458s] (I)      Extend blockages by a half GCell                   : true
[01/21 02:15:56    458s] (I)      Consider pin shapes                                : true
[01/21 02:15:56    458s] (I)      Consider pin shapes for all nodes                  : true
[01/21 02:15:56    458s] (I)      Consider NR APA                                    : true
[01/21 02:15:56    458s] (I)      Consider IO pin shape                              : true
[01/21 02:15:56    458s] (I)      Fix pin connection bug                             : true
[01/21 02:15:56    458s] (I)      Consider layer RC for local wires                  : true
[01/21 02:15:56    458s] (I)      Route to clock mesh pin                            : true
[01/21 02:15:56    458s] (I)      LA-aware pin escape length                         : 2
[01/21 02:15:56    458s] (I)      Connect multiple ports                             : true
[01/21 02:15:56    458s] (I)      Split for must join                                : true
[01/21 02:15:56    458s] (I)      Number of threads                                  : 1
[01/21 02:15:56    458s] (I)      Routing effort level                               : 10000
[01/21 02:15:56    458s] (I)      Prefer layer length threshold                      : 8
[01/21 02:15:56    458s] (I)      Overflow penalty cost                              : 10
[01/21 02:15:56    458s] (I)      A-star cost                                        : 0.300000
[01/21 02:15:56    458s] (I)      Misalignment cost                                  : 10.000000
[01/21 02:15:56    458s] (I)      Threshold for short IRoute                         : 6
[01/21 02:15:56    458s] (I)      Via cost during post routing                       : 1.000000
[01/21 02:15:56    458s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/21 02:15:56    458s] (I)      Source-to-sink ratio                               : 0.300000
[01/21 02:15:56    458s] (I)      Scenic ratio bound                                 : 3.000000
[01/21 02:15:56    458s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/21 02:15:56    458s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/21 02:15:56    458s] (I)      PG-aware similar topology routing                  : true
[01/21 02:15:56    458s] (I)      Maze routing via cost fix                          : true
[01/21 02:15:56    458s] (I)      Apply PRL on PG terms                              : true
[01/21 02:15:56    458s] (I)      Apply PRL on obs objects                           : true
[01/21 02:15:56    458s] (I)      Handle range-type spacing rules                    : true
[01/21 02:15:56    458s] (I)      PG gap threshold multiplier                        : 10.000000
[01/21 02:15:56    458s] (I)      Parallel spacing query fix                         : true
[01/21 02:15:56    458s] (I)      Force source to root IR                            : true
[01/21 02:15:56    458s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/21 02:15:56    458s] (I)      Do not relax to DPT layer                          : true
[01/21 02:15:56    458s] (I)      No DPT in post routing                             : true
[01/21 02:15:56    458s] (I)      Modeling PG via merging fix                        : true
[01/21 02:15:56    458s] (I)      Shield aware TA                                    : true
[01/21 02:15:56    458s] (I)      Strong shield aware TA                             : true
[01/21 02:15:56    458s] (I)      Overflow calculation fix in LA                     : true
[01/21 02:15:56    458s] (I)      Post routing fix                                   : true
[01/21 02:15:56    458s] (I)      Strong post routing                                : true
[01/21 02:15:56    458s] (I)      Access via pillar from top                         : true
[01/21 02:15:56    458s] (I)      NDR via pillar fix                                 : true
[01/21 02:15:56    458s] (I)      Violation on path threshold                        : 1
[01/21 02:15:56    458s] (I)      Pass through capacity modeling                     : true
[01/21 02:15:56    458s] (I)      Select the non-relaxed segments in post routing stage : true
[01/21 02:15:56    458s] (I)      Select term pin box for io pin                     : true
[01/21 02:15:56    458s] (I)      Penalize NDR sharing                               : true
[01/21 02:15:56    458s] (I)      Enable special modeling                            : false
[01/21 02:15:56    458s] (I)      Keep fixed segments                                : true
[01/21 02:15:56    458s] (I)      Reorder net groups by key                          : true
[01/21 02:15:56    458s] (I)      Increase net scenic ratio                          : true
[01/21 02:15:56    458s] (I)      Method to set GCell size                           : row
[01/21 02:15:56    458s] (I)      Connect multiple ports and must join fix           : true
[01/21 02:15:56    458s] (I)      Avoid high resistance layers                       : true
[01/21 02:15:56    458s] (I)      Model find APA for IO pin fix                      : true
[01/21 02:15:56    458s] (I)      Avoid connecting non-metal layers                  : true
[01/21 02:15:56    458s] (I)      Use track pitch for NDR                            : true
[01/21 02:15:56    458s] (I)      Enable layer relax to lower layer                  : true
[01/21 02:15:56    458s] (I)      Enable layer relax to upper layer                  : true
[01/21 02:15:56    458s] (I)      Top layer relaxation fix                           : true
[01/21 02:15:56    458s] (I)      Handle non-default track width                     : false
[01/21 02:15:56    458s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:15:56    458s] (I)      Use row-based GCell size
[01/21 02:15:56    458s] (I)      Use row-based GCell align
[01/21 02:15:56    458s] (I)      layer 0 area = 80000
[01/21 02:15:56    458s] (I)      layer 1 area = 80000
[01/21 02:15:56    458s] (I)      layer 2 area = 80000
[01/21 02:15:56    458s] (I)      layer 3 area = 80000
[01/21 02:15:56    458s] (I)      layer 4 area = 80000
[01/21 02:15:56    458s] (I)      layer 5 area = 80000
[01/21 02:15:56    458s] (I)      layer 6 area = 80000
[01/21 02:15:56    458s] (I)      layer 7 area = 80000
[01/21 02:15:56    458s] (I)      layer 8 area = 80000
[01/21 02:15:56    458s] (I)      layer 9 area = 400000
[01/21 02:15:56    458s] (I)      layer 10 area = 400000
[01/21 02:15:56    458s] (I)      GCell unit size   : 3420
[01/21 02:15:56    458s] (I)      GCell multiplier  : 1
[01/21 02:15:56    458s] (I)      GCell row height  : 3420
[01/21 02:15:56    458s] (I)      Actual row height : 3420
[01/21 02:15:56    458s] (I)      GCell align ref   : 30000 30020
[01/21 02:15:56    458s] [NR-eGR] Track table information for default rule: 
[01/21 02:15:56    458s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:15:56    458s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:15:56    458s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:15:56    458s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:15:56    458s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:15:56    458s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:15:56    458s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:15:56    458s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:15:56    458s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:15:56    458s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:15:56    458s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:15:56    458s] (I)      ==================== Default via =====================
[01/21 02:15:56    458s] (I)      +----+------------------+----------------------------+
[01/21 02:15:56    458s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:15:56    458s] (I)      +----+------------------+----------------------------+
[01/21 02:15:56    458s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:15:56    458s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:15:56    458s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:15:56    458s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:15:56    458s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:15:56    458s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:15:56    458s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:15:56    458s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:15:56    458s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:15:56    458s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:15:56    458s] (I)      +----+------------------+----------------------------+
[01/21 02:15:56    458s] [NR-eGR] Read 6106 PG shapes
[01/21 02:15:56    458s] [NR-eGR] Read 0 clock shapes
[01/21 02:15:56    458s] [NR-eGR] Read 0 other shapes
[01/21 02:15:56    458s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:15:56    458s] [NR-eGR] #Instance Blockages : 0
[01/21 02:15:56    458s] [NR-eGR] #PG Blockages       : 6106
[01/21 02:15:56    458s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:15:56    458s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:15:56    458s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:15:56    458s] [NR-eGR] #Other Blockages    : 0
[01/21 02:15:56    458s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:15:56    458s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:15:56    458s] [NR-eGR] Read 10925 nets ( ignored 10885 )
[01/21 02:15:56    458s] [NR-eGR] Connected 0 must-join pins/ports
[01/21 02:15:56    458s] (I)      early_global_route_priority property id does not exist.
[01/21 02:15:56    458s] (I)      Read Num Blocks=8384  Num Prerouted Wires=0  Num CS=0
[01/21 02:15:56    458s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[01/21 02:15:56    458s] (I)      Layer 2 (H) : #blockages 1250 : #preroutes 0
[01/21 02:15:56    458s] (I)      Layer 3 (V) : #blockages 250 : #preroutes 0
[01/21 02:15:56    458s] (I)      Layer 4 (H) : #blockages 1250 : #preroutes 0
[01/21 02:15:56    458s] (I)      Layer 5 (V) : #blockages 250 : #preroutes 0
[01/21 02:15:56    458s] (I)      Layer 6 (H) : #blockages 1250 : #preroutes 0
[01/21 02:15:56    458s] (I)      Layer 7 (V) : #blockages 250 : #preroutes 0
[01/21 02:15:56    458s] (I)      Layer 8 (H) : #blockages 1500 : #preroutes 0
[01/21 02:15:56    458s] (I)      Layer 9 (V) : #blockages 644 : #preroutes 0
[01/21 02:15:56    458s] (I)      Layer 10 (H) : #blockages 1490 : #preroutes 0
[01/21 02:15:56    458s] (I)      Moved 1 terms for better access 
[01/21 02:15:56    458s] (I)      Number of ignored nets                =      0
[01/21 02:15:56    458s] (I)      Number of connected nets              =      0
[01/21 02:15:56    458s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:15:56    458s] (I)      Number of clock nets                  =     40.  Ignored: No
[01/21 02:15:56    458s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:15:56    458s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:15:56    458s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:15:56    458s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:15:56    458s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:15:56    458s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:15:56    458s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:15:56    458s] [NR-eGR] There are 40 clock nets ( 4 with NDR ).
[01/21 02:15:56    458s] (I)      Ndr track 0 does not exist
[01/21 02:15:56    458s] (I)      Ndr track 0 does not exist
[01/21 02:15:56    458s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:15:56    458s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:15:56    458s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:15:56    458s] (I)      Site width          :   400  (dbu)
[01/21 02:15:56    458s] (I)      Row height          :  3420  (dbu)
[01/21 02:15:56    458s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:15:56    458s] (I)      GCell width         :  3420  (dbu)
[01/21 02:15:56    458s] (I)      GCell height        :  3420  (dbu)
[01/21 02:15:56    458s] (I)      Grid                :   142   141    11
[01/21 02:15:56    458s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:15:56    458s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:15:56    458s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:15:56    458s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:15:56    458s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:15:56    458s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:15:56    458s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:15:56    458s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:15:56    458s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:15:56    458s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:15:56    458s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:15:56    458s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:15:56    458s] (I)      --------------------------------------------------------
[01/21 02:15:56    458s] 
[01/21 02:15:56    458s] [NR-eGR] ============ Routing rule table ============
[01/21 02:15:56    458s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/21 02:15:56    458s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/21 02:15:56    458s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/21 02:15:56    458s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/21 02:15:56    458s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/21 02:15:56    458s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/21 02:15:56    458s] [NR-eGR] Rule id: 1  Nets: 36
[01/21 02:15:56    458s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:15:56    458s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:15:56    458s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:15:56    458s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:15:56    458s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:15:56    458s] [NR-eGR] ========================================
[01/21 02:15:56    458s] [NR-eGR] 
[01/21 02:15:56    458s] (I)      =============== Blocked Tracks ===============
[01/21 02:15:56    458s] (I)      +-------+---------+----------+---------------+
[01/21 02:15:56    458s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:15:56    458s] (I)      +-------+---------+----------+---------------+
[01/21 02:15:56    458s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:15:56    458s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:15:56    458s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:15:56    458s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:15:56    458s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:15:56    458s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:15:56    458s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:15:56    458s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:15:56    458s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:15:56    458s] (I)      |    10 |   68667 |     4772 |         6.95% |
[01/21 02:15:56    458s] (I)      |    11 |   72278 |    12872 |        17.81% |
[01/21 02:15:56    458s] (I)      +-------+---------+----------+---------------+
[01/21 02:15:56    458s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2166.93 MB )
[01/21 02:15:56    458s] (I)      Reset routing kernel
[01/21 02:15:56    458s] (I)      Started Global Routing ( Curr Mem: 2166.93 MB )
[01/21 02:15:56    458s] (I)      totalPins=2040  totalGlobalPin=2039 (99.95%)
[01/21 02:15:56    458s] (I)      total 2D Cap : 526506 = (359064 H, 167442 V)
[01/21 02:15:56    458s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1a Route ============
[01/21 02:15:56    458s] (I)      Usage: 539 = (294 H, 245 V) = (0.08% H, 0.15% V) = (5.027e+02um H, 4.189e+02um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1b Route ============
[01/21 02:15:56    458s] (I)      Usage: 539 = (294 H, 245 V) = (0.08% H, 0.15% V) = (5.027e+02um H, 4.189e+02um V)
[01/21 02:15:56    458s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.216900e+02um
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1c Route ============
[01/21 02:15:56    458s] (I)      Usage: 539 = (294 H, 245 V) = (0.08% H, 0.15% V) = (5.027e+02um H, 4.189e+02um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1d Route ============
[01/21 02:15:56    458s] (I)      Usage: 539 = (294 H, 245 V) = (0.08% H, 0.15% V) = (5.027e+02um H, 4.189e+02um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1e Route ============
[01/21 02:15:56    458s] (I)      Usage: 539 = (294 H, 245 V) = (0.08% H, 0.15% V) = (5.027e+02um H, 4.189e+02um V)
[01/21 02:15:56    458s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.216900e+02um
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1f Route ============
[01/21 02:15:56    458s] (I)      Usage: 539 = (294 H, 245 V) = (0.08% H, 0.15% V) = (5.027e+02um H, 4.189e+02um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1g Route ============
[01/21 02:15:56    458s] (I)      Usage: 511 = (266 H, 245 V) = (0.07% H, 0.15% V) = (4.549e+02um H, 4.189e+02um V)
[01/21 02:15:56    458s] (I)      #Nets         : 4
[01/21 02:15:56    458s] (I)      #Relaxed nets : 1
[01/21 02:15:56    458s] (I)      Wire length   : 373
[01/21 02:15:56    458s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 9]
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1h Route ============
[01/21 02:15:56    458s] (I)      Usage: 511 = (266 H, 245 V) = (0.07% H, 0.15% V) = (4.549e+02um H, 4.189e+02um V)
[01/21 02:15:56    458s] (I)      total 2D Cap : 526506 = (359064 H, 167442 V)
[01/21 02:15:56    458s] [NR-eGR] Layer group 2: route 36 net(s) in layer range [5, 7]
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1a Route ============
[01/21 02:15:56    458s] (I)      Usage: 4317 = (1993 H, 2324 V) = (0.56% H, 1.39% V) = (3.408e+03um H, 3.974e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1b Route ============
[01/21 02:15:56    458s] (I)      Usage: 4317 = (1993 H, 2324 V) = (0.56% H, 1.39% V) = (3.408e+03um H, 3.974e+03um V)
[01/21 02:15:56    458s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.382070e+03um
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1c Route ============
[01/21 02:15:56    458s] (I)      Usage: 4317 = (1993 H, 2324 V) = (0.56% H, 1.39% V) = (3.408e+03um H, 3.974e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1d Route ============
[01/21 02:15:56    458s] (I)      Usage: 4317 = (1993 H, 2324 V) = (0.56% H, 1.39% V) = (3.408e+03um H, 3.974e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1e Route ============
[01/21 02:15:56    458s] (I)      Usage: 4317 = (1993 H, 2324 V) = (0.56% H, 1.39% V) = (3.408e+03um H, 3.974e+03um V)
[01/21 02:15:56    458s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.382070e+03um
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1f Route ============
[01/21 02:15:56    458s] (I)      Usage: 4317 = (1993 H, 2324 V) = (0.56% H, 1.39% V) = (3.408e+03um H, 3.974e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1g Route ============
[01/21 02:15:56    458s] (I)      Usage: 4296 = (1996 H, 2300 V) = (0.56% H, 1.37% V) = (3.413e+03um H, 3.933e+03um V)
[01/21 02:15:56    458s] (I)      #Nets         : 36
[01/21 02:15:56    458s] (I)      #Relaxed nets : 3
[01/21 02:15:56    458s] (I)      Wire length   : 3493
[01/21 02:15:56    458s] [NR-eGR] Create a new net group with 3 nets and layer range [5, 9]
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1h Route ============
[01/21 02:15:56    458s] (I)      Usage: 4302 = (2004 H, 2298 V) = (0.56% H, 1.37% V) = (3.427e+03um H, 3.930e+03um V)
[01/21 02:15:56    458s] (I)      total 2D Cap : 872980 = (537472 H, 335508 V)
[01/21 02:15:56    458s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 9]
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1a Route ============
[01/21 02:15:56    458s] (I)      Usage: 4468 = (2094 H, 2374 V) = (0.39% H, 0.71% V) = (3.581e+03um H, 4.060e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1b Route ============
[01/21 02:15:56    458s] (I)      Usage: 4468 = (2094 H, 2374 V) = (0.39% H, 0.71% V) = (3.581e+03um H, 4.060e+03um V)
[01/21 02:15:56    458s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.640280e+03um
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1c Route ============
[01/21 02:15:56    458s] (I)      Usage: 4468 = (2094 H, 2374 V) = (0.39% H, 0.71% V) = (3.581e+03um H, 4.060e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1d Route ============
[01/21 02:15:56    458s] (I)      Usage: 4468 = (2094 H, 2374 V) = (0.39% H, 0.71% V) = (3.581e+03um H, 4.060e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1e Route ============
[01/21 02:15:56    458s] (I)      Usage: 4468 = (2094 H, 2374 V) = (0.39% H, 0.71% V) = (3.581e+03um H, 4.060e+03um V)
[01/21 02:15:56    458s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.640280e+03um
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1f Route ============
[01/21 02:15:56    458s] (I)      Usage: 4468 = (2094 H, 2374 V) = (0.39% H, 0.71% V) = (3.581e+03um H, 4.060e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1g Route ============
[01/21 02:15:56    458s] (I)      Usage: 4440 = (2066 H, 2374 V) = (0.38% H, 0.71% V) = (3.533e+03um H, 4.060e+03um V)
[01/21 02:15:56    458s] (I)      #Nets         : 1
[01/21 02:15:56    458s] (I)      #Relaxed nets : 1
[01/21 02:15:56    458s] (I)      Wire length   : 0
[01/21 02:15:56    458s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 11]
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1h Route ============
[01/21 02:15:56    458s] (I)      Usage: 4440 = (2066 H, 2374 V) = (0.38% H, 0.71% V) = (3.533e+03um H, 4.060e+03um V)
[01/21 02:15:56    458s] (I)      total 2D Cap : 872980 = (537472 H, 335508 V)
[01/21 02:15:56    458s] [NR-eGR] Layer group 4: route 3 net(s) in layer range [5, 9]
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1a Route ============
[01/21 02:15:56    458s] (I)      Usage: 4750 = (2201 H, 2549 V) = (0.41% H, 0.76% V) = (3.764e+03um H, 4.359e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1b Route ============
[01/21 02:15:56    458s] (I)      Usage: 4750 = (2201 H, 2549 V) = (0.41% H, 0.76% V) = (3.764e+03um H, 4.359e+03um V)
[01/21 02:15:56    458s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.122500e+03um
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1c Route ============
[01/21 02:15:56    458s] (I)      Usage: 4750 = (2201 H, 2549 V) = (0.41% H, 0.76% V) = (3.764e+03um H, 4.359e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1d Route ============
[01/21 02:15:56    458s] (I)      Usage: 4750 = (2201 H, 2549 V) = (0.41% H, 0.76% V) = (3.764e+03um H, 4.359e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1e Route ============
[01/21 02:15:56    458s] (I)      Usage: 4750 = (2201 H, 2549 V) = (0.41% H, 0.76% V) = (3.764e+03um H, 4.359e+03um V)
[01/21 02:15:56    458s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.122500e+03um
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1f Route ============
[01/21 02:15:56    458s] (I)      Usage: 4750 = (2201 H, 2549 V) = (0.41% H, 0.76% V) = (3.764e+03um H, 4.359e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1g Route ============
[01/21 02:15:56    458s] (I)      Usage: 4732 = (2197 H, 2535 V) = (0.41% H, 0.76% V) = (3.757e+03um H, 4.335e+03um V)
[01/21 02:15:56    458s] (I)      #Nets         : 3
[01/21 02:15:56    458s] (I)      #Relaxed nets : 3
[01/21 02:15:56    458s] (I)      Wire length   : 0
[01/21 02:15:56    458s] [NR-eGR] Create a new net group with 3 nets and layer range [5, 11]
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1h Route ============
[01/21 02:15:56    458s] (I)      Usage: 4732 = (2197 H, 2535 V) = (0.41% H, 0.76% V) = (3.757e+03um H, 4.335e+03um V)
[01/21 02:15:56    458s] (I)      total 2D Cap : 995956 = (596669 H, 399287 V)
[01/21 02:15:56    458s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [5, 11]
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1a Route ============
[01/21 02:15:56    458s] (I)      Usage: 4898 = (2287 H, 2611 V) = (0.38% H, 0.65% V) = (3.911e+03um H, 4.465e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1b Route ============
[01/21 02:15:56    458s] (I)      Usage: 4898 = (2287 H, 2611 V) = (0.38% H, 0.65% V) = (3.911e+03um H, 4.465e+03um V)
[01/21 02:15:56    458s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.375580e+03um
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1c Route ============
[01/21 02:15:56    458s] (I)      Usage: 4898 = (2287 H, 2611 V) = (0.38% H, 0.65% V) = (3.911e+03um H, 4.465e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1d Route ============
[01/21 02:15:56    458s] (I)      Usage: 4898 = (2287 H, 2611 V) = (0.38% H, 0.65% V) = (3.911e+03um H, 4.465e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1e Route ============
[01/21 02:15:56    458s] (I)      Usage: 4898 = (2287 H, 2611 V) = (0.38% H, 0.65% V) = (3.911e+03um H, 4.465e+03um V)
[01/21 02:15:56    458s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.375580e+03um
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1f Route ============
[01/21 02:15:56    458s] (I)      Usage: 4898 = (2287 H, 2611 V) = (0.38% H, 0.65% V) = (3.911e+03um H, 4.465e+03um V)
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1g Route ============
[01/21 02:15:56    458s] (I)      Usage: 4870 = (2259 H, 2611 V) = (0.38% H, 0.65% V) = (3.863e+03um H, 4.465e+03um V)
[01/21 02:15:56    458s] (I)      #Nets         : 1
[01/21 02:15:56    458s] (I)      #Relaxed nets : 1
[01/21 02:15:56    458s] (I)      Wire length   : 0
[01/21 02:15:56    458s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[01/21 02:15:56    458s] (I)      
[01/21 02:15:56    458s] (I)      ============  Phase 1h Route ============
[01/21 02:15:56    458s] (I)      Usage: 4870 = (2259 H, 2611 V) = (0.38% H, 0.65% V) = (3.863e+03um H, 4.465e+03um V)
[01/21 02:15:57    458s] (I)      total 2D Cap : 996352 = (596933 H, 399419 V)
[01/21 02:15:57    458s] [NR-eGR] Layer group 6: route 3 net(s) in layer range [5, 11]
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1a Route ============
[01/21 02:15:57    458s] (I)      Usage: 5180 = (2394 H, 2786 V) = (0.40% H, 0.70% V) = (4.094e+03um H, 4.764e+03um V)
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1b Route ============
[01/21 02:15:57    458s] (I)      Usage: 5180 = (2394 H, 2786 V) = (0.40% H, 0.70% V) = (4.094e+03um H, 4.764e+03um V)
[01/21 02:15:57    458s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 8.857800e+03um
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1c Route ============
[01/21 02:15:57    458s] (I)      Usage: 5180 = (2394 H, 2786 V) = (0.40% H, 0.70% V) = (4.094e+03um H, 4.764e+03um V)
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1d Route ============
[01/21 02:15:57    458s] (I)      Usage: 5180 = (2394 H, 2786 V) = (0.40% H, 0.70% V) = (4.094e+03um H, 4.764e+03um V)
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1e Route ============
[01/21 02:15:57    458s] (I)      Usage: 5180 = (2394 H, 2786 V) = (0.40% H, 0.70% V) = (4.094e+03um H, 4.764e+03um V)
[01/21 02:15:57    458s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 8.857800e+03um
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1f Route ============
[01/21 02:15:57    458s] (I)      Usage: 5180 = (2394 H, 2786 V) = (0.40% H, 0.70% V) = (4.094e+03um H, 4.764e+03um V)
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1g Route ============
[01/21 02:15:57    458s] (I)      Usage: 5162 = (2390 H, 2772 V) = (0.40% H, 0.69% V) = (4.087e+03um H, 4.740e+03um V)
[01/21 02:15:57    458s] (I)      #Nets         : 3
[01/21 02:15:57    458s] (I)      #Relaxed nets : 3
[01/21 02:15:57    458s] (I)      Wire length   : 0
[01/21 02:15:57    458s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1h Route ============
[01/21 02:15:57    458s] (I)      Usage: 5162 = (2390 H, 2772 V) = (0.40% H, 0.69% V) = (4.087e+03um H, 4.740e+03um V)
[01/21 02:15:57    458s] (I)      total 2D Cap : 1343486 = (776320 H, 567166 V)
[01/21 02:15:57    458s] [NR-eGR] Layer group 7: route 1 net(s) in layer range [3, 11]
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1a Route ============
[01/21 02:15:57    458s] (I)      Usage: 5494 = (2570 H, 2924 V) = (0.33% H, 0.52% V) = (4.395e+03um H, 5.000e+03um V)
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1b Route ============
[01/21 02:15:57    458s] (I)      Usage: 5494 = (2570 H, 2924 V) = (0.33% H, 0.52% V) = (4.395e+03um H, 5.000e+03um V)
[01/21 02:15:57    458s] (I)      Overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 9.394740e+03um
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1c Route ============
[01/21 02:15:57    458s] (I)      Usage: 5494 = (2570 H, 2924 V) = (0.33% H, 0.52% V) = (4.395e+03um H, 5.000e+03um V)
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1d Route ============
[01/21 02:15:57    458s] (I)      Usage: 5494 = (2570 H, 2924 V) = (0.33% H, 0.52% V) = (4.395e+03um H, 5.000e+03um V)
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1e Route ============
[01/21 02:15:57    458s] (I)      Usage: 5494 = (2570 H, 2924 V) = (0.33% H, 0.52% V) = (4.395e+03um H, 5.000e+03um V)
[01/21 02:15:57    458s] [NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 9.394740e+03um
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1f Route ============
[01/21 02:15:57    458s] (I)      Usage: 5494 = (2570 H, 2924 V) = (0.33% H, 0.52% V) = (4.395e+03um H, 5.000e+03um V)
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1g Route ============
[01/21 02:15:57    458s] (I)      Usage: 5494 = (2570 H, 2924 V) = (0.33% H, 0.52% V) = (4.395e+03um H, 5.000e+03um V)
[01/21 02:15:57    458s] (I)      #Nets         : 1
[01/21 02:15:57    458s] (I)      #Relaxed nets : 0
[01/21 02:15:57    458s] (I)      Wire length   : 166
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1h Route ============
[01/21 02:15:57    458s] (I)      Usage: 5494 = (2570 H, 2924 V) = (0.33% H, 0.52% V) = (4.395e+03um H, 5.000e+03um V)
[01/21 02:15:57    458s] (I)      total 2D Cap : 1343882 = (776584 H, 567298 V)
[01/21 02:15:57    458s] [NR-eGR] Layer group 8: route 3 net(s) in layer range [3, 11]
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1a Route ============
[01/21 02:15:57    458s] (I)      Usage: 6103 = (2838 H, 3265 V) = (0.37% H, 0.58% V) = (4.853e+03um H, 5.583e+03um V)
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1b Route ============
[01/21 02:15:57    458s] (I)      Usage: 6103 = (2838 H, 3265 V) = (0.37% H, 0.58% V) = (4.853e+03um H, 5.583e+03um V)
[01/21 02:15:57    458s] (I)      Overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.043613e+04um
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1c Route ============
[01/21 02:15:57    458s] (I)      Usage: 6103 = (2838 H, 3265 V) = (0.37% H, 0.58% V) = (4.853e+03um H, 5.583e+03um V)
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1d Route ============
[01/21 02:15:57    458s] (I)      Usage: 6103 = (2838 H, 3265 V) = (0.37% H, 0.58% V) = (4.853e+03um H, 5.583e+03um V)
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1e Route ============
[01/21 02:15:57    458s] (I)      Usage: 6103 = (2838 H, 3265 V) = (0.37% H, 0.58% V) = (4.853e+03um H, 5.583e+03um V)
[01/21 02:15:57    458s] [NR-eGR] Early Global Route overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.043613e+04um
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1f Route ============
[01/21 02:15:57    458s] (I)      Usage: 6103 = (2838 H, 3265 V) = (0.37% H, 0.58% V) = (4.853e+03um H, 5.583e+03um V)
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1g Route ============
[01/21 02:15:57    458s] (I)      Usage: 6103 = (2838 H, 3265 V) = (0.37% H, 0.58% V) = (4.853e+03um H, 5.583e+03um V)
[01/21 02:15:57    458s] (I)      #Nets         : 3
[01/21 02:15:57    458s] (I)      #Relaxed nets : 0
[01/21 02:15:57    458s] (I)      Wire length   : 310
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] (I)      ============  Phase 1h Route ============
[01/21 02:15:57    458s] (I)      Usage: 6103 = (2836 H, 3267 V) = (0.37% H, 0.58% V) = (4.850e+03um H, 5.587e+03um V)
[01/21 02:15:57    458s] (I)      
[01/21 02:15:57    458s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:15:57    458s] [NR-eGR]                        OverCon            
[01/21 02:15:57    458s] [NR-eGR]                         #Gcell     %Gcell
[01/21 02:15:57    458s] [NR-eGR]        Layer             (1-0)    OverCon
[01/21 02:15:57    458s] [NR-eGR] ----------------------------------------------
[01/21 02:15:57    458s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    458s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    458s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    458s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    458s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    458s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    458s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    458s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    458s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    458s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    458s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    458s] [NR-eGR] ----------------------------------------------
[01/21 02:15:57    458s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    458s] [NR-eGR] 
[01/21 02:15:57    458s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2166.93 MB )
[01/21 02:15:57    458s] (I)      total 2D Cap : 1519282 = (777095 H, 742187 V)
[01/21 02:15:57    458s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:15:57    458s] (I)      ============= Track Assignment ============
[01/21 02:15:57    458s] (I)      Started Track Assignment (1T) ( Curr Mem: 2166.93 MB )
[01/21 02:15:57    458s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 02:15:57    458s] (I)      Run Multi-thread track assignment
[01/21 02:15:57    458s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2166.93 MB )
[01/21 02:15:57    458s] (I)      Started Export ( Curr Mem: 2166.93 MB )
[01/21 02:15:57    458s] [NR-eGR]                  Length (um)   Vias 
[01/21 02:15:57    458s] [NR-eGR] ------------------------------------
[01/21 02:15:57    458s] [NR-eGR]  Metal1   (1H)         14795  40667 
[01/21 02:15:57    458s] [NR-eGR]  Metal2   (2V)         69786  27380 
[01/21 02:15:57    458s] [NR-eGR]  Metal3   (3H)         68177   5261 
[01/21 02:15:57    458s] [NR-eGR]  Metal4   (4V)         28922   2174 
[01/21 02:15:57    458s] [NR-eGR]  Metal5   (5H)         13144    914 
[01/21 02:15:57    458s] [NR-eGR]  Metal6   (6V)          4299     60 
[01/21 02:15:57    458s] [NR-eGR]  Metal7   (7H)           465     40 
[01/21 02:15:57    458s] [NR-eGR]  Metal8   (8V)           386     23 
[01/21 02:15:57    458s] [NR-eGR]  Metal9   (9H)           102     11 
[01/21 02:15:57    458s] [NR-eGR]  Metal10  (10V)            2      6 
[01/21 02:15:57    458s] [NR-eGR]  Metal11  (11H)           11      0 
[01/21 02:15:57    458s] [NR-eGR] ------------------------------------
[01/21 02:15:57    458s] [NR-eGR]           Total       200089  76536 
[01/21 02:15:57    458s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:15:57    458s] [NR-eGR] Total half perimeter of net bounding box: 167906um
[01/21 02:15:57    458s] [NR-eGR] Total length: 200089um, number of vias: 76536
[01/21 02:15:57    458s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:15:57    458s] [NR-eGR] Total eGR-routed clock nets wire length: 7839um, number of vias: 7170
[01/21 02:15:57    458s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:15:57    458s] [NR-eGR] Report for selected net(s) only.
[01/21 02:15:57    458s] [NR-eGR]                  Length (um)  Vias 
[01/21 02:15:57    458s] [NR-eGR] -----------------------------------
[01/21 02:15:57    458s] [NR-eGR]  Metal1   (1H)             0  2039 
[01/21 02:15:57    458s] [NR-eGR]  Metal2   (2V)          1978  2497 
[01/21 02:15:57    458s] [NR-eGR]  Metal3   (3H)          1563   981 
[01/21 02:15:57    458s] [NR-eGR]  Metal4   (4V)           418   923 
[01/21 02:15:57    458s] [NR-eGR]  Metal5   (5H)          2165   730 
[01/21 02:15:57    458s] [NR-eGR]  Metal6   (6V)          1715     0 
[01/21 02:15:57    458s] [NR-eGR]  Metal7   (7H)             0     0 
[01/21 02:15:57    458s] [NR-eGR]  Metal8   (8V)             0     0 
[01/21 02:15:57    458s] [NR-eGR]  Metal9   (9H)             0     0 
[01/21 02:15:57    458s] [NR-eGR]  Metal10  (10V)            0     0 
[01/21 02:15:57    458s] [NR-eGR]  Metal11  (11H)            0     0 
[01/21 02:15:57    458s] [NR-eGR] -----------------------------------
[01/21 02:15:57    458s] [NR-eGR]           Total         7839  7170 
[01/21 02:15:57    458s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:15:57    458s] [NR-eGR] Total half perimeter of net bounding box: 3125um
[01/21 02:15:57    458s] [NR-eGR] Total length: 7839um, number of vias: 7170
[01/21 02:15:57    458s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:15:57    458s] [NR-eGR] Total routed clock nets wire length: 7839um, number of vias: 7170
[01/21 02:15:57    458s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:15:57    458s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2166.93 MB )
[01/21 02:15:57    458s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 2162.93 MB )
[01/21 02:15:57    458s] (I)      ====================================== Runtime Summary ======================================
[01/21 02:15:57    458s] (I)       Step                                          %       Start      Finish      Real       CPU 
[01/21 02:15:57    458s] (I)      ---------------------------------------------------------------------------------------------
[01/21 02:15:57    458s] (I)       Early Global Route kernel               100.00%  583.37 sec  583.77 sec  0.40 sec  0.40 sec 
[01/21 02:15:57    458s] (I)       +-Import and model                       23.07%  583.37 sec  583.47 sec  0.09 sec  0.09 sec 
[01/21 02:15:57    458s] (I)       | +-Create place DB                       8.69%  583.37 sec  583.41 sec  0.03 sec  0.03 sec 
[01/21 02:15:57    458s] (I)       | | +-Import place data                   8.66%  583.37 sec  583.41 sec  0.03 sec  0.03 sec 
[01/21 02:15:57    458s] (I)       | | | +-Read instances and placement      2.55%  583.37 sec  583.38 sec  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | | +-Read nets                         6.04%  583.38 sec  583.41 sec  0.02 sec  0.02 sec 
[01/21 02:15:57    458s] (I)       | +-Create route DB                      12.19%  583.41 sec  583.46 sec  0.05 sec  0.05 sec 
[01/21 02:15:57    458s] (I)       | | +-Import route data (1T)             11.90%  583.41 sec  583.46 sec  0.05 sec  0.05 sec 
[01/21 02:15:57    458s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.95%  583.41 sec  583.42 sec  0.00 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Read routing blockages          0.00%  583.41 sec  583.41 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Read instance blockages         0.41%  583.41 sec  583.42 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Read PG blockages               0.32%  583.42 sec  583.42 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Read clock blockages            0.00%  583.42 sec  583.42 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Read other blockages            0.00%  583.42 sec  583.42 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Read halo blockages             0.01%  583.42 sec  583.42 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Read boundary cut boxes         0.00%  583.42 sec  583.42 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Read blackboxes                   0.00%  583.42 sec  583.42 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Read prerouted                    1.89%  583.42 sec  583.43 sec  0.01 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Read unlegalized nets             0.66%  583.43 sec  583.43 sec  0.00 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | | +-Read nets                         0.08%  583.43 sec  583.43 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Set up via pillars                0.00%  583.43 sec  583.43 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Initialize 3D grid graph          0.34%  583.43 sec  583.43 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Model blockage capacity           6.55%  583.43 sec  583.46 sec  0.03 sec  0.02 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Initialize 3D capacity          6.19%  583.43 sec  583.46 sec  0.02 sec  0.02 sec 
[01/21 02:15:57    458s] (I)       | | | +-Move terms for access (1T)        0.13%  583.46 sec  583.46 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | +-Read aux data                         0.00%  583.46 sec  583.46 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | +-Others data preparation               0.03%  583.46 sec  583.46 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | +-Create route kernel                   1.60%  583.46 sec  583.46 sec  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       +-Global Routing                         41.14%  583.47 sec  583.63 sec  0.16 sec  0.15 sec 
[01/21 02:15:57    458s] (I)       | +-Initialization                        0.07%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | +-Net group 1                           2.62%  583.47 sec  583.48 sec  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | +-Generate topology                   0.05%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1a                            0.14%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Pattern routing (1T)              0.10%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1b                            0.03%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1c                            0.00%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1d                            0.00%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1e                            0.08%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Route legalization                0.03%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Legalize Blockage Violations    0.00%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1f                            0.00%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1g                            0.45%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.42%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1h                            0.20%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.17%  583.47 sec  583.47 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Layer assignment (1T)               0.35%  583.47 sec  583.48 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | +-Net group 2                          16.03%  583.48 sec  583.54 sec  0.06 sec  0.06 sec 
[01/21 02:15:57    458s] (I)       | | +-Generate topology                   4.70%  583.48 sec  583.50 sec  0.02 sec  0.02 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1a                            0.55%  583.50 sec  583.50 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Pattern routing (1T)              0.27%  583.50 sec  583.50 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1b                            0.21%  583.50 sec  583.50 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1c                            0.01%  583.50 sec  583.50 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1d                            0.01%  583.50 sec  583.50 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1e                            0.18%  583.50 sec  583.50 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Route legalization                0.09%  583.50 sec  583.50 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Legalize Blockage Violations    0.04%  583.50 sec  583.50 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1f                            0.01%  583.50 sec  583.50 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1g                            2.45%  583.50 sec  583.51 sec  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      2.39%  583.50 sec  583.51 sec  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1h                            0.98%  583.52 sec  583.52 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.92%  583.52 sec  583.52 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Layer assignment (1T)               5.41%  583.52 sec  583.54 sec  0.02 sec  0.02 sec 
[01/21 02:15:57    458s] (I)       | +-Net group 3                           3.18%  583.54 sec  583.55 sec  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | +-Generate topology                   0.03%  583.54 sec  583.54 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1a                            0.23%  583.55 sec  583.55 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Pattern routing (1T)              0.17%  583.55 sec  583.55 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1b                            0.04%  583.55 sec  583.55 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1c                            0.01%  583.55 sec  583.55 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1d                            0.01%  583.55 sec  583.55 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1e                            0.14%  583.55 sec  583.55 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Route legalization                0.04%  583.55 sec  583.55 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Legalize Blockage Violations    0.00%  583.55 sec  583.55 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1f                            0.01%  583.55 sec  583.55 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1g                            0.37%  583.55 sec  583.55 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.32%  583.55 sec  583.55 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1h                            0.09%  583.55 sec  583.55 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.04%  583.55 sec  583.55 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | +-Net group 4                           3.11%  583.55 sec  583.57 sec  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | +-Generate topology                   0.42%  583.55 sec  583.56 sec  0.00 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1a                            0.22%  583.56 sec  583.56 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Pattern routing (1T)              0.16%  583.56 sec  583.56 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1b                            0.04%  583.56 sec  583.56 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1c                            0.01%  583.56 sec  583.56 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1d                            0.01%  583.56 sec  583.56 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1e                            0.63%  583.56 sec  583.56 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Route legalization                0.54%  583.56 sec  583.56 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Legalize Blockage Violations    0.00%  583.56 sec  583.56 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1f                            0.01%  583.57 sec  583.57 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1g                            0.25%  583.57 sec  583.57 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.20%  583.57 sec  583.57 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1h                            0.10%  583.57 sec  583.57 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.05%  583.57 sec  583.57 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | +-Net group 5                           3.27%  583.57 sec  583.58 sec  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | +-Generate topology                   0.03%  583.57 sec  583.57 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1a                            0.21%  583.57 sec  583.57 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Pattern routing (1T)              0.15%  583.57 sec  583.57 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1b                            0.04%  583.57 sec  583.58 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1c                            0.01%  583.58 sec  583.58 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1d                            0.01%  583.58 sec  583.58 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1e                            0.13%  583.58 sec  583.58 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Route legalization                0.05%  583.58 sec  583.58 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Legalize Blockage Violations    0.00%  583.58 sec  583.58 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1f                            0.01%  583.58 sec  583.58 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1g                            0.38%  583.58 sec  583.58 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.33%  583.58 sec  583.58 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1h                            0.09%  583.58 sec  583.58 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.04%  583.58 sec  583.58 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | +-Net group 6                           3.32%  583.58 sec  583.59 sec  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | +-Generate topology                   0.40%  583.58 sec  583.58 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1a                            0.22%  583.59 sec  583.59 sec  0.00 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | | +-Pattern routing (1T)              0.15%  583.59 sec  583.59 sec  0.00 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1b                            0.04%  583.59 sec  583.59 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1c                            0.01%  583.59 sec  583.59 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1d                            0.01%  583.59 sec  583.59 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1e                            0.15%  583.59 sec  583.59 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Route legalization                0.05%  583.59 sec  583.59 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Legalize Blockage Violations    0.00%  583.59 sec  583.59 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1f                            0.01%  583.59 sec  583.59 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1g                            0.24%  583.59 sec  583.59 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.19%  583.59 sec  583.59 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1h                            0.09%  583.59 sec  583.59 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.04%  583.59 sec  583.59 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | +-Net group 7                           3.60%  583.59 sec  583.61 sec  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | +-Generate topology                   0.00%  583.60 sec  583.60 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1a                            0.21%  583.60 sec  583.60 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Pattern routing (1T)              0.15%  583.60 sec  583.60 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1b                            0.04%  583.60 sec  583.60 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1c                            0.01%  583.60 sec  583.60 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1d                            0.01%  583.60 sec  583.60 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1e                            0.15%  583.60 sec  583.60 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Route legalization                0.04%  583.60 sec  583.60 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Legalize Blockage Violations    0.00%  583.60 sec  583.60 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1f                            0.01%  583.60 sec  583.60 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1g                            0.09%  583.60 sec  583.60 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.04%  583.60 sec  583.60 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1h                            0.09%  583.61 sec  583.61 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.04%  583.61 sec  583.61 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Layer assignment (1T)               0.22%  583.61 sec  583.61 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | +-Net group 8                           4.04%  583.61 sec  583.62 sec  0.02 sec  0.02 sec 
[01/21 02:15:57    458s] (I)       | | +-Generate topology                   0.00%  583.61 sec  583.61 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1a                            0.79%  583.61 sec  583.62 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Pattern routing (1T)              0.73%  583.61 sec  583.62 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1b                            0.05%  583.62 sec  583.62 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1c                            0.01%  583.62 sec  583.62 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1d                            0.01%  583.62 sec  583.62 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1e                            0.13%  583.62 sec  583.62 sec  0.00 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | | +-Route legalization                0.04%  583.62 sec  583.62 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | | +-Legalize Blockage Violations    0.00%  583.62 sec  583.62 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1f                            0.01%  583.62 sec  583.62 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1g                            0.10%  583.62 sec  583.62 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.05%  583.62 sec  583.62 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Phase 1h                            0.10%  583.62 sec  583.62 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | | +-Post Routing                      0.05%  583.62 sec  583.62 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Layer assignment (1T)               0.19%  583.62 sec  583.62 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       +-Export 3D cong map                      2.11%  583.63 sec  583.64 sec  0.01 sec  0.02 sec 
[01/21 02:15:57    458s] (I)       | +-Export 2D cong map                    0.20%  583.64 sec  583.64 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       +-Extract Global 3D Wires                 0.03%  583.64 sec  583.64 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       +-Track Assignment (1T)                  10.10%  583.64 sec  583.68 sec  0.04 sec  0.04 sec 
[01/21 02:15:57    458s] (I)       | +-Initialization                        0.01%  583.64 sec  583.64 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | +-Track Assignment Kernel               9.89%  583.64 sec  583.68 sec  0.04 sec  0.04 sec 
[01/21 02:15:57    458s] (I)       | +-Free Memory                           0.00%  583.68 sec  583.68 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       +-Export                                 21.74%  583.68 sec  583.77 sec  0.09 sec  0.09 sec 
[01/21 02:15:57    458s] (I)       | +-Export DB wires                       1.49%  583.68 sec  583.69 sec  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | | +-Export all nets                     1.16%  583.68 sec  583.69 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       | | +-Set wire vias                       0.14%  583.69 sec  583.69 sec  0.00 sec  0.01 sec 
[01/21 02:15:57    458s] (I)       | +-Report wirelength                     9.98%  583.69 sec  583.73 sec  0.04 sec  0.04 sec 
[01/21 02:15:57    458s] (I)       | +-Update net boxes                     10.03%  583.73 sec  583.77 sec  0.04 sec  0.04 sec 
[01/21 02:15:57    458s] (I)       | +-Update timing                         0.00%  583.77 sec  583.77 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)       +-Postprocess design                      0.35%  583.77 sec  583.77 sec  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)      ===================== Summary by functions =====================
[01/21 02:15:57    458s] (I)       Lv  Step                                 %      Real       CPU 
[01/21 02:15:57    458s] (I)      ----------------------------------------------------------------
[01/21 02:15:57    458s] (I)        0  Early Global Route kernel      100.00%  0.40 sec  0.40 sec 
[01/21 02:15:57    458s] (I)        1  Global Routing                  41.14%  0.16 sec  0.15 sec 
[01/21 02:15:57    458s] (I)        1  Import and model                23.07%  0.09 sec  0.09 sec 
[01/21 02:15:57    458s] (I)        1  Export                          21.74%  0.09 sec  0.09 sec 
[01/21 02:15:57    458s] (I)        1  Track Assignment (1T)           10.10%  0.04 sec  0.04 sec 
[01/21 02:15:57    458s] (I)        1  Export 3D cong map               2.11%  0.01 sec  0.02 sec 
[01/21 02:15:57    458s] (I)        1  Postprocess design               0.35%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        2  Net group 2                     16.03%  0.06 sec  0.06 sec 
[01/21 02:15:57    458s] (I)        2  Create route DB                 12.19%  0.05 sec  0.05 sec 
[01/21 02:15:57    458s] (I)        2  Update net boxes                10.03%  0.04 sec  0.04 sec 
[01/21 02:15:57    458s] (I)        2  Report wirelength                9.98%  0.04 sec  0.04 sec 
[01/21 02:15:57    458s] (I)        2  Track Assignment Kernel          9.89%  0.04 sec  0.04 sec 
[01/21 02:15:57    458s] (I)        2  Create place DB                  8.69%  0.03 sec  0.03 sec 
[01/21 02:15:57    458s] (I)        2  Net group 8                      4.04%  0.02 sec  0.02 sec 
[01/21 02:15:57    458s] (I)        2  Net group 7                      3.60%  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        2  Net group 6                      3.32%  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        2  Net group 5                      3.27%  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        2  Net group 3                      3.18%  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        2  Net group 4                      3.11%  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        2  Net group 1                      2.62%  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        2  Create route kernel              1.60%  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        2  Export DB wires                  1.49%  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        2  Export 2D cong map               0.20%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        2  Initialization                   0.08%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        2  Others data preparation          0.03%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        3  Import route data (1T)          11.90%  0.05 sec  0.05 sec 
[01/21 02:15:57    458s] (I)        3  Import place data                8.66%  0.03 sec  0.03 sec 
[01/21 02:15:57    458s] (I)        3  Layer assignment (1T)            6.17%  0.02 sec  0.02 sec 
[01/21 02:15:57    458s] (I)        3  Generate topology                5.63%  0.02 sec  0.03 sec 
[01/21 02:15:57    458s] (I)        3  Phase 1g                         4.33%  0.02 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        3  Phase 1a                         2.57%  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        3  Phase 1h                         1.74%  0.01 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        3  Phase 1e                         1.58%  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        3  Export all nets                  1.16%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        3  Phase 1b                         0.49%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        3  Set wire vias                    0.14%  0.00 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        3  Phase 1c                         0.05%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        3  Phase 1f                         0.05%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        3  Phase 1d                         0.05%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        4  Model blockage capacity          6.55%  0.03 sec  0.02 sec 
[01/21 02:15:57    458s] (I)        4  Read nets                        6.12%  0.02 sec  0.02 sec 
[01/21 02:15:57    458s] (I)        4  Post Routing                     5.26%  0.02 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        4  Read instances and placement     2.55%  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        4  Read prerouted                   1.89%  0.01 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        4  Pattern routing (1T)             1.88%  0.01 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        4  Read blockages ( Layer 2-11 )    0.95%  0.00 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        4  Route legalization               0.88%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        4  Read unlegalized nets            0.66%  0.00 sec  0.01 sec 
[01/21 02:15:57    458s] (I)        4  Initialize 3D grid graph         0.34%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        4  Move terms for access (1T)       0.13%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        5  Initialize 3D capacity           6.19%  0.02 sec  0.02 sec 
[01/21 02:15:57    458s] (I)        5  Read instance blockages          0.41%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        5  Read PG blockages                0.32%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        5  Legalize Blockage Violations     0.06%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/21 02:15:57    458s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/21 02:15:57    458s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/21 02:15:57    458s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/21 02:15:57    458s]     Routing using eGR only done.
[01/21 02:15:57    458s] Net route status summary:
[01/21 02:15:57    458s]   Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:15:57    458s]   Non-clock: 11071 (unrouted=186, trialRouted=10885, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:15:57    458s] 
[01/21 02:15:57    458s] CCOPT: Done with clock implementation routing.
[01/21 02:15:57    458s] 
[01/21 02:15:57    458s]   Clock implementation routing done.
[01/21 02:15:57    458s]   Fixed 40 wires.
[01/21 02:15:57    458s]   CCOpt: Starting congestion repair using flow wrapper...
[01/21 02:15:57    458s]     Congestion Repair...
[01/21 02:15:57    458s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:07:39.0/0:17:16.8 (0.4), mem = 2162.9M
[01/21 02:15:57    458s] Info: Disable timing driven in postCTS congRepair.
[01/21 02:15:57    458s] 
[01/21 02:15:57    458s] Starting congRepair ...
[01/21 02:15:57    458s] User Input Parameters:
[01/21 02:15:57    458s] - Congestion Driven    : On
[01/21 02:15:57    458s] - Timing Driven        : Off
[01/21 02:15:57    458s] - Area-Violation Based : On
[01/21 02:15:57    458s] - Start Rollback Level : -5
[01/21 02:15:57    458s] - Legalized            : On
[01/21 02:15:57    458s] - Window Based         : Off
[01/21 02:15:57    458s] - eDen incr mode       : Off
[01/21 02:15:57    458s] - Small incr mode      : Off
[01/21 02:15:57    458s] 
[01/21 02:15:57    458s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2162.9M, EPOCH TIME: 1705796157.282562
[01/21 02:15:57    458s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.006, MEM:2162.9M, EPOCH TIME: 1705796157.288317
[01/21 02:15:57    458s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2162.9M, EPOCH TIME: 1705796157.288446
[01/21 02:15:57    458s] Starting Early Global Route congestion estimation: mem = 2162.9M
[01/21 02:15:57    458s] (I)      ==================== Layers =====================
[01/21 02:15:57    458s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:57    458s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:15:57    458s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:57    458s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:15:57    458s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:15:57    458s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:15:57    458s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:15:57    458s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:15:57    458s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:15:57    458s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:15:57    458s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:15:57    458s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:15:57    458s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:15:57    458s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:15:57    458s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:15:57    458s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:15:57    458s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:15:57    458s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:15:57    458s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:15:57    458s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:15:57    458s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:15:57    458s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:15:57    458s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:15:57    458s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:15:57    458s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:15:57    458s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:57    458s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:15:57    458s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:15:57    458s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:15:57    458s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:15:57    458s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:15:57    458s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:15:57    458s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:15:57    458s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:15:57    458s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:15:57    458s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:15:57    458s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:15:57    458s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:15:57    458s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:15:57    458s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:15:57    458s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:15:57    458s] (I)      Started Import and model ( Curr Mem: 2162.93 MB )
[01/21 02:15:57    458s] (I)      Default pattern map key = picorv32_default.
[01/21 02:15:57    459s] (I)      == Non-default Options ==
[01/21 02:15:57    459s] (I)      Maximum routing layer                              : 11
[01/21 02:15:57    459s] (I)      Minimum routing layer                              : 1
[01/21 02:15:57    459s] (I)      Number of threads                                  : 1
[01/21 02:15:57    459s] (I)      Use non-blocking free Dbs wires                    : false
[01/21 02:15:57    459s] (I)      Method to set GCell size                           : row
[01/21 02:15:57    459s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:15:57    459s] (I)      Use row-based GCell size
[01/21 02:15:57    459s] (I)      Use row-based GCell align
[01/21 02:15:57    459s] (I)      layer 0 area = 80000
[01/21 02:15:57    459s] (I)      layer 1 area = 80000
[01/21 02:15:57    459s] (I)      layer 2 area = 80000
[01/21 02:15:57    459s] (I)      layer 3 area = 80000
[01/21 02:15:57    459s] (I)      layer 4 area = 80000
[01/21 02:15:57    459s] (I)      layer 5 area = 80000
[01/21 02:15:57    459s] (I)      layer 6 area = 80000
[01/21 02:15:57    459s] (I)      layer 7 area = 80000
[01/21 02:15:57    459s] (I)      layer 8 area = 80000
[01/21 02:15:57    459s] (I)      layer 9 area = 400000
[01/21 02:15:57    459s] (I)      layer 10 area = 400000
[01/21 02:15:57    459s] (I)      GCell unit size   : 3420
[01/21 02:15:57    459s] (I)      GCell multiplier  : 1
[01/21 02:15:57    459s] (I)      GCell row height  : 3420
[01/21 02:15:57    459s] (I)      Actual row height : 3420
[01/21 02:15:57    459s] (I)      GCell align ref   : 30000 30020
[01/21 02:15:57    459s] [NR-eGR] Track table information for default rule: 
[01/21 02:15:57    459s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:15:57    459s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:15:57    459s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:15:57    459s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:15:57    459s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:15:57    459s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:15:57    459s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:15:57    459s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:15:57    459s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:15:57    459s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:15:57    459s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:15:57    459s] (I)      ==================== Default via =====================
[01/21 02:15:57    459s] (I)      +----+------------------+----------------------------+
[01/21 02:15:57    459s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:15:57    459s] (I)      +----+------------------+----------------------------+
[01/21 02:15:57    459s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:15:57    459s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:15:57    459s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:15:57    459s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:15:57    459s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:15:57    459s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:15:57    459s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:15:57    459s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:15:57    459s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:15:57    459s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:15:57    459s] (I)      +----+------------------+----------------------------+
[01/21 02:15:57    459s] [NR-eGR] Read 4929 PG shapes
[01/21 02:15:57    459s] [NR-eGR] Read 0 clock shapes
[01/21 02:15:57    459s] [NR-eGR] Read 0 other shapes
[01/21 02:15:57    459s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:15:57    459s] [NR-eGR] #Instance Blockages : 400687
[01/21 02:15:57    459s] [NR-eGR] #PG Blockages       : 4929
[01/21 02:15:57    459s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:15:57    459s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:15:57    459s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:15:57    459s] [NR-eGR] #Other Blockages    : 0
[01/21 02:15:57    459s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:15:57    459s] [NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 9498
[01/21 02:15:57    459s] [NR-eGR] Read 10925 nets ( ignored 40 )
[01/21 02:15:57    459s] (I)      early_global_route_priority property id does not exist.
[01/21 02:15:57    459s] (I)      Read Num Blocks=405616  Num Prerouted Wires=9498  Num CS=0
[01/21 02:15:57    459s] (I)      Layer 0 (H) : #blockages 401312 : #preroutes 1661
[01/21 02:15:57    459s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 3220
[01/21 02:15:57    459s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 1766
[01/21 02:15:57    459s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 1482
[01/21 02:15:57    459s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 1166
[01/21 02:15:57    459s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 203
[01/21 02:15:57    459s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:15:57    459s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:15:57    459s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:15:57    459s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:15:57    459s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:15:57    459s] (I)      Number of ignored nets                =     40
[01/21 02:15:57    459s] (I)      Number of connected nets              =      0
[01/21 02:15:57    459s] (I)      Number of fixed nets                  =     40.  Ignored: Yes
[01/21 02:15:57    459s] (I)      Number of clock nets                  =     40.  Ignored: No
[01/21 02:15:57    459s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:15:57    459s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:15:57    459s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:15:57    459s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:15:57    459s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:15:57    459s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:15:57    459s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:15:57    459s] (I)      Ndr track 0 does not exist
[01/21 02:15:57    459s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:15:57    459s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:15:57    459s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:15:57    459s] (I)      Site width          :   400  (dbu)
[01/21 02:15:57    459s] (I)      Row height          :  3420  (dbu)
[01/21 02:15:57    459s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:15:57    459s] (I)      GCell width         :  3420  (dbu)
[01/21 02:15:57    459s] (I)      GCell height        :  3420  (dbu)
[01/21 02:15:57    459s] (I)      Grid                :   142   141    11
[01/21 02:15:57    459s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:15:57    459s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:15:57    459s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:15:57    459s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:15:57    459s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:15:57    459s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:15:57    459s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/21 02:15:57    459s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:15:57    459s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:15:57    459s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:15:57    459s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:15:57    459s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:15:57    459s] (I)      --------------------------------------------------------
[01/21 02:15:57    459s] 
[01/21 02:15:57    459s] [NR-eGR] ============ Routing rule table ============
[01/21 02:15:57    459s] [NR-eGR] Rule id: 1  Nets: 10885
[01/21 02:15:57    459s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:15:57    459s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/21 02:15:57    459s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:15:57    459s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/21 02:15:57    459s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/21 02:15:57    459s] [NR-eGR] ========================================
[01/21 02:15:57    459s] [NR-eGR] 
[01/21 02:15:57    459s] (I)      =============== Blocked Tracks ===============
[01/21 02:15:57    459s] (I)      +-------+---------+----------+---------------+
[01/21 02:15:57    459s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:15:57    459s] (I)      +-------+---------+----------+---------------+
[01/21 02:15:57    459s] (I)      |     1 |  180908 |   134090 |        74.12% |
[01/21 02:15:57    459s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:15:57    459s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:15:57    459s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:15:57    459s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:15:57    459s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:15:57    459s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:15:57    459s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:15:57    459s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:15:57    459s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:15:57    459s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:15:57    459s] (I)      +-------+---------+----------+---------------+
[01/21 02:15:57    459s] (I)      Finished Import and model ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 2184.56 MB )
[01/21 02:15:57    459s] (I)      Reset routing kernel
[01/21 02:15:57    459s] (I)      Started Global Routing ( Curr Mem: 2184.56 MB )
[01/21 02:15:57    459s] (I)      totalPins=37465  totalGlobalPin=36208 (96.64%)
[01/21 02:15:57    459s] (I)      total 2D Cap : 1567453 = (825606 H, 741847 V)
[01/21 02:15:57    459s] [NR-eGR] Layer group 1: route 10885 net(s) in layer range [1, 11]
[01/21 02:15:57    459s] (I)      
[01/21 02:15:57    459s] (I)      ============  Phase 1a Route ============
[01/21 02:15:57    459s] (I)      Usage: 107605 = (51517 H, 56088 V) = (6.24% H, 7.56% V) = (8.809e+04um H, 9.591e+04um V)
[01/21 02:15:57    459s] (I)      
[01/21 02:15:57    459s] (I)      ============  Phase 1b Route ============
[01/21 02:15:57    459s] (I)      Usage: 107605 = (51517 H, 56088 V) = (6.24% H, 7.56% V) = (8.809e+04um H, 9.591e+04um V)
[01/21 02:15:57    459s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.840045e+05um
[01/21 02:15:57    459s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:15:57    459s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:15:57    459s] (I)      
[01/21 02:15:57    459s] (I)      ============  Phase 1c Route ============
[01/21 02:15:57    459s] (I)      Usage: 107605 = (51517 H, 56088 V) = (6.24% H, 7.56% V) = (8.809e+04um H, 9.591e+04um V)
[01/21 02:15:57    459s] (I)      
[01/21 02:15:57    459s] (I)      ============  Phase 1d Route ============
[01/21 02:15:57    459s] (I)      Usage: 107605 = (51517 H, 56088 V) = (6.24% H, 7.56% V) = (8.809e+04um H, 9.591e+04um V)
[01/21 02:15:57    459s] (I)      
[01/21 02:15:57    459s] (I)      ============  Phase 1e Route ============
[01/21 02:15:57    459s] (I)      Usage: 107605 = (51517 H, 56088 V) = (6.24% H, 7.56% V) = (8.809e+04um H, 9.591e+04um V)
[01/21 02:15:57    459s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.840045e+05um
[01/21 02:15:57    459s] (I)      
[01/21 02:15:57    459s] (I)      ============  Phase 1l Route ============
[01/21 02:15:57    459s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:15:57    459s] (I)      Layer  1:      46909       124        37      122706       56223    (68.58%) 
[01/21 02:15:57    459s] (I)      Layer  2:     168365     47841         1           0      169974    ( 0.00%) 
[01/21 02:15:57    459s] (I)      Layer  3:     178441     41200         0           0      178929    ( 0.00%) 
[01/21 02:15:57    459s] (I)      Layer  4:     168365     17363         0           0      169974    ( 0.00%) 
[01/21 02:15:57    459s] (I)      Layer  5:     178441      8037         0           0      178929    ( 0.00%) 
[01/21 02:15:57    459s] (I)      Layer  6:     168365      2325         0           0      169974    ( 0.00%) 
[01/21 02:15:57    459s] (I)      Layer  7:     178441       240         0           0      178929    ( 0.00%) 
[01/21 02:15:57    459s] (I)      Layer  8:     168365       218         0           0      169974    ( 0.00%) 
[01/21 02:15:57    459s] (I)      Layer  9:     177485        68         0           0      178929    ( 0.00%) 
[01/21 02:15:57    459s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:15:57    459s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:15:57    459s] (I)      Total:       1556803    117421        38      135211     1578889    ( 7.89%) 
[01/21 02:15:57    459s] (I)      
[01/21 02:15:57    459s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:15:57    459s] [NR-eGR]                        OverCon           OverCon            
[01/21 02:15:57    459s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/21 02:15:57    459s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/21 02:15:57    459s] [NR-eGR] ---------------------------------------------------------------
[01/21 02:15:57    459s] [NR-eGR]  Metal1 ( 1)        32( 0.51%)         1( 0.02%)   ( 0.53%) 
[01/21 02:15:57    459s] [NR-eGR]  Metal2 ( 2)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/21 02:15:57    459s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    459s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    459s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    459s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    459s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    459s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    459s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    459s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    459s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:15:57    459s] [NR-eGR] ---------------------------------------------------------------
[01/21 02:15:57    459s] [NR-eGR]        Total        33( 0.02%)         1( 0.00%)   ( 0.02%) 
[01/21 02:15:57    459s] [NR-eGR] 
[01/21 02:15:57    459s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2184.56 MB )
[01/21 02:15:57    459s] (I)      total 2D Cap : 1568859 = (826252 H, 742607 V)
[01/21 02:15:57    459s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:15:57    459s] Early Global Route congestion estimation runtime: 0.68 seconds, mem = 2184.6M
[01/21 02:15:57    459s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.680, REAL:0.676, MEM:2184.6M, EPOCH TIME: 1705796157.964628
[01/21 02:15:57    459s] OPERPROF: Starting HotSpotCal at level 1, MEM:2184.6M, EPOCH TIME: 1705796157.964717
[01/21 02:15:57    459s] [hotspot] +------------+---------------+---------------+
[01/21 02:15:57    459s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 02:15:57    459s] [hotspot] +------------+---------------+---------------+
[01/21 02:15:57    459s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 02:15:57    459s] [hotspot] +------------+---------------+---------------+
[01/21 02:15:57    459s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:15:57    459s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 02:15:57    459s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:2184.6M, EPOCH TIME: 1705796157.969246
[01/21 02:15:57    459s] Skipped repairing congestion.
[01/21 02:15:57    459s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2184.6M, EPOCH TIME: 1705796157.969417
[01/21 02:15:57    459s] Starting Early Global Route wiring: mem = 2184.6M
[01/21 02:15:57    459s] (I)      ============= Track Assignment ============
[01/21 02:15:57    459s] (I)      Started Track Assignment (1T) ( Curr Mem: 2184.56 MB )
[01/21 02:15:57    459s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 02:15:57    459s] (I)      Run Multi-thread track assignment
[01/21 02:15:58    459s] (I)      Finished Track Assignment (1T) ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 2184.56 MB )
[01/21 02:15:58    459s] (I)      Started Export ( Curr Mem: 2184.56 MB )
[01/21 02:15:58    460s] [NR-eGR]                  Length (um)   Vias 
[01/21 02:15:58    460s] [NR-eGR] ------------------------------------
[01/21 02:15:58    460s] [NR-eGR]  Metal1   (1H)         14804  40764 
[01/21 02:15:58    460s] [NR-eGR]  Metal2   (2V)         69944  27332 
[01/21 02:15:58    460s] [NR-eGR]  Metal3   (3H)         67628   5334 
[01/21 02:15:58    460s] [NR-eGR]  Metal4   (4V)         29174   2235 
[01/21 02:15:58    460s] [NR-eGR]  Metal5   (5H)         13731    898 
[01/21 02:15:58    460s] [NR-eGR]  Metal6   (6V)          3956     58 
[01/21 02:15:58    460s] [NR-eGR]  Metal7   (7H)           428     38 
[01/21 02:15:58    460s] [NR-eGR]  Metal8   (8V)           376     23 
[01/21 02:15:58    460s] [NR-eGR]  Metal9   (9H)           103     11 
[01/21 02:15:58    460s] [NR-eGR]  Metal10  (10V)            2      6 
[01/21 02:15:58    460s] [NR-eGR]  Metal11  (11H)           10      0 
[01/21 02:15:58    460s] [NR-eGR] ------------------------------------
[01/21 02:15:58    460s] [NR-eGR]           Total       200157  76699 
[01/21 02:15:58    460s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:15:58    460s] [NR-eGR] Total half perimeter of net bounding box: 167906um
[01/21 02:15:58    460s] [NR-eGR] Total length: 200157um, number of vias: 76699
[01/21 02:15:58    460s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:15:58    460s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/21 02:15:58    460s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:15:58    460s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2184.56 MB )
[01/21 02:15:58    460s] Early Global Route wiring runtime: 0.43 seconds, mem = 2169.6M
[01/21 02:15:58    460s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.420, REAL:0.427, MEM:2169.6M, EPOCH TIME: 1705796158.396123
[01/21 02:15:58    460s] Tdgp not successfully inited but do clear! skip clearing
[01/21 02:15:58    460s] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[01/21 02:15:58    460s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:07:40.1/0:17:17.9 (0.4), mem = 2169.6M
[01/21 02:15:58    460s] 
[01/21 02:15:58    460s] =============================================================================================
[01/21 02:15:58    460s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.35-s114_1
[01/21 02:15:58    460s] =============================================================================================
[01/21 02:15:58    460s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:15:58    460s] ---------------------------------------------------------------------------------------------
[01/21 02:15:58    460s] [ MISC                   ]          0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[01/21 02:15:58    460s] ---------------------------------------------------------------------------------------------
[01/21 02:15:58    460s]  IncrReplace #1 TOTAL               0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[01/21 02:15:58    460s] ---------------------------------------------------------------------------------------------
[01/21 02:15:58    460s] 
[01/21 02:15:58    460s]     Congestion Repair done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/21 02:15:58    460s]   CCOpt: Starting congestion repair using flow wrapper done.
[01/21 02:15:58    460s] OPERPROF: Starting DPlace-Init at level 1, MEM:2169.6M, EPOCH TIME: 1705796158.432905
[01/21 02:15:58    460s] Processing tracks to init pin-track alignment.
[01/21 02:15:58    460s] z: 2, totalTracks: 1
[01/21 02:15:58    460s] z: 4, totalTracks: 1
[01/21 02:15:58    460s] z: 6, totalTracks: 1
[01/21 02:15:58    460s] z: 8, totalTracks: 1
[01/21 02:15:58    460s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:15:58    460s] All LLGs are deleted
[01/21 02:15:58    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:58    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:58    460s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2169.6M, EPOCH TIME: 1705796158.443956
[01/21 02:15:58    460s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2169.6M, EPOCH TIME: 1705796158.444333
[01/21 02:15:58    460s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2169.6M, EPOCH TIME: 1705796158.447811
[01/21 02:15:58    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:58    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:15:58    460s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2169.6M, EPOCH TIME: 1705796158.450075
[01/21 02:15:58    460s] Max number of tech site patterns supported in site array is 256.
[01/21 02:15:58    460s] Core basic site is CoreSite
[01/21 02:15:58    460s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2169.6M, EPOCH TIME: 1705796158.493865
[01/21 02:15:58    460s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:15:58    460s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:15:58    460s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2169.6M, EPOCH TIME: 1705796158.495876
[01/21 02:15:58    460s] Fast DP-INIT is on for default
[01/21 02:15:58    460s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:15:58    460s] Atter site array init, number of instance map data is 0.
[01/21 02:15:58    460s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.051, MEM:2169.6M, EPOCH TIME: 1705796158.500830
[01/21 02:15:58    460s] 
[01/21 02:15:58    460s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:15:58    460s] OPERPROF:     Starting CMU at level 3, MEM:2169.6M, EPOCH TIME: 1705796158.506889
[01/21 02:15:58    460s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2169.6M, EPOCH TIME: 1705796158.508290
[01/21 02:15:58    460s] 
[01/21 02:15:58    460s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:15:58    460s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:2169.6M, EPOCH TIME: 1705796158.510060
[01/21 02:15:58    460s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2169.6M, EPOCH TIME: 1705796158.510146
[01/21 02:15:58    460s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2169.6M, EPOCH TIME: 1705796158.510225
[01/21 02:15:58    460s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2169.6MB).
[01/21 02:15:58    460s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.082, MEM:2169.6M, EPOCH TIME: 1705796158.514492
[01/21 02:15:58    460s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.8 real=0:00:01.9)
[01/21 02:15:58    460s]   Leaving CCOpt scope - extractRC...
[01/21 02:15:58    460s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/21 02:15:58    460s] Extraction called for design 'picorv32' of instances=10062 and nets=11111 using extraction engine 'preRoute' .
[01/21 02:15:58    460s] PreRoute RC Extraction called for design picorv32.
[01/21 02:15:58    460s] RC Extraction called in multi-corner(1) mode.
[01/21 02:15:58    460s] RCMode: PreRoute
[01/21 02:15:58    460s]       RC Corner Indexes            0   
[01/21 02:15:58    460s] Capacitance Scaling Factor   : 1.00000 
[01/21 02:15:58    460s] Resistance Scaling Factor    : 1.00000 
[01/21 02:15:58    460s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 02:15:58    460s] Clock Res. Scaling Factor    : 1.00000 
[01/21 02:15:58    460s] Shrink Factor                : 1.00000
[01/21 02:15:58    460s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 02:15:58    460s] Using Quantus QRC technology file ...
[01/21 02:15:58    460s] 
[01/21 02:15:58    460s] Trim Metal Layers:
[01/21 02:15:58    460s] LayerId::1 widthSet size::2
[01/21 02:15:58    460s] LayerId::2 widthSet size::2
[01/21 02:15:58    460s] LayerId::3 widthSet size::2
[01/21 02:15:58    460s] LayerId::4 widthSet size::2
[01/21 02:15:58    460s] LayerId::5 widthSet size::2
[01/21 02:15:58    460s] LayerId::6 widthSet size::2
[01/21 02:15:58    460s] LayerId::7 widthSet size::2
[01/21 02:15:58    460s] LayerId::8 widthSet size::2
[01/21 02:15:58    460s] LayerId::9 widthSet size::2
[01/21 02:15:58    460s] LayerId::10 widthSet size::2
[01/21 02:15:58    460s] LayerId::11 widthSet size::2
[01/21 02:15:58    460s] Updating RC grid for preRoute extraction ...
[01/21 02:15:58    460s] eee: pegSigSF::1.070000
[01/21 02:15:58    460s] Initializing multi-corner resistance tables ...
[01/21 02:15:58    460s] eee: l::1 avDens::0.134486 usedTrk::2578.100788 availTrk::19170.000000 sigTrk::2578.100788
[01/21 02:15:58    460s] eee: l::2 avDens::0.267329 usedTrk::4114.194824 availTrk::15390.000000 sigTrk::4114.194824
[01/21 02:15:58    460s] eee: l::3 avDens::0.242306 usedTrk::3968.974176 availTrk::16380.000000 sigTrk::3968.974176
[01/21 02:15:58    460s] eee: l::4 avDens::0.119388 usedTrk::1725.103508 availTrk::14449.500000 sigTrk::1725.103508
[01/21 02:15:58    460s] eee: l::5 avDens::0.054961 usedTrk::811.225381 availTrk::14760.000000 sigTrk::811.225381
[01/21 02:15:58    460s] eee: l::6 avDens::0.018291 usedTrk::240.843187 availTrk::13167.000000 sigTrk::240.843187
[01/21 02:15:58    460s] eee: l::7 avDens::0.012999 usedTrk::28.077749 availTrk::2160.000000 sigTrk::28.077749
[01/21 02:15:58    460s] eee: l::8 avDens::0.012461 usedTrk::25.569825 availTrk::2052.000000 sigTrk::25.569825
[01/21 02:15:58    460s] eee: l::9 avDens::0.009680 usedTrk::6.098567 availTrk::630.000000 sigTrk::6.098567
[01/21 02:15:58    460s] eee: l::10 avDens::0.071519 usedTrk::105.176023 availTrk::1470.600000 sigTrk::105.176023
[01/21 02:15:58    460s] eee: l::11 avDens::0.046911 usedTrk::150.301988 availTrk::3204.000000 sigTrk::150.301988
[01/21 02:15:58    460s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:15:58    460s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268921 uaWl=1.000000 uaWlH=0.226100 aWlH=0.000000 lMod=0 pMax=0.817900 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:15:58    460s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2169.559M)
[01/21 02:15:58    460s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/21 02:15:58    460s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/21 02:15:58    460s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/21 02:15:58    460s] End AAE Lib Interpolated Model. (MEM=2169.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:15:58    460s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:15:58    460s]   Clock DAG stats after clustering cong repair call:
[01/21 02:15:58    460s]     cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:15:58    460s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:15:58    460s]     misc counts      : r=1, pp=0
[01/21 02:15:58    460s]     cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/21 02:15:58    460s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:15:58    460s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:15:58    460s]     wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.562pF, total=0.625pF
[01/21 02:15:58    460s]     wire lengths     : top=0.000um, trunk=931.464um, leaf=6840.205um, total=7771.669um
[01/21 02:15:58    460s]     hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
[01/21 02:15:58    460s]   Clock DAG net violations after clustering cong repair call:
[01/21 02:15:58    460s]     Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[01/21 02:15:58    460s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[01/21 02:15:58    460s]     Trunk : target=0.200ns count=4 avg=0.159ns sd=0.011ns min=0.152ns max=0.176ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:15:58    460s]     Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 11 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:15:58    460s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[01/21 02:15:58    460s]      Bufs: CLKBUFX4: 39 
[01/21 02:15:58    460s]   Clock DAG hash after clustering cong repair call: 2510468822940391015 15391373852892326606
[01/21 02:15:58    460s]   CTS services accumulated run-time stats after clustering cong repair call:
[01/21 02:15:58    460s]     delay calculator: calls=5416, total_wall_time=0.186s, mean_wall_time=0.034ms
[01/21 02:15:58    460s]     legalizer: calls=652, total_wall_time=0.008s, mean_wall_time=0.012ms
[01/21 02:15:58    460s]     steiner router: calls=5451, total_wall_time=0.325s, mean_wall_time=0.060ms
[01/21 02:15:58    460s]   Primary reporting skew groups after clustering cong repair call:
[01/21 02:15:58    460s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.430, avg=0.410, sd=0.009], skew [0.035 vs 0.200], 100% {0.395, 0.430} (wid=0.005 ws=0.003) (gid=0.426 gs=0.033)
[01/21 02:15:58    460s]         min path sink: cpuregs_reg[11][14]/CK
[01/21 02:15:58    460s]         max path sink: cpuregs_reg[29][31]/CK
[01/21 02:15:59    460s]   Skew group summary after clustering cong repair call:
[01/21 02:15:59    460s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.430, avg=0.410, sd=0.009], skew [0.035 vs 0.200], 100% {0.395, 0.430} (wid=0.005 ws=0.003) (gid=0.426 gs=0.033)
[01/21 02:15:59    460s]   CongRepair After Initial Clustering done. (took cpu=0:00:02.4 real=0:00:02.4)
[01/21 02:15:59    460s]   Stage::Clustering done. (took cpu=0:00:05.0 real=0:00:05.0)
[01/21 02:15:59    460s]   Stage::DRV Fixing...
[01/21 02:15:59    460s]   Fixing clock tree slew time and max cap violations...
[01/21 02:15:59    460s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 2510468822940391015 15391373852892326606
[01/21 02:15:59    460s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[01/21 02:15:59    460s]       delay calculator: calls=5416, total_wall_time=0.186s, mean_wall_time=0.034ms
[01/21 02:15:59    460s]       legalizer: calls=652, total_wall_time=0.008s, mean_wall_time=0.012ms
[01/21 02:15:59    460s]       steiner router: calls=5451, total_wall_time=0.325s, mean_wall_time=0.060ms
[01/21 02:15:59    460s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/21 02:15:59    460s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[01/21 02:15:59    460s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:15:59    460s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:15:59    460s]       misc counts      : r=1, pp=0
[01/21 02:15:59    460s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/21 02:15:59    460s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:15:59    460s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:15:59    460s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:15:59    460s]       wire lengths     : top=0.000um, trunk=924.415um, leaf=6837.215um, total=7761.629um
[01/21 02:15:59    460s]       hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
[01/21 02:15:59    460s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[01/21 02:15:59    460s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[01/21 02:15:59    460s]       Trunk : target=0.200ns count=4 avg=0.158ns sd=0.009ns min=0.152ns max=0.171ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:15:59    460s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:15:59    460s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[01/21 02:15:59    460s]        Bufs: CLKBUFX4: 39 
[01/21 02:15:59    460s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 16761489536249209637 6046725352073652012
[01/21 02:15:59    460s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[01/21 02:15:59    460s]       delay calculator: calls=5520, total_wall_time=0.197s, mean_wall_time=0.036ms
[01/21 02:15:59    460s]       legalizer: calls=660, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/21 02:15:59    460s]       steiner router: calls=5471, total_wall_time=0.340s, mean_wall_time=0.062ms
[01/21 02:15:59    460s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[01/21 02:15:59    460s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
[01/21 02:15:59    460s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:15:59    460s]           max path sink: cpuregs_reg[9][20]/CK
[01/21 02:15:59    460s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[01/21 02:15:59    460s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
[01/21 02:15:59    460s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:15:59    460s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:15:59    460s]   Fixing clock tree slew time and max cap violations - detailed pass...
[01/21 02:15:59    460s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 16761489536249209637 6046725352073652012
[01/21 02:15:59    460s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/21 02:15:59    460s]       delay calculator: calls=5520, total_wall_time=0.197s, mean_wall_time=0.036ms
[01/21 02:15:59    460s]       legalizer: calls=660, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/21 02:15:59    460s]       steiner router: calls=5471, total_wall_time=0.340s, mean_wall_time=0.062ms
[01/21 02:15:59    460s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/21 02:15:59    460s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/21 02:15:59    460s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:15:59    460s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:15:59    460s]       misc counts      : r=1, pp=0
[01/21 02:15:59    460s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/21 02:15:59    460s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:15:59    460s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:15:59    460s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:15:59    460s]       wire lengths     : top=0.000um, trunk=924.415um, leaf=6837.215um, total=7761.629um
[01/21 02:15:59    460s]       hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
[01/21 02:15:59    460s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[01/21 02:15:59    460s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/21 02:15:59    460s]       Trunk : target=0.200ns count=4 avg=0.158ns sd=0.009ns min=0.152ns max=0.171ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:15:59    460s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:15:59    460s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[01/21 02:15:59    460s]        Bufs: CLKBUFX4: 39 
[01/21 02:15:59    460s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 16761489536249209637 6046725352073652012
[01/21 02:15:59    460s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/21 02:15:59    460s]       delay calculator: calls=5520, total_wall_time=0.197s, mean_wall_time=0.036ms
[01/21 02:15:59    460s]       legalizer: calls=660, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/21 02:15:59    460s]       steiner router: calls=5471, total_wall_time=0.340s, mean_wall_time=0.062ms
[01/21 02:15:59    460s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/21 02:15:59    460s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424, avg=0.408, sd=0.007], skew [0.029 vs 0.200], 100% {0.395, 0.424} (wid=0.005 ws=0.003) (gid=0.421 gs=0.028)
[01/21 02:15:59    460s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:15:59    460s]           max path sink: cpuregs_reg[9][20]/CK
[01/21 02:15:59    461s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/21 02:15:59    461s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424, avg=0.408, sd=0.007], skew [0.029 vs 0.200], 100% {0.395, 0.424} (wid=0.005 ws=0.003) (gid=0.421 gs=0.028)
[01/21 02:15:59    461s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:15:59    461s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:15:59    461s]   Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/21 02:15:59    461s]   Stage::Insertion Delay Reduction...
[01/21 02:15:59    461s]   Removing unnecessary root buffering...
[01/21 02:15:59    461s]     Clock DAG hash before 'Removing unnecessary root buffering': 16761489536249209637 6046725352073652012
[01/21 02:15:59    461s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[01/21 02:15:59    461s]       delay calculator: calls=5520, total_wall_time=0.197s, mean_wall_time=0.036ms
[01/21 02:15:59    461s]       legalizer: calls=660, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/21 02:15:59    461s]       steiner router: calls=5471, total_wall_time=0.340s, mean_wall_time=0.062ms
[01/21 02:15:59    461s]     Clock DAG stats after 'Removing unnecessary root buffering':
[01/21 02:15:59    461s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:15:59    461s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:15:59    461s]       misc counts      : r=1, pp=0
[01/21 02:15:59    461s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/21 02:15:59    461s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:15:59    461s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:15:59    461s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:15:59    461s]       wire lengths     : top=0.000um, trunk=924.415um, leaf=6837.215um, total=7761.629um
[01/21 02:15:59    461s]       hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
[01/21 02:15:59    461s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[01/21 02:15:59    461s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[01/21 02:15:59    461s]       Trunk : target=0.200ns count=4 avg=0.158ns sd=0.009ns min=0.152ns max=0.171ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:15:59    461s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:15:59    461s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[01/21 02:15:59    461s]        Bufs: CLKBUFX4: 39 
[01/21 02:15:59    461s]     Clock DAG hash after 'Removing unnecessary root buffering': 16761489536249209637 6046725352073652012
[01/21 02:15:59    461s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[01/21 02:15:59    461s]       delay calculator: calls=5520, total_wall_time=0.197s, mean_wall_time=0.036ms
[01/21 02:15:59    461s]       legalizer: calls=660, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/21 02:15:59    461s]       steiner router: calls=5471, total_wall_time=0.340s, mean_wall_time=0.062ms
[01/21 02:15:59    461s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[01/21 02:15:59    461s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
[01/21 02:15:59    461s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:15:59    461s]           max path sink: cpuregs_reg[9][20]/CK
[01/21 02:15:59    461s]     Skew group summary after 'Removing unnecessary root buffering':
[01/21 02:15:59    461s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
[01/21 02:15:59    461s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:15:59    461s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:15:59    461s]   Removing unconstrained drivers...
[01/21 02:15:59    461s]     Clock DAG hash before 'Removing unconstrained drivers': 16761489536249209637 6046725352073652012
[01/21 02:15:59    461s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[01/21 02:15:59    461s]       delay calculator: calls=5520, total_wall_time=0.197s, mean_wall_time=0.036ms
[01/21 02:15:59    461s]       legalizer: calls=660, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/21 02:15:59    461s]       steiner router: calls=5471, total_wall_time=0.340s, mean_wall_time=0.062ms
[01/21 02:15:59    461s]     Clock DAG stats after 'Removing unconstrained drivers':
[01/21 02:15:59    461s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:15:59    461s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:15:59    461s]       misc counts      : r=1, pp=0
[01/21 02:15:59    461s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/21 02:15:59    461s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:15:59    461s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:15:59    461s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:15:59    461s]       wire lengths     : top=0.000um, trunk=924.415um, leaf=6837.215um, total=7761.629um
[01/21 02:15:59    461s]       hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
[01/21 02:15:59    461s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[01/21 02:15:59    461s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[01/21 02:15:59    461s]       Trunk : target=0.200ns count=4 avg=0.158ns sd=0.009ns min=0.152ns max=0.171ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:15:59    461s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:15:59    461s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[01/21 02:15:59    461s]        Bufs: CLKBUFX4: 39 
[01/21 02:15:59    461s]     Clock DAG hash after 'Removing unconstrained drivers': 16761489536249209637 6046725352073652012
[01/21 02:15:59    461s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[01/21 02:15:59    461s]       delay calculator: calls=5520, total_wall_time=0.197s, mean_wall_time=0.036ms
[01/21 02:15:59    461s]       legalizer: calls=660, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/21 02:15:59    461s]       steiner router: calls=5471, total_wall_time=0.340s, mean_wall_time=0.062ms
[01/21 02:15:59    461s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[01/21 02:15:59    461s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
[01/21 02:15:59    461s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:15:59    461s]           max path sink: cpuregs_reg[9][20]/CK
[01/21 02:15:59    461s]     Skew group summary after 'Removing unconstrained drivers':
[01/21 02:15:59    461s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
[01/21 02:15:59    461s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:15:59    461s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:15:59    461s]   Reducing insertion delay 1...
[01/21 02:15:59    461s]     Clock DAG hash before 'Reducing insertion delay 1': 16761489536249209637 6046725352073652012
[01/21 02:15:59    461s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[01/21 02:15:59    461s]       delay calculator: calls=5520, total_wall_time=0.197s, mean_wall_time=0.036ms
[01/21 02:15:59    461s]       legalizer: calls=660, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/21 02:15:59    461s]       steiner router: calls=5471, total_wall_time=0.340s, mean_wall_time=0.062ms
[01/21 02:15:59    461s]     Clock DAG stats after 'Reducing insertion delay 1':
[01/21 02:15:59    461s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:15:59    461s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:15:59    461s]       misc counts      : r=1, pp=0
[01/21 02:15:59    461s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/21 02:15:59    461s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:15:59    461s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:15:59    461s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:15:59    461s]       wire lengths     : top=0.000um, trunk=924.415um, leaf=6837.215um, total=7761.629um
[01/21 02:15:59    461s]       hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
[01/21 02:15:59    461s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[01/21 02:15:59    461s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[01/21 02:15:59    461s]       Trunk : target=0.200ns count=4 avg=0.158ns sd=0.009ns min=0.152ns max=0.171ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:15:59    461s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:15:59    461s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[01/21 02:15:59    461s]        Bufs: CLKBUFX4: 39 
[01/21 02:15:59    461s]     Clock DAG hash after 'Reducing insertion delay 1': 16761489536249209637 6046725352073652012
[01/21 02:15:59    461s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[01/21 02:15:59    461s]       delay calculator: calls=5544, total_wall_time=0.198s, mean_wall_time=0.036ms
[01/21 02:15:59    461s]       legalizer: calls=664, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/21 02:15:59    461s]       steiner router: calls=5480, total_wall_time=0.341s, mean_wall_time=0.062ms
[01/21 02:15:59    461s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[01/21 02:15:59    461s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
[01/21 02:15:59    461s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:15:59    461s]           max path sink: cpuregs_reg[9][20]/CK
[01/21 02:15:59    461s]     Skew group summary after 'Reducing insertion delay 1':
[01/21 02:15:59    461s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
[01/21 02:15:59    461s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:15:59    461s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:15:59    461s]   Removing longest path buffering...
[01/21 02:15:59    461s]     Clock DAG hash before 'Removing longest path buffering': 16761489536249209637 6046725352073652012
[01/21 02:15:59    461s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[01/21 02:15:59    461s]       delay calculator: calls=5544, total_wall_time=0.198s, mean_wall_time=0.036ms
[01/21 02:15:59    461s]       legalizer: calls=664, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/21 02:15:59    461s]       steiner router: calls=5480, total_wall_time=0.341s, mean_wall_time=0.062ms
[01/21 02:15:59    461s]     Clock DAG stats after 'Removing longest path buffering':
[01/21 02:15:59    461s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:15:59    461s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:15:59    461s]       misc counts      : r=1, pp=0
[01/21 02:15:59    461s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/21 02:15:59    461s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:15:59    461s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:15:59    461s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:15:59    461s]       wire lengths     : top=0.000um, trunk=924.415um, leaf=6837.215um, total=7761.629um
[01/21 02:15:59    461s]       hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
[01/21 02:15:59    461s]     Clock DAG net violations after 'Removing longest path buffering': none
[01/21 02:15:59    461s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[01/21 02:15:59    461s]       Trunk : target=0.200ns count=4 avg=0.158ns sd=0.009ns min=0.152ns max=0.171ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:15:59    461s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:15:59    461s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[01/21 02:15:59    461s]        Bufs: CLKBUFX4: 39 
[01/21 02:15:59    461s]     Clock DAG hash after 'Removing longest path buffering': 16761489536249209637 6046725352073652012
[01/21 02:15:59    461s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[01/21 02:15:59    461s]       delay calculator: calls=5544, total_wall_time=0.198s, mean_wall_time=0.036ms
[01/21 02:15:59    461s]       legalizer: calls=664, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/21 02:15:59    461s]       steiner router: calls=5480, total_wall_time=0.341s, mean_wall_time=0.062ms
[01/21 02:15:59    461s]     Primary reporting skew groups after 'Removing longest path buffering':
[01/21 02:15:59    461s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
[01/21 02:15:59    461s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:15:59    461s]           max path sink: cpuregs_reg[9][20]/CK
[01/21 02:15:59    461s]     Skew group summary after 'Removing longest path buffering':
[01/21 02:15:59    461s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
[01/21 02:15:59    461s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:15:59    461s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:15:59    461s]   Reducing insertion delay 2...
[01/21 02:15:59    461s]     Clock DAG hash before 'Reducing insertion delay 2': 16761489536249209637 6046725352073652012
[01/21 02:15:59    461s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[01/21 02:15:59    461s]       delay calculator: calls=5544, total_wall_time=0.198s, mean_wall_time=0.036ms
[01/21 02:15:59    461s]       legalizer: calls=664, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/21 02:15:59    461s]       steiner router: calls=5480, total_wall_time=0.341s, mean_wall_time=0.062ms
[01/21 02:16:00    462s]     Path optimization required 162 stage delay updates 
[01/21 02:16:00    462s]     Clock DAG stats after 'Reducing insertion delay 2':
[01/21 02:16:00    462s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:00    462s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:00    462s]       misc counts      : r=1, pp=0
[01/21 02:16:00    462s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/21 02:16:00    462s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:00    462s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:00    462s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:00    462s]       wire lengths     : top=0.000um, trunk=923.895um, leaf=6837.215um, total=7761.109um
[01/21 02:16:00    462s]       hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:00    462s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[01/21 02:16:00    462s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[01/21 02:16:00    462s]       Trunk : target=0.200ns count=4 avg=0.157ns sd=0.013ns min=0.146ns max=0.175ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:16:00    462s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:00    462s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[01/21 02:16:00    462s]        Bufs: CLKBUFX4: 39 
[01/21 02:16:00    462s]     Clock DAG hash after 'Reducing insertion delay 2': 14832011959233378213 11812098017804372908
[01/21 02:16:00    462s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[01/21 02:16:00    462s]       delay calculator: calls=6372, total_wall_time=0.261s, mean_wall_time=0.041ms
[01/21 02:16:00    462s]       legalizer: calls=748, total_wall_time=0.013s, mean_wall_time=0.017ms
[01/21 02:16:00    462s]       steiner router: calls=5642, total_wall_time=0.423s, mean_wall_time=0.075ms
[01/21 02:16:00    462s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[01/21 02:16:00    462s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424, avg=0.405, sd=0.009], skew [0.033 vs 0.200], 100% {0.390, 0.424} (wid=0.005 ws=0.003) (gid=0.420 gs=0.032)
[01/21 02:16:00    462s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:16:00    462s]           max path sink: cpuregs_reg[9][29]/CK
[01/21 02:16:00    462s]     Skew group summary after 'Reducing insertion delay 2':
[01/21 02:16:00    462s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424, avg=0.405, sd=0.009], skew [0.033 vs 0.200], 100% {0.390, 0.424} (wid=0.005 ws=0.003) (gid=0.420 gs=0.032)
[01/21 02:16:00    462s]     Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:00    462s]   Reducing insertion delay 2 done. (took cpu=0:00:01.2 real=0:00:01.2)
[01/21 02:16:00    462s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.4 real=0:00:01.4)
[01/21 02:16:00    462s]   CCOpt::Phase::Construction done. (took cpu=0:00:06.7 real=0:00:06.7)
[01/21 02:16:00    462s]   CCOpt::Phase::Implementation...
[01/21 02:16:00    462s]   Stage::Reducing Power...
[01/21 02:16:00    462s]   Improving clock tree routing...
[01/21 02:16:00    462s]     Clock DAG hash before 'Improving clock tree routing': 14832011959233378213 11812098017804372908
[01/21 02:16:00    462s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[01/21 02:16:00    462s]       delay calculator: calls=6372, total_wall_time=0.261s, mean_wall_time=0.041ms
[01/21 02:16:00    462s]       legalizer: calls=748, total_wall_time=0.013s, mean_wall_time=0.017ms
[01/21 02:16:00    462s]       steiner router: calls=5642, total_wall_time=0.423s, mean_wall_time=0.075ms
[01/21 02:16:00    462s]     Iteration 1...
[01/21 02:16:00    462s]     Iteration 1 done.
[01/21 02:16:00    462s]     Clock DAG stats after 'Improving clock tree routing':
[01/21 02:16:00    462s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:00    462s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:00    462s]       misc counts      : r=1, pp=0
[01/21 02:16:00    462s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/21 02:16:00    462s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:00    462s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:00    462s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:00    462s]       wire lengths     : top=0.000um, trunk=923.895um, leaf=6837.215um, total=7761.109um
[01/21 02:16:00    462s]       hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:00    462s]     Clock DAG net violations after 'Improving clock tree routing': none
[01/21 02:16:00    462s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[01/21 02:16:00    462s]       Trunk : target=0.200ns count=4 avg=0.157ns sd=0.013ns min=0.146ns max=0.175ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:16:00    462s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:00    462s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[01/21 02:16:00    462s]        Bufs: CLKBUFX4: 39 
[01/21 02:16:00    462s]     Clock DAG hash after 'Improving clock tree routing': 14832011959233378213 11812098017804372908
[01/21 02:16:00    462s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[01/21 02:16:00    462s]       delay calculator: calls=6406, total_wall_time=0.263s, mean_wall_time=0.041ms
[01/21 02:16:00    462s]       legalizer: calls=760, total_wall_time=0.013s, mean_wall_time=0.017ms
[01/21 02:16:00    462s]       steiner router: calls=5654, total_wall_time=0.427s, mean_wall_time=0.076ms
[01/21 02:16:00    462s]     Primary reporting skew groups after 'Improving clock tree routing':
[01/21 02:16:00    462s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.033 vs 0.200]
[01/21 02:16:00    462s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:16:00    462s]           max path sink: cpuregs_reg[9][29]/CK
[01/21 02:16:00    462s]     Skew group summary after 'Improving clock tree routing':
[01/21 02:16:00    462s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.033 vs 0.200]
[01/21 02:16:00    462s]     Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:00    462s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:00    462s]   Reducing clock tree power 1...
[01/21 02:16:00    462s]     Clock DAG hash before 'Reducing clock tree power 1': 14832011959233378213 11812098017804372908
[01/21 02:16:00    462s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[01/21 02:16:00    462s]       delay calculator: calls=6406, total_wall_time=0.263s, mean_wall_time=0.041ms
[01/21 02:16:00    462s]       legalizer: calls=760, total_wall_time=0.013s, mean_wall_time=0.017ms
[01/21 02:16:00    462s]       steiner router: calls=5654, total_wall_time=0.427s, mean_wall_time=0.076ms
[01/21 02:16:00    462s]     Resizing gates: 
[01/21 02:16:00    462s]     Legalizer releasing space for clock trees
[01/21 02:16:00    462s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/21 02:16:01    462s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:01    462s]     100% 
[01/21 02:16:01    462s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[01/21 02:16:01    462s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:01    462s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:01    462s]       misc counts      : r=1, pp=0
[01/21 02:16:01    462s]       cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:01    462s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:01    462s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:01    462s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:01    462s]       wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:01    462s]       hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:01    462s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[01/21 02:16:01    462s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[01/21 02:16:01    462s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:01    462s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:01    462s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[01/21 02:16:01    462s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:01    462s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 6920254457102353561 8790043102593601464
[01/21 02:16:01    462s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[01/21 02:16:01    462s]       delay calculator: calls=6602, total_wall_time=0.281s, mean_wall_time=0.043ms
[01/21 02:16:01    462s]       legalizer: calls=840, total_wall_time=0.014s, mean_wall_time=0.017ms
[01/21 02:16:01    462s]       steiner router: calls=5660, total_wall_time=0.430s, mean_wall_time=0.076ms
[01/21 02:16:01    462s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[01/21 02:16:01    462s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
[01/21 02:16:01    462s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:16:01    462s]           max path sink: decoded_imm_j_reg[11]/CK
[01/21 02:16:01    462s]     Skew group summary after reducing clock tree power 1 iteration 1:
[01/21 02:16:01    462s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
[01/21 02:16:01    462s]     Resizing gates: 
[01/21 02:16:01    462s]     Legalizer releasing space for clock trees
[01/21 02:16:01    462s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/21 02:16:01    463s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:01    463s]     100% 
[01/21 02:16:01    463s]     Clock DAG stats after 'Reducing clock tree power 1':
[01/21 02:16:01    463s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:01    463s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:01    463s]       misc counts      : r=1, pp=0
[01/21 02:16:01    463s]       cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:01    463s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:01    463s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:01    463s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:01    463s]       wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:01    463s]       hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:01    463s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[01/21 02:16:01    463s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[01/21 02:16:01    463s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:01    463s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:01    463s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[01/21 02:16:01    463s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:01    463s]     Clock DAG hash after 'Reducing clock tree power 1': 6920254457102353561 8790043102593601464
[01/21 02:16:01    463s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[01/21 02:16:01    463s]       delay calculator: calls=6785, total_wall_time=0.297s, mean_wall_time=0.044ms
[01/21 02:16:01    463s]       legalizer: calls=919, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:01    463s]       steiner router: calls=5664, total_wall_time=0.432s, mean_wall_time=0.076ms
[01/21 02:16:01    463s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[01/21 02:16:01    463s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
[01/21 02:16:01    463s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:16:01    463s]           max path sink: decoded_imm_j_reg[11]/CK
[01/21 02:16:01    463s]     Skew group summary after 'Reducing clock tree power 1':
[01/21 02:16:01    463s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
[01/21 02:16:01    463s]     Legalizer API calls during this step: 159 succeeded with high effort: 159 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:01    463s]   Reducing clock tree power 1 done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/21 02:16:01    463s]   Reducing clock tree power 2...
[01/21 02:16:01    463s]     Clock DAG hash before 'Reducing clock tree power 2': 6920254457102353561 8790043102593601464
[01/21 02:16:01    463s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[01/21 02:16:01    463s]       delay calculator: calls=6785, total_wall_time=0.297s, mean_wall_time=0.044ms
[01/21 02:16:01    463s]       legalizer: calls=919, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:01    463s]       steiner router: calls=5664, total_wall_time=0.432s, mean_wall_time=0.076ms
[01/21 02:16:01    463s]     Path optimization required 0 stage delay updates 
[01/21 02:16:01    463s]     Clock DAG stats after 'Reducing clock tree power 2':
[01/21 02:16:01    463s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:01    463s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:01    463s]       misc counts      : r=1, pp=0
[01/21 02:16:01    463s]       cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:01    463s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:01    463s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:01    463s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:01    463s]       wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:01    463s]       hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:01    463s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[01/21 02:16:01    463s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[01/21 02:16:01    463s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:01    463s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:01    463s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[01/21 02:16:01    463s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:01    463s]     Clock DAG hash after 'Reducing clock tree power 2': 6920254457102353561 8790043102593601464
[01/21 02:16:01    463s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[01/21 02:16:01    463s]       delay calculator: calls=6785, total_wall_time=0.297s, mean_wall_time=0.044ms
[01/21 02:16:01    463s]       legalizer: calls=919, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:01    463s]       steiner router: calls=5664, total_wall_time=0.432s, mean_wall_time=0.076ms
[01/21 02:16:01    463s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[01/21 02:16:01    463s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424, avg=0.411, sd=0.010], skew [0.034 vs 0.200], 100% {0.390, 0.424} (wid=0.005 ws=0.003) (gid=0.421 gs=0.033)
[01/21 02:16:01    463s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:16:01    463s]           max path sink: decoded_imm_j_reg[11]/CK
[01/21 02:16:01    463s]     Skew group summary after 'Reducing clock tree power 2':
[01/21 02:16:01    463s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424, avg=0.411, sd=0.010], skew [0.034 vs 0.200], 100% {0.390, 0.424} (wid=0.005 ws=0.003) (gid=0.421 gs=0.033)
[01/21 02:16:01    463s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:01    463s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:01    463s]   Stage::Reducing Power done. (took cpu=0:00:00.8 real=0:00:00.8)
[01/21 02:16:01    463s]   Stage::Balancing...
[01/21 02:16:01    463s]   Approximately balancing fragments step...
[01/21 02:16:01    463s]     Clock DAG hash before 'Approximately balancing fragments step': 6920254457102353561 8790043102593601464
[01/21 02:16:01    463s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[01/21 02:16:01    463s]       delay calculator: calls=6785, total_wall_time=0.297s, mean_wall_time=0.044ms
[01/21 02:16:01    463s]       legalizer: calls=919, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:01    463s]       steiner router: calls=5664, total_wall_time=0.432s, mean_wall_time=0.076ms
[01/21 02:16:01    463s]     Resolve constraints - Approximately balancing fragments...
[01/21 02:16:01    463s]     Resolving skew group constraints...
[01/21 02:16:01    463s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/21 02:16:01    463s]     Resolving skew group constraints done.
[01/21 02:16:01    463s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:16:01    463s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[01/21 02:16:01    463s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[01/21 02:16:01    463s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:01    463s]     Approximately balancing fragments...
[01/21 02:16:01    463s]       Moving gates to improve sub-tree skew...
[01/21 02:16:01    463s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 6920254457102353561 8790043102593601464
[01/21 02:16:01    463s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[01/21 02:16:01    463s]           delay calculator: calls=6801, total_wall_time=0.298s, mean_wall_time=0.044ms
[01/21 02:16:01    463s]           legalizer: calls=919, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:01    463s]           steiner router: calls=5680, total_wall_time=0.432s, mean_wall_time=0.076ms
[01/21 02:16:01    463s]         Tried: 41 Succeeded: 0
[01/21 02:16:01    463s]         Topology Tried: 0 Succeeded: 0
[01/21 02:16:01    463s]         0 Succeeded with SS ratio
[01/21 02:16:01    463s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[01/21 02:16:01    463s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[01/21 02:16:01    463s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[01/21 02:16:01    463s]           cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:01    463s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:01    463s]           misc counts      : r=1, pp=0
[01/21 02:16:01    463s]           cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:01    463s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:01    463s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:01    463s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:01    463s]           wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:01    463s]           hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:01    463s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[01/21 02:16:01    463s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[01/21 02:16:01    463s]           Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:01    463s]           Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:01    463s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[01/21 02:16:01    463s]            Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:01    463s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 6920254457102353561 8790043102593601464
[01/21 02:16:01    463s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[01/21 02:16:01    463s]           delay calculator: calls=6801, total_wall_time=0.298s, mean_wall_time=0.044ms
[01/21 02:16:01    463s]           legalizer: calls=919, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:01    463s]           steiner router: calls=5680, total_wall_time=0.432s, mean_wall_time=0.076ms
[01/21 02:16:01    463s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:01    463s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:01    463s]       Approximately balancing fragments bottom up...
[01/21 02:16:01    463s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 6920254457102353561 8790043102593601464
[01/21 02:16:01    463s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[01/21 02:16:01    463s]           delay calculator: calls=6801, total_wall_time=0.298s, mean_wall_time=0.044ms
[01/21 02:16:01    463s]           legalizer: calls=919, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:01    463s]           steiner router: calls=5680, total_wall_time=0.432s, mean_wall_time=0.076ms
[01/21 02:16:01    463s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[01/21 02:16:02    463s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[01/21 02:16:02    463s]           cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:02    463s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:02    463s]           misc counts      : r=1, pp=0
[01/21 02:16:02    463s]           cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:02    463s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:02    463s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:02    463s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:02    463s]           wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:02    463s]           hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:02    463s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[01/21 02:16:02    463s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[01/21 02:16:02    463s]           Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:02    463s]           Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:02    463s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[01/21 02:16:02    463s]            Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:02    463s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 6920254457102353561 8790043102593601464
[01/21 02:16:02    463s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[01/21 02:16:02    463s]           delay calculator: calls=6984, total_wall_time=0.319s, mean_wall_time=0.046ms
[01/21 02:16:02    463s]           legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:02    463s]           steiner router: calls=5684, total_wall_time=0.433s, mean_wall_time=0.076ms
[01/21 02:16:02    463s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:02    463s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/21 02:16:02    463s]       Approximately balancing fragments, wire and cell delays...
[01/21 02:16:02    463s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[01/21 02:16:02    463s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/21 02:16:02    463s]           cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:02    463s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:02    463s]           misc counts      : r=1, pp=0
[01/21 02:16:02    463s]           cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:02    463s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:02    463s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:02    463s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:02    463s]           wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:02    463s]           hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:02    463s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[01/21 02:16:02    463s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/21 02:16:02    463s]           Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:02    463s]           Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:02    463s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[01/21 02:16:02    463s]            Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:02    463s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 6920254457102353561 8790043102593601464
[01/21 02:16:02    463s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/21 02:16:02    463s]           delay calculator: calls=6986, total_wall_time=0.319s, mean_wall_time=0.046ms
[01/21 02:16:02    463s]           legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:02    463s]           steiner router: calls=5686, total_wall_time=0.433s, mean_wall_time=0.076ms
[01/21 02:16:02    463s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[01/21 02:16:02    463s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:02    463s]     Approximately balancing fragments done.
[01/21 02:16:02    464s]     Clock DAG stats after 'Approximately balancing fragments step':
[01/21 02:16:02    464s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:02    464s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:02    464s]       misc counts      : r=1, pp=0
[01/21 02:16:02    464s]       cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:02    464s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:02    464s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:02    464s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:02    464s]       wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:02    464s]       hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:02    464s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[01/21 02:16:02    464s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[01/21 02:16:02    464s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:02    464s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:02    464s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[01/21 02:16:02    464s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:02    464s]     Clock DAG hash after 'Approximately balancing fragments step': 6920254457102353561 8790043102593601464
[01/21 02:16:02    464s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[01/21 02:16:02    464s]       delay calculator: calls=6986, total_wall_time=0.319s, mean_wall_time=0.046ms
[01/21 02:16:02    464s]       legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:02    464s]       steiner router: calls=5686, total_wall_time=0.433s, mean_wall_time=0.076ms
[01/21 02:16:02    464s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:02    464s]   Approximately balancing fragments step done. (took cpu=0:00:00.8 real=0:00:00.8)
[01/21 02:16:02    464s]   Clock DAG stats after Approximately balancing fragments:
[01/21 02:16:02    464s]     cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:02    464s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:02    464s]     misc counts      : r=1, pp=0
[01/21 02:16:02    464s]     cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:02    464s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:02    464s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:02    464s]     wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:02    464s]     wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:02    464s]     hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:02    464s]   Clock DAG net violations after Approximately balancing fragments: none
[01/21 02:16:02    464s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[01/21 02:16:02    464s]     Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:02    464s]     Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:02    464s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[01/21 02:16:02    464s]      Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:02    464s]   Clock DAG hash after Approximately balancing fragments: 6920254457102353561 8790043102593601464
[01/21 02:16:02    464s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[01/21 02:16:02    464s]     delay calculator: calls=6986, total_wall_time=0.319s, mean_wall_time=0.046ms
[01/21 02:16:02    464s]     legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:02    464s]     steiner router: calls=5686, total_wall_time=0.433s, mean_wall_time=0.076ms
[01/21 02:16:02    464s]   Primary reporting skew groups after Approximately balancing fragments:
[01/21 02:16:02    464s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
[01/21 02:16:02    464s]         min path sink: cpuregs_reg[11][14]/CK
[01/21 02:16:02    464s]         max path sink: decoded_imm_j_reg[11]/CK
[01/21 02:16:02    464s]   Skew group summary after Approximately balancing fragments:
[01/21 02:16:02    464s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
[01/21 02:16:02    464s]   Improving fragments clock skew...
[01/21 02:16:02    464s]     Clock DAG hash before 'Improving fragments clock skew': 6920254457102353561 8790043102593601464
[01/21 02:16:02    464s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[01/21 02:16:02    464s]       delay calculator: calls=6986, total_wall_time=0.319s, mean_wall_time=0.046ms
[01/21 02:16:02    464s]       legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:02    464s]       steiner router: calls=5686, total_wall_time=0.433s, mean_wall_time=0.076ms
[01/21 02:16:02    464s]     Clock DAG stats after 'Improving fragments clock skew':
[01/21 02:16:02    464s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:02    464s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:02    464s]       misc counts      : r=1, pp=0
[01/21 02:16:02    464s]       cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:02    464s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:02    464s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:02    464s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:02    464s]       wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:02    464s]       hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:02    464s]     Clock DAG net violations after 'Improving fragments clock skew': none
[01/21 02:16:02    464s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[01/21 02:16:02    464s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:02    464s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:02    464s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[01/21 02:16:02    464s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:02    464s]     Clock DAG hash after 'Improving fragments clock skew': 6920254457102353561 8790043102593601464
[01/21 02:16:02    464s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[01/21 02:16:02    464s]       delay calculator: calls=6986, total_wall_time=0.319s, mean_wall_time=0.046ms
[01/21 02:16:02    464s]       legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:02    464s]       steiner router: calls=5686, total_wall_time=0.433s, mean_wall_time=0.076ms
[01/21 02:16:02    464s]     Primary reporting skew groups after 'Improving fragments clock skew':
[01/21 02:16:02    464s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
[01/21 02:16:02    464s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:16:02    464s]           max path sink: decoded_imm_j_reg[11]/CK
[01/21 02:16:02    464s]     Skew group summary after 'Improving fragments clock skew':
[01/21 02:16:02    464s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
[01/21 02:16:02    464s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:02    464s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:02    464s]   Approximately balancing step...
[01/21 02:16:02    464s]     Clock DAG hash before 'Approximately balancing step': 6920254457102353561 8790043102593601464
[01/21 02:16:02    464s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[01/21 02:16:02    464s]       delay calculator: calls=6986, total_wall_time=0.319s, mean_wall_time=0.046ms
[01/21 02:16:02    464s]       legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:02    464s]       steiner router: calls=5686, total_wall_time=0.433s, mean_wall_time=0.076ms
[01/21 02:16:02    464s]     Resolve constraints - Approximately balancing...
[01/21 02:16:02    464s]     Resolving skew group constraints...
[01/21 02:16:02    464s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/21 02:16:02    464s]     Resolving skew group constraints done.
[01/21 02:16:02    464s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:02    464s]     Approximately balancing...
[01/21 02:16:02    464s]       Approximately balancing, wire and cell delays...
[01/21 02:16:02    464s]       Approximately balancing, wire and cell delays, iteration 1...
[01/21 02:16:02    464s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[01/21 02:16:02    464s]           cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:02    464s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:02    464s]           misc counts      : r=1, pp=0
[01/21 02:16:02    464s]           cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:02    464s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:02    464s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:02    464s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:02    464s]           wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:02    464s]           hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:02    464s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[01/21 02:16:02    464s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[01/21 02:16:02    464s]           Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:02    464s]           Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:02    464s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[01/21 02:16:02    464s]            Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:02    464s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 6920254457102353561 8790043102593601464
[01/21 02:16:02    464s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[01/21 02:16:02    464s]           delay calculator: calls=6986, total_wall_time=0.319s, mean_wall_time=0.046ms
[01/21 02:16:02    464s]           legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:02    464s]           steiner router: calls=5686, total_wall_time=0.433s, mean_wall_time=0.076ms
[01/21 02:16:02    464s]       Approximately balancing, wire and cell delays, iteration 1 done.
[01/21 02:16:02    464s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:02    464s]     Approximately balancing done.
[01/21 02:16:02    464s]     Clock DAG stats after 'Approximately balancing step':
[01/21 02:16:02    464s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:02    464s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:02    464s]       misc counts      : r=1, pp=0
[01/21 02:16:02    464s]       cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:02    464s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:02    464s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:02    464s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:02    464s]       wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:02    464s]       hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:02    464s]     Clock DAG net violations after 'Approximately balancing step': none
[01/21 02:16:02    464s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[01/21 02:16:02    464s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:02    464s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:02    464s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[01/21 02:16:02    464s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:02    464s]     Clock DAG hash after 'Approximately balancing step': 6920254457102353561 8790043102593601464
[01/21 02:16:02    464s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[01/21 02:16:02    464s]       delay calculator: calls=6986, total_wall_time=0.319s, mean_wall_time=0.046ms
[01/21 02:16:02    464s]       legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:02    464s]       steiner router: calls=5686, total_wall_time=0.433s, mean_wall_time=0.076ms
[01/21 02:16:02    464s]     Primary reporting skew groups after 'Approximately balancing step':
[01/21 02:16:02    464s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
[01/21 02:16:02    464s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:16:02    464s]           max path sink: decoded_imm_j_reg[11]/CK
[01/21 02:16:02    464s]     Skew group summary after 'Approximately balancing step':
[01/21 02:16:02    464s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
[01/21 02:16:02    464s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:02    464s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:16:02    464s]   Fixing clock tree overload...
[01/21 02:16:02    464s]     Clock DAG hash before 'Fixing clock tree overload': 6920254457102353561 8790043102593601464
[01/21 02:16:02    464s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[01/21 02:16:02    464s]       delay calculator: calls=6986, total_wall_time=0.319s, mean_wall_time=0.046ms
[01/21 02:16:02    464s]       legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:02    464s]       steiner router: calls=5686, total_wall_time=0.433s, mean_wall_time=0.076ms
[01/21 02:16:02    464s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/21 02:16:02    464s]     Clock DAG stats after 'Fixing clock tree overload':
[01/21 02:16:02    464s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:02    464s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:02    464s]       misc counts      : r=1, pp=0
[01/21 02:16:02    464s]       cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:02    464s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:02    464s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:02    464s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:02    464s]       wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:02    464s]       hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:02    464s]     Clock DAG net violations after 'Fixing clock tree overload': none
[01/21 02:16:02    464s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[01/21 02:16:02    464s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:02    464s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:02    464s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[01/21 02:16:02    464s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:02    464s]     Clock DAG hash after 'Fixing clock tree overload': 6920254457102353561 8790043102593601464
[01/21 02:16:02    464s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[01/21 02:16:02    464s]       delay calculator: calls=6986, total_wall_time=0.319s, mean_wall_time=0.046ms
[01/21 02:16:02    464s]       legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:02    464s]       steiner router: calls=5686, total_wall_time=0.433s, mean_wall_time=0.076ms
[01/21 02:16:02    464s]     Primary reporting skew groups after 'Fixing clock tree overload':
[01/21 02:16:02    464s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
[01/21 02:16:02    464s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:16:02    464s]           max path sink: decoded_imm_j_reg[11]/CK
[01/21 02:16:02    464s]     Skew group summary after 'Fixing clock tree overload':
[01/21 02:16:02    464s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
[01/21 02:16:02    464s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:02    464s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:02    464s]   Approximately balancing paths...
[01/21 02:16:02    464s]     Clock DAG hash before 'Approximately balancing paths': 6920254457102353561 8790043102593601464
[01/21 02:16:02    464s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[01/21 02:16:02    464s]       delay calculator: calls=6986, total_wall_time=0.319s, mean_wall_time=0.046ms
[01/21 02:16:02    464s]       legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:02    464s]       steiner router: calls=5686, total_wall_time=0.433s, mean_wall_time=0.076ms
[01/21 02:16:02    464s]     Added 0 buffers.
[01/21 02:16:02    464s]     Clock DAG stats after 'Approximately balancing paths':
[01/21 02:16:02    464s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:02    464s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:02    464s]       misc counts      : r=1, pp=0
[01/21 02:16:02    464s]       cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:02    464s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:02    464s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:02    464s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:02    464s]       wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:02    464s]       hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:02    464s]     Clock DAG net violations after 'Approximately balancing paths': none
[01/21 02:16:02    464s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[01/21 02:16:02    464s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:02    464s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:02    464s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[01/21 02:16:02    464s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:02    464s]     Clock DAG hash after 'Approximately balancing paths': 6920254457102353561 8790043102593601464
[01/21 02:16:02    464s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[01/21 02:16:02    464s]       delay calculator: calls=6986, total_wall_time=0.319s, mean_wall_time=0.046ms
[01/21 02:16:02    464s]       legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:02    464s]       steiner router: calls=5686, total_wall_time=0.433s, mean_wall_time=0.076ms
[01/21 02:16:02    464s]     Primary reporting skew groups after 'Approximately balancing paths':
[01/21 02:16:02    464s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424, avg=0.411, sd=0.010], skew [0.034 vs 0.200], 100% {0.390, 0.424} (wid=0.005 ws=0.003) (gid=0.421 gs=0.033)
[01/21 02:16:02    464s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:16:02    464s]           max path sink: decoded_imm_j_reg[11]/CK
[01/21 02:16:02    464s]     Skew group summary after 'Approximately balancing paths':
[01/21 02:16:02    464s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424, avg=0.411, sd=0.010], skew [0.034 vs 0.200], 100% {0.390, 0.424} (wid=0.005 ws=0.003) (gid=0.421 gs=0.033)
[01/21 02:16:02    464s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:02    464s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:02    464s]   Stage::Balancing done. (took cpu=0:00:01.3 real=0:00:01.3)
[01/21 02:16:02    464s]   Stage::Polishing...
[01/21 02:16:02    464s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/21 02:16:02    464s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:03    464s]   Clock DAG stats before polishing:
[01/21 02:16:03    464s]     cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:03    464s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:03    464s]     misc counts      : r=1, pp=0
[01/21 02:16:03    464s]     cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:03    464s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:03    464s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:03    464s]     wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:03    464s]     wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:03    464s]     hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:03    464s]   Clock DAG net violations before polishing: none
[01/21 02:16:03    464s]   Clock DAG primary half-corner transition distribution before polishing:
[01/21 02:16:03    464s]     Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:03    464s]     Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:03    464s]   Clock DAG library cell distribution before polishing {count}:
[01/21 02:16:03    464s]      Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:03    464s]   Clock DAG hash before polishing: 6920254457102353561 8790043102593601464
[01/21 02:16:03    464s]   CTS services accumulated run-time stats before polishing:
[01/21 02:16:03    464s]     delay calculator: calls=7026, total_wall_time=0.323s, mean_wall_time=0.046ms
[01/21 02:16:03    464s]     legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:03    464s]     steiner router: calls=5726, total_wall_time=0.467s, mean_wall_time=0.082ms
[01/21 02:16:03    464s]   Primary reporting skew groups before polishing:
[01/21 02:16:03    464s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.427], skew [0.035 vs 0.200]
[01/21 02:16:03    464s]         min path sink: cpuregs_reg[11][14]/CK
[01/21 02:16:03    464s]         max path sink: latched_stalu_reg/CK
[01/21 02:16:03    464s]   Skew group summary before polishing:
[01/21 02:16:03    464s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.427], skew [0.035 vs 0.200]
[01/21 02:16:03    464s]   Merging balancing drivers for power...
[01/21 02:16:03    464s]     Clock DAG hash before 'Merging balancing drivers for power': 6920254457102353561 8790043102593601464
[01/21 02:16:03    464s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[01/21 02:16:03    464s]       delay calculator: calls=7026, total_wall_time=0.323s, mean_wall_time=0.046ms
[01/21 02:16:03    464s]       legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:03    464s]       steiner router: calls=5726, total_wall_time=0.467s, mean_wall_time=0.082ms
[01/21 02:16:03    464s]     Tried: 41 Succeeded: 0
[01/21 02:16:03    464s]     Clock DAG stats after 'Merging balancing drivers for power':
[01/21 02:16:03    464s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:03    464s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:03    464s]       misc counts      : r=1, pp=0
[01/21 02:16:03    464s]       cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:03    464s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:03    464s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:03    464s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:03    464s]       wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:03    464s]       hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:03    464s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[01/21 02:16:03    464s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[01/21 02:16:03    464s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:03    464s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:03    464s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[01/21 02:16:03    464s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:03    464s]     Clock DAG hash after 'Merging balancing drivers for power': 6920254457102353561 8790043102593601464
[01/21 02:16:03    464s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[01/21 02:16:03    464s]       delay calculator: calls=7026, total_wall_time=0.323s, mean_wall_time=0.046ms
[01/21 02:16:03    464s]       legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:03    464s]       steiner router: calls=5726, total_wall_time=0.467s, mean_wall_time=0.082ms
[01/21 02:16:03    464s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[01/21 02:16:03    464s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.427], skew [0.035 vs 0.200]
[01/21 02:16:03    464s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:16:03    464s]           max path sink: latched_stalu_reg/CK
[01/21 02:16:03    464s]     Skew group summary after 'Merging balancing drivers for power':
[01/21 02:16:03    464s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.427], skew [0.035 vs 0.200]
[01/21 02:16:03    464s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:03    464s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:03    464s]   Improving clock skew...
[01/21 02:16:03    464s]     Clock DAG hash before 'Improving clock skew': 6920254457102353561 8790043102593601464
[01/21 02:16:03    464s]     CTS services accumulated run-time stats before 'Improving clock skew':
[01/21 02:16:03    464s]       delay calculator: calls=7026, total_wall_time=0.323s, mean_wall_time=0.046ms
[01/21 02:16:03    464s]       legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:03    464s]       steiner router: calls=5726, total_wall_time=0.467s, mean_wall_time=0.082ms
[01/21 02:16:03    464s]     Clock DAG stats after 'Improving clock skew':
[01/21 02:16:03    464s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:03    464s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:03    464s]       misc counts      : r=1, pp=0
[01/21 02:16:03    464s]       cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:03    464s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:03    464s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:03    464s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
[01/21 02:16:03    464s]       wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
[01/21 02:16:03    464s]       hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
[01/21 02:16:03    464s]     Clock DAG net violations after 'Improving clock skew': none
[01/21 02:16:03    464s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[01/21 02:16:03    464s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:03    464s]       Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
[01/21 02:16:03    464s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[01/21 02:16:03    464s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:03    464s]     Clock DAG hash after 'Improving clock skew': 6920254457102353561 8790043102593601464
[01/21 02:16:03    464s]     CTS services accumulated run-time stats after 'Improving clock skew':
[01/21 02:16:03    464s]       delay calculator: calls=7026, total_wall_time=0.323s, mean_wall_time=0.046ms
[01/21 02:16:03    464s]       legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:03    464s]       steiner router: calls=5726, total_wall_time=0.467s, mean_wall_time=0.082ms
[01/21 02:16:03    464s]     Primary reporting skew groups after 'Improving clock skew':
[01/21 02:16:03    464s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.427, avg=0.413, sd=0.010], skew [0.035 vs 0.200], 100% {0.392, 0.427} (wid=0.005 ws=0.003) (gid=0.423 gs=0.034)
[01/21 02:16:03    464s]           min path sink: cpuregs_reg[11][14]/CK
[01/21 02:16:03    464s]           max path sink: latched_stalu_reg/CK
[01/21 02:16:03    464s]     Skew group summary after 'Improving clock skew':
[01/21 02:16:03    464s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.427, avg=0.413, sd=0.010], skew [0.035 vs 0.200], 100% {0.392, 0.427} (wid=0.005 ws=0.003) (gid=0.423 gs=0.034)
[01/21 02:16:03    464s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:03    464s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:03    464s]   Moving gates to reduce wire capacitance...
[01/21 02:16:03    464s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 6920254457102353561 8790043102593601464
[01/21 02:16:03    464s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[01/21 02:16:03    464s]       delay calculator: calls=7026, total_wall_time=0.323s, mean_wall_time=0.046ms
[01/21 02:16:03    464s]       legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:03    464s]       steiner router: calls=5726, total_wall_time=0.467s, mean_wall_time=0.082ms
[01/21 02:16:03    464s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[01/21 02:16:03    464s]     Iteration 1...
[01/21 02:16:03    464s]       Artificially removing short and long paths...
[01/21 02:16:03    464s]         Clock DAG hash before 'Artificially removing short and long paths': 6920254457102353561 8790043102593601464
[01/21 02:16:03    464s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/21 02:16:03    464s]           delay calculator: calls=7026, total_wall_time=0.323s, mean_wall_time=0.046ms
[01/21 02:16:03    464s]           legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:03    464s]           steiner router: calls=5726, total_wall_time=0.467s, mean_wall_time=0.082ms
[01/21 02:16:03    464s]         For skew_group clk/default_emulate_constraint_mode target band (0.392, 0.427)
[01/21 02:16:03    464s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:03    464s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:03    464s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[01/21 02:16:03    464s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 6920254457102353561 8790043102593601464
[01/21 02:16:03    464s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[01/21 02:16:03    464s]           delay calculator: calls=7026, total_wall_time=0.323s, mean_wall_time=0.046ms
[01/21 02:16:03    464s]           legalizer: calls=920, total_wall_time=0.015s, mean_wall_time=0.016ms
[01/21 02:16:03    464s]           steiner router: calls=5726, total_wall_time=0.467s, mean_wall_time=0.082ms
[01/21 02:16:03    464s]         Legalizer releasing space for clock trees
[01/21 02:16:04    465s]         Legalizing clock trees...
[01/21 02:16:04    465s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:04    465s]         Legalizer API calls during this step: 267 succeeded with high effort: 267 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:04    465s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.8 real=0:00:00.8)
[01/21 02:16:04    465s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[01/21 02:16:04    465s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 11472515893719659835 18313145067161193146
[01/21 02:16:04    465s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[01/21 02:16:04    465s]           delay calculator: calls=7324, total_wall_time=0.350s, mean_wall_time=0.048ms
[01/21 02:16:04    465s]           legalizer: calls=1187, total_wall_time=0.019s, mean_wall_time=0.016ms
[01/21 02:16:04    465s]           steiner router: calls=5858, total_wall_time=0.539s, mean_wall_time=0.092ms
[01/21 02:16:04    465s]         Moving gates: 
[01/21 02:16:04    465s]         Legalizer releasing space for clock trees
[01/21 02:16:04    465s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/21 02:16:06    468s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:06    468s]         100% 
[01/21 02:16:06    468s]         Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:06    468s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.5 real=0:00:02.5)
[01/21 02:16:06    468s]     Iteration 1 done.
[01/21 02:16:06    468s]     Iteration 2...
[01/21 02:16:06    468s]       Artificially removing short and long paths...
[01/21 02:16:06    468s]         Clock DAG hash before 'Artificially removing short and long paths': 1656703856096622170 13706362690406137915
[01/21 02:16:06    468s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/21 02:16:06    468s]           delay calculator: calls=8769, total_wall_time=0.428s, mean_wall_time=0.049ms
[01/21 02:16:06    468s]           legalizer: calls=1733, total_wall_time=0.033s, mean_wall_time=0.019ms
[01/21 02:16:06    468s]           steiner router: calls=6702, total_wall_time=0.842s, mean_wall_time=0.126ms
[01/21 02:16:06    468s]         For skew_group clk/default_emulate_constraint_mode target band (0.370, 0.421)
[01/21 02:16:06    468s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:06    468s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:06    468s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[01/21 02:16:06    468s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 1656703856096622170 13706362690406137915
[01/21 02:16:06    468s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[01/21 02:16:06    468s]           delay calculator: calls=8786, total_wall_time=0.429s, mean_wall_time=0.049ms
[01/21 02:16:06    468s]           legalizer: calls=1733, total_wall_time=0.033s, mean_wall_time=0.019ms
[01/21 02:16:06    468s]           steiner router: calls=6705, total_wall_time=0.842s, mean_wall_time=0.126ms
[01/21 02:16:06    468s]         Legalizer releasing space for clock trees
[01/21 02:16:06    468s]         Legalizing clock trees...
[01/21 02:16:06    468s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:06    468s]         Legalizer API calls during this step: 220 succeeded with high effort: 220 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:06    468s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/21 02:16:06    468s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[01/21 02:16:06    468s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 4084871255230845457 9224750247650415024
[01/21 02:16:06    468s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[01/21 02:16:06    468s]           delay calculator: calls=8915, total_wall_time=0.435s, mean_wall_time=0.049ms
[01/21 02:16:06    468s]           legalizer: calls=1953, total_wall_time=0.036s, mean_wall_time=0.018ms
[01/21 02:16:06    468s]           steiner router: calls=6911, total_wall_time=0.912s, mean_wall_time=0.132ms
[01/21 02:16:06    468s]         Moving gates: 
[01/21 02:16:06    468s]         Legalizer releasing space for clock trees
[01/21 02:16:06    468s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/21 02:16:08    470s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:08    470s]         100% 
[01/21 02:16:08    470s]         Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:08    470s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.5 real=0:00:01.5)
[01/21 02:16:08    470s]     Iteration 2 done.
[01/21 02:16:08    470s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[01/21 02:16:08    470s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[01/21 02:16:08    470s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:08    470s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:08    470s]       misc counts      : r=1, pp=0
[01/21 02:16:08    470s]       cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
[01/21 02:16:08    470s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:08    470s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:08    470s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.556pF, total=0.609pF
[01/21 02:16:08    470s]       wire lengths     : top=0.000um, trunk=779.345um, leaf=6766.649um, total=7545.994um
[01/21 02:16:08    470s]       hp wire lengths  : top=0.000um, trunk=439.830um, leaf=2517.920um, total=2957.750um
[01/21 02:16:08    470s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[01/21 02:16:08    470s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[01/21 02:16:08    470s]       Trunk : target=0.200ns count=4 avg=0.149ns sd=0.019ns min=0.125ns max=0.165ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:16:08    470s]       Leaf  : target=0.200ns count=36 avg=0.184ns sd=0.010ns min=0.163ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 9 <= 0.180ns, 18 <= 0.190ns, 9 <= 0.200ns}
[01/21 02:16:08    470s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[01/21 02:16:08    470s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
[01/21 02:16:08    470s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 11936348438813111468 10582021084442625453
[01/21 02:16:08    470s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[01/21 02:16:08    470s]       delay calculator: calls=9572, total_wall_time=0.465s, mean_wall_time=0.049ms
[01/21 02:16:08    470s]       legalizer: calls=2499, total_wall_time=0.045s, mean_wall_time=0.018ms
[01/21 02:16:08    470s]       steiner router: calls=7794, total_wall_time=1.225s, mean_wall_time=0.157ms
[01/21 02:16:08    470s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[01/21 02:16:08    470s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.368, max=0.415, avg=0.394, sd=0.013], skew [0.047 vs 0.200], 100% {0.368, 0.415} (wid=0.005 ws=0.003) (gid=0.411 gs=0.046)
[01/21 02:16:08    470s]           min path sink: cpuregs_reg[25][9]/CK
[01/21 02:16:08    470s]           max path sink: cpuregs_reg[9][29]/CK
[01/21 02:16:08    470s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[01/21 02:16:08    470s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.368, max=0.415, avg=0.394, sd=0.013], skew [0.047 vs 0.200], 100% {0.368, 0.415} (wid=0.005 ws=0.003) (gid=0.411 gs=0.046)
[01/21 02:16:08    470s]     Legalizer API calls during this step: 1579 succeeded with high effort: 1579 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:08    470s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:05.3 real=0:00:05.3)
[01/21 02:16:08    470s]   Reducing clock tree power 3...
[01/21 02:16:08    470s]     Clock DAG hash before 'Reducing clock tree power 3': 11936348438813111468 10582021084442625453
[01/21 02:16:08    470s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[01/21 02:16:08    470s]       delay calculator: calls=9572, total_wall_time=0.465s, mean_wall_time=0.049ms
[01/21 02:16:08    470s]       legalizer: calls=2499, total_wall_time=0.045s, mean_wall_time=0.018ms
[01/21 02:16:08    470s]       steiner router: calls=7794, total_wall_time=1.225s, mean_wall_time=0.157ms
[01/21 02:16:08    470s]     Artificially removing short and long paths...
[01/21 02:16:08    470s]       Clock DAG hash before 'Artificially removing short and long paths': 11936348438813111468 10582021084442625453
[01/21 02:16:08    470s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/21 02:16:08    470s]         delay calculator: calls=9572, total_wall_time=0.465s, mean_wall_time=0.049ms
[01/21 02:16:08    470s]         legalizer: calls=2499, total_wall_time=0.045s, mean_wall_time=0.018ms
[01/21 02:16:08    470s]         steiner router: calls=7794, total_wall_time=1.225s, mean_wall_time=0.157ms
[01/21 02:16:08    470s]       For skew_group clk/default_emulate_constraint_mode target band (0.368, 0.415)
[01/21 02:16:08    470s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:08    470s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:08    470s]     Initial gate capacitance is (rise=0.428pF fall=0.378pF).
[01/21 02:16:08    470s]     Resizing gates: 
[01/21 02:16:08    470s]     Legalizer releasing space for clock trees
[01/21 02:16:08    470s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/21 02:16:08    470s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:08    470s]     100% 
[01/21 02:16:08    470s]     Stopping in iteration 1: unable to make further power recovery in this step.
[01/21 02:16:08    470s]     Iteration 1: gate capacitance is (rise=0.428pF fall=0.378pF).
[01/21 02:16:08    470s]     Clock DAG stats after 'Reducing clock tree power 3':
[01/21 02:16:08    470s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:08    470s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:08    470s]       misc counts      : r=1, pp=0
[01/21 02:16:08    470s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/21 02:16:08    470s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:08    470s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:08    470s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.556pF, total=0.609pF
[01/21 02:16:08    470s]       wire lengths     : top=0.000um, trunk=778.305um, leaf=6766.649um, total=7544.954um
[01/21 02:16:08    470s]       hp wire lengths  : top=0.000um, trunk=439.830um, leaf=2517.920um, total=2957.750um
[01/21 02:16:08    470s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[01/21 02:16:08    470s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[01/21 02:16:08    470s]       Trunk : target=0.200ns count=4 avg=0.156ns sd=0.010ns min=0.143ns max=0.165ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:16:08    470s]       Leaf  : target=0.200ns count=36 avg=0.184ns sd=0.010ns min=0.163ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 9 <= 0.180ns, 17 <= 0.190ns, 10 <= 0.200ns}
[01/21 02:16:08    470s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[01/21 02:16:08    470s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/21 02:16:08    470s]     Clock DAG hash after 'Reducing clock tree power 3': 6206631990724663046 5915623323333827719
[01/21 02:16:08    470s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[01/21 02:16:08    470s]       delay calculator: calls=9741, total_wall_time=0.477s, mean_wall_time=0.049ms
[01/21 02:16:08    470s]       legalizer: calls=2578, total_wall_time=0.046s, mean_wall_time=0.018ms
[01/21 02:16:08    470s]       steiner router: calls=7796, total_wall_time=1.226s, mean_wall_time=0.157ms
[01/21 02:16:08    470s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[01/21 02:16:08    470s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.415, avg=0.400, sd=0.007], skew [0.030 vs 0.200], 100% {0.385, 0.415} (wid=0.005 ws=0.003) (gid=0.411 gs=0.029)
[01/21 02:16:08    470s]           min path sink: cpuregs_reg[25][9]/CK
[01/21 02:16:08    470s]           max path sink: cpuregs_reg[9][29]/CK
[01/21 02:16:08    470s]     Skew group summary after 'Reducing clock tree power 3':
[01/21 02:16:08    470s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.415, avg=0.400, sd=0.007], skew [0.030 vs 0.200], 100% {0.385, 0.415} (wid=0.005 ws=0.003) (gid=0.411 gs=0.029)
[01/21 02:16:08    470s]     Legalizer API calls during this step: 79 succeeded with high effort: 79 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:08    470s]   Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/21 02:16:08    470s]   Improving insertion delay...
[01/21 02:16:08    470s]     Clock DAG hash before 'Improving insertion delay': 6206631990724663046 5915623323333827719
[01/21 02:16:08    470s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[01/21 02:16:08    470s]       delay calculator: calls=9741, total_wall_time=0.477s, mean_wall_time=0.049ms
[01/21 02:16:08    470s]       legalizer: calls=2578, total_wall_time=0.046s, mean_wall_time=0.018ms
[01/21 02:16:08    470s]       steiner router: calls=7796, total_wall_time=1.226s, mean_wall_time=0.157ms
[01/21 02:16:08    470s]     Clock DAG stats after 'Improving insertion delay':
[01/21 02:16:08    470s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:08    470s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:08    470s]       misc counts      : r=1, pp=0
[01/21 02:16:08    470s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/21 02:16:08    470s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:08    470s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:08    470s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.556pF, total=0.609pF
[01/21 02:16:08    470s]       wire lengths     : top=0.000um, trunk=778.305um, leaf=6766.649um, total=7544.954um
[01/21 02:16:08    470s]       hp wire lengths  : top=0.000um, trunk=439.830um, leaf=2517.920um, total=2957.750um
[01/21 02:16:08    470s]     Clock DAG net violations after 'Improving insertion delay': none
[01/21 02:16:08    470s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[01/21 02:16:08    470s]       Trunk : target=0.200ns count=4 avg=0.156ns sd=0.010ns min=0.143ns max=0.165ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:16:08    470s]       Leaf  : target=0.200ns count=36 avg=0.184ns sd=0.010ns min=0.163ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 9 <= 0.180ns, 17 <= 0.190ns, 10 <= 0.200ns}
[01/21 02:16:08    470s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[01/21 02:16:08    470s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/21 02:16:08    470s]     Clock DAG hash after 'Improving insertion delay': 6206631990724663046 5915623323333827719
[01/21 02:16:08    470s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[01/21 02:16:08    470s]       delay calculator: calls=9741, total_wall_time=0.477s, mean_wall_time=0.049ms
[01/21 02:16:08    470s]       legalizer: calls=2578, total_wall_time=0.046s, mean_wall_time=0.018ms
[01/21 02:16:08    470s]       steiner router: calls=7796, total_wall_time=1.226s, mean_wall_time=0.157ms
[01/21 02:16:08    470s]     Primary reporting skew groups after 'Improving insertion delay':
[01/21 02:16:08    470s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.415, avg=0.400, sd=0.007], skew [0.030 vs 0.200], 100% {0.385, 0.415} (wid=0.005 ws=0.003) (gid=0.411 gs=0.029)
[01/21 02:16:08    470s]           min path sink: cpuregs_reg[25][9]/CK
[01/21 02:16:08    470s]           max path sink: cpuregs_reg[9][29]/CK
[01/21 02:16:08    470s]     Skew group summary after 'Improving insertion delay':
[01/21 02:16:08    470s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.415, avg=0.400, sd=0.007], skew [0.030 vs 0.200], 100% {0.385, 0.415} (wid=0.005 ws=0.003) (gid=0.411 gs=0.029)
[01/21 02:16:08    470s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:08    470s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:08    470s]   Wire Opt OverFix...
[01/21 02:16:08    470s]     Clock DAG hash before 'Wire Opt OverFix': 6206631990724663046 5915623323333827719
[01/21 02:16:08    470s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[01/21 02:16:08    470s]       delay calculator: calls=9741, total_wall_time=0.477s, mean_wall_time=0.049ms
[01/21 02:16:08    470s]       legalizer: calls=2578, total_wall_time=0.046s, mean_wall_time=0.018ms
[01/21 02:16:08    470s]       steiner router: calls=7796, total_wall_time=1.226s, mean_wall_time=0.157ms
[01/21 02:16:08    470s]     Wire Reduction extra effort...
[01/21 02:16:08    470s]       Clock DAG hash before 'Wire Reduction extra effort': 6206631990724663046 5915623323333827719
[01/21 02:16:08    470s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[01/21 02:16:08    470s]         delay calculator: calls=9741, total_wall_time=0.477s, mean_wall_time=0.049ms
[01/21 02:16:08    470s]         legalizer: calls=2578, total_wall_time=0.046s, mean_wall_time=0.018ms
[01/21 02:16:08    470s]         steiner router: calls=7796, total_wall_time=1.226s, mean_wall_time=0.157ms
[01/21 02:16:08    470s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[01/21 02:16:08    470s]       Artificially removing short and long paths...
[01/21 02:16:08    470s]         Clock DAG hash before 'Artificially removing short and long paths': 6206631990724663046 5915623323333827719
[01/21 02:16:08    470s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/21 02:16:08    470s]           delay calculator: calls=9741, total_wall_time=0.477s, mean_wall_time=0.049ms
[01/21 02:16:08    470s]           legalizer: calls=2578, total_wall_time=0.046s, mean_wall_time=0.018ms
[01/21 02:16:08    470s]           steiner router: calls=7796, total_wall_time=1.226s, mean_wall_time=0.157ms
[01/21 02:16:08    470s]         For skew_group clk/default_emulate_constraint_mode target band (0.385, 0.415)
[01/21 02:16:08    470s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:08    470s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:08    470s]       Global shorten wires A0...
[01/21 02:16:08    470s]         Clock DAG hash before 'Global shorten wires A0': 6206631990724663046 5915623323333827719
[01/21 02:16:08    470s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[01/21 02:16:08    470s]           delay calculator: calls=9741, total_wall_time=0.477s, mean_wall_time=0.049ms
[01/21 02:16:08    470s]           legalizer: calls=2578, total_wall_time=0.046s, mean_wall_time=0.018ms
[01/21 02:16:08    470s]           steiner router: calls=7796, total_wall_time=1.226s, mean_wall_time=0.157ms
[01/21 02:16:08    470s]         Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:08    470s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:08    470s]       Move For Wirelength - core...
[01/21 02:16:08    470s]         Clock DAG hash before 'Move For Wirelength - core': 6206631990724663046 5915623323333827719
[01/21 02:16:08    470s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/21 02:16:08    470s]           delay calculator: calls=9741, total_wall_time=0.477s, mean_wall_time=0.049ms
[01/21 02:16:08    470s]           legalizer: calls=2596, total_wall_time=0.046s, mean_wall_time=0.018ms
[01/21 02:16:08    470s]           steiner router: calls=7796, total_wall_time=1.226s, mean_wall_time=0.157ms
[01/21 02:16:09    471s]         Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=3, computed=36, moveTooSmall=48, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=13, ignoredLeafDriver=0, worse=102, accepted=7
[01/21 02:16:09    471s]         Max accepted move=12.110um, total accepted move=50.160um, average move=7.165um
[01/21 02:16:10    471s]         Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=3, computed=36, moveTooSmall=51, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=110, accepted=2
[01/21 02:16:10    471s]         Max accepted move=7.840um, total accepted move=11.660um, average move=5.830um
[01/21 02:16:10    472s]         Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=3, computed=36, moveTooSmall=48, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=112, accepted=1
[01/21 02:16:10    472s]         Max accepted move=7.420um, total accepted move=7.420um, average move=7.420um
[01/21 02:16:10    472s]         Legalizer API calls during this step: 409 succeeded with high effort: 409 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:10    472s]       Move For Wirelength - core done. (took cpu=0:00:01.6 real=0:00:01.6)
[01/21 02:16:10    472s]       Global shorten wires A1...
[01/21 02:16:10    472s]         Clock DAG hash before 'Global shorten wires A1': 14766144300478960892 8712228317158673741
[01/21 02:16:10    472s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[01/21 02:16:10    472s]           delay calculator: calls=10140, total_wall_time=0.518s, mean_wall_time=0.051ms
[01/21 02:16:10    472s]           legalizer: calls=3005, total_wall_time=0.060s, mean_wall_time=0.020ms
[01/21 02:16:10    472s]           steiner router: calls=8646, total_wall_time=1.706s, mean_wall_time=0.197ms
[01/21 02:16:10    472s]         Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:10    472s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:10    472s]       Move For Wirelength - core...
[01/21 02:16:10    472s]         Clock DAG hash before 'Move For Wirelength - core': 14766144300478960892 8712228317158673741
[01/21 02:16:10    472s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/21 02:16:10    472s]           delay calculator: calls=10142, total_wall_time=0.518s, mean_wall_time=0.051ms
[01/21 02:16:10    472s]           legalizer: calls=3023, total_wall_time=0.060s, mean_wall_time=0.020ms
[01/21 02:16:10    472s]           steiner router: calls=8648, total_wall_time=1.707s, mean_wall_time=0.197ms
[01/21 02:16:10    472s]         Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=37, computed=2, moveTooSmall=70, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
[01/21 02:16:10    472s]         Max accepted move=0.000um, total accepted move=0.000um
[01/21 02:16:10    472s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:10    472s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:10    472s]       Global shorten wires B...
[01/21 02:16:10    472s]         Clock DAG hash before 'Global shorten wires B': 14766144300478960892 8712228317158673741
[01/21 02:16:10    472s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[01/21 02:16:10    472s]           delay calculator: calls=10144, total_wall_time=0.518s, mean_wall_time=0.051ms
[01/21 02:16:10    472s]           legalizer: calls=3025, total_wall_time=0.060s, mean_wall_time=0.020ms
[01/21 02:16:10    472s]           steiner router: calls=8654, total_wall_time=1.710s, mean_wall_time=0.198ms
[01/21 02:16:10    472s]         Legalizer API calls during this step: 187 succeeded with high effort: 187 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:10    472s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:16:10    472s]       Move For Wirelength - branch...
[01/21 02:16:10    472s]         Clock DAG hash before 'Move For Wirelength - branch': 14833330633726244543 7935533734172567142
[01/21 02:16:10    472s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[01/21 02:16:10    472s]           delay calculator: calls=10228, total_wall_time=0.523s, mean_wall_time=0.051ms
[01/21 02:16:10    472s]           legalizer: calls=3212, total_wall_time=0.063s, mean_wall_time=0.020ms
[01/21 02:16:10    472s]           steiner router: calls=8792, total_wall_time=1.765s, mean_wall_time=0.201ms
[01/21 02:16:10    472s]         Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=0, computed=39, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=39, accepted=2
[01/21 02:16:10    472s]         Max accepted move=0.600um, total accepted move=1.000um, average move=0.500um
[01/21 02:16:10    472s]         Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=37, computed=2, moveTooSmall=0, resolved=0, predictFail=60, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=1
[01/21 02:16:10    472s]         Max accepted move=1.000um, total accepted move=1.000um, average move=1.000um
[01/21 02:16:10    472s]         Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=38, computed=1, moveTooSmall=0, resolved=0, predictFail=61, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[01/21 02:16:10    472s]         Max accepted move=0.000um, total accepted move=0.000um
[01/21 02:16:10    472s]         Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:10    472s]       Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:16:10    472s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[01/21 02:16:10    472s]       Clock DAG stats after 'Wire Reduction extra effort':
[01/21 02:16:10    472s]         cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:10    472s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:10    472s]         misc counts      : r=1, pp=0
[01/21 02:16:10    472s]         cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/21 02:16:10    472s]         cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:10    472s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:10    472s]         wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.557pF, total=0.608pF
[01/21 02:16:10    472s]         wire lengths     : top=0.000um, trunk=746.674um, leaf=6781.035um, total=7527.710um
[01/21 02:16:10    472s]         hp wire lengths  : top=0.000um, trunk=413.240um, leaf=2542.470um, total=2955.710um
[01/21 02:16:10    472s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[01/21 02:16:10    472s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[01/21 02:16:10    472s]         Trunk : target=0.200ns count=4 avg=0.155ns sd=0.007ns min=0.146ns max=0.164ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:16:10    472s]         Leaf  : target=0.200ns count=36 avg=0.184ns sd=0.010ns min=0.163ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 9 <= 0.180ns, 16 <= 0.190ns, 11 <= 0.200ns}
[01/21 02:16:10    472s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[01/21 02:16:10    472s]          Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/21 02:16:10    472s]       Clock DAG hash after 'Wire Reduction extra effort': 3235781652346038618 17680110649715149675
[01/21 02:16:10    472s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[01/21 02:16:10    472s]         delay calculator: calls=10253, total_wall_time=0.524s, mean_wall_time=0.051ms
[01/21 02:16:10    472s]         legalizer: calls=3256, total_wall_time=0.064s, mean_wall_time=0.020ms
[01/21 02:16:10    472s]         steiner router: calls=8816, total_wall_time=1.775s, mean_wall_time=0.201ms
[01/21 02:16:10    472s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[01/21 02:16:10    472s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.386, max=0.407, avg=0.398, sd=0.005], skew [0.021 vs 0.200], 100% {0.386, 0.407} (wid=0.005 ws=0.004) (gid=0.404 gs=0.020)
[01/21 02:16:10    472s]             min path sink: cpuregs_reg[27][6]/CK
[01/21 02:16:10    472s]             max path sink: decoded_imm_reg[24]/CK
[01/21 02:16:11    472s]       Skew group summary after 'Wire Reduction extra effort':
[01/21 02:16:11    472s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.386, max=0.407, avg=0.398, sd=0.005], skew [0.021 vs 0.200], 100% {0.386, 0.407} (wid=0.005 ws=0.004) (gid=0.404 gs=0.020)
[01/21 02:16:11    472s]       Legalizer API calls during this step: 678 succeeded with high effort: 678 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:11    472s]     Wire Reduction extra effort done. (took cpu=0:00:02.1 real=0:00:02.1)
[01/21 02:16:11    472s]     Optimizing orientation...
[01/21 02:16:11    472s]     FlipOpt...
[01/21 02:16:11    472s]     Disconnecting clock tree from netlist...
[01/21 02:16:11    472s]     Disconnecting clock tree from netlist done.
[01/21 02:16:11    472s]     Performing Single Threaded FlipOpt
[01/21 02:16:11    472s]     Optimizing orientation on clock cells...
[01/21 02:16:11    472s]       Orientation Wirelength Optimization: Attempted = 41 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 39 , Other = 0
[01/21 02:16:11    472s]     Optimizing orientation on clock cells done.
[01/21 02:16:11    472s]     Resynthesising clock tree into netlist...
[01/21 02:16:11    472s]       Reset timing graph...
[01/21 02:16:11    472s] Ignoring AAE DB Resetting ...
[01/21 02:16:11    472s]       Reset timing graph done.
[01/21 02:16:11    472s]     Resynthesising clock tree into netlist done.
[01/21 02:16:11    472s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:11    472s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:11    472s] End AAE Lib Interpolated Model. (MEM=2207.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:16:11    472s]     Clock DAG stats after 'Wire Opt OverFix':
[01/21 02:16:11    472s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:11    472s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:11    472s]       misc counts      : r=1, pp=0
[01/21 02:16:11    472s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/21 02:16:11    472s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:11    472s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:11    472s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.557pF, total=0.608pF
[01/21 02:16:11    472s]       wire lengths     : top=0.000um, trunk=746.674um, leaf=6781.035um, total=7527.710um
[01/21 02:16:11    472s]       hp wire lengths  : top=0.000um, trunk=413.240um, leaf=2542.470um, total=2955.710um
[01/21 02:16:11    472s]     Clock DAG net violations after 'Wire Opt OverFix': none
[01/21 02:16:11    472s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[01/21 02:16:11    472s]       Trunk : target=0.200ns count=4 avg=0.155ns sd=0.007ns min=0.146ns max=0.164ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:16:11    472s]       Leaf  : target=0.200ns count=36 avg=0.184ns sd=0.010ns min=0.163ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 9 <= 0.180ns, 16 <= 0.190ns, 11 <= 0.200ns}
[01/21 02:16:11    472s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[01/21 02:16:11    472s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/21 02:16:11    472s]     Clock DAG hash after 'Wire Opt OverFix': 3235781652346038618 17680110649715149675
[01/21 02:16:11    472s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[01/21 02:16:11    472s]       delay calculator: calls=10293, total_wall_time=0.527s, mean_wall_time=0.051ms
[01/21 02:16:11    472s]       legalizer: calls=3256, total_wall_time=0.064s, mean_wall_time=0.020ms
[01/21 02:16:11    472s]       steiner router: calls=8856, total_wall_time=1.793s, mean_wall_time=0.202ms
[01/21 02:16:11    472s]     Primary reporting skew groups after 'Wire Opt OverFix':
[01/21 02:16:11    472s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.386, max=0.407, avg=0.398, sd=0.005], skew [0.021 vs 0.200], 100% {0.386, 0.407} (wid=0.005 ws=0.004) (gid=0.404 gs=0.020)
[01/21 02:16:11    472s]           min path sink: cpuregs_reg[27][6]/CK
[01/21 02:16:11    472s]           max path sink: decoded_imm_reg[24]/CK
[01/21 02:16:11    472s]     Skew group summary after 'Wire Opt OverFix':
[01/21 02:16:11    472s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.386, max=0.407, avg=0.398, sd=0.005], skew [0.021 vs 0.200], 100% {0.386, 0.407} (wid=0.005 ws=0.004) (gid=0.404 gs=0.020)
[01/21 02:16:11    472s]     Legalizer API calls during this step: 678 succeeded with high effort: 678 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:11    472s]   Wire Opt OverFix done. (took cpu=0:00:02.3 real=0:00:02.3)
[01/21 02:16:11    472s]   Total capacitance is (rise=1.036pF fall=0.987pF), of which (rise=0.608pF fall=0.608pF) is wire, and (rise=0.428pF fall=0.378pF) is gate.
[01/21 02:16:11    472s]   Stage::Polishing done. (took cpu=0:00:08.3 real=0:00:08.3)
[01/21 02:16:11    472s]   Stage::Updating netlist...
[01/21 02:16:11    472s]   Reset timing graph...
[01/21 02:16:11    472s] Ignoring AAE DB Resetting ...
[01/21 02:16:11    472s]   Reset timing graph done.
[01/21 02:16:11    472s]   Setting non-default rules before calling refine place.
[01/21 02:16:11    472s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/21 02:16:11    472s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2207.7M, EPOCH TIME: 1705796171.187910
[01/21 02:16:11    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/21 02:16:11    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:11    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:11    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:11    472s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.031, MEM:2164.7M, EPOCH TIME: 1705796171.219401
[01/21 02:16:11    472s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:11    472s]   Leaving CCOpt scope - ClockRefiner...
[01/21 02:16:11    472s]   Assigned high priority to 39 instances.
[01/21 02:16:11    472s]   Soft fixed 39 clock instances.
[01/21 02:16:11    472s]   Performing Clock Only Refine Place.
[01/21 02:16:11    472s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[01/21 02:16:11    472s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2164.7M, EPOCH TIME: 1705796171.232983
[01/21 02:16:11    472s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2164.7M, EPOCH TIME: 1705796171.233139
[01/21 02:16:11    472s] Processing tracks to init pin-track alignment.
[01/21 02:16:11    472s] z: 2, totalTracks: 1
[01/21 02:16:11    472s] z: 4, totalTracks: 1
[01/21 02:16:11    472s] z: 6, totalTracks: 1
[01/21 02:16:11    472s] z: 8, totalTracks: 1
[01/21 02:16:11    472s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:16:11    472s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2164.7M, EPOCH TIME: 1705796171.241423
[01/21 02:16:11    472s] Info: 39 insts are soft-fixed.
[01/21 02:16:11    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:11    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:11    472s] 
[01/21 02:16:11    472s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:11    472s] OPERPROF:       Starting CMU at level 4, MEM:2164.7M, EPOCH TIME: 1705796171.270881
[01/21 02:16:11    472s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:2164.7M, EPOCH TIME: 1705796171.271928
[01/21 02:16:11    472s] 
[01/21 02:16:11    472s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:16:11    472s] Info: 39 insts are soft-fixed.
[01/21 02:16:11    472s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2164.7M, EPOCH TIME: 1705796171.273075
[01/21 02:16:11    472s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2164.7M, EPOCH TIME: 1705796171.274916
[01/21 02:16:11    472s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2164.7M, EPOCH TIME: 1705796171.274965
[01/21 02:16:11    472s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2164.7MB).
[01/21 02:16:11    472s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.043, MEM:2164.7M, EPOCH TIME: 1705796171.276266
[01/21 02:16:11    472s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.043, MEM:2164.7M, EPOCH TIME: 1705796171.276310
[01/21 02:16:11    472s] TDRefine: refinePlace mode is spiral
[01/21 02:16:11    472s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.11
[01/21 02:16:11    472s] OPERPROF: Starting RefinePlace at level 1, MEM:2164.7M, EPOCH TIME: 1705796171.276380
[01/21 02:16:11    472s] *** Starting refinePlace (0:07:53 mem=2164.7M) ***
[01/21 02:16:11    472s] Total net bbox length = 1.679e+05 (7.829e+04 8.960e+04) (ext = 1.116e+04)
[01/21 02:16:11    472s] 
[01/21 02:16:11    472s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:11    472s] Info: 39 insts are soft-fixed.
[01/21 02:16:11    472s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:16:11    472s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:16:11    472s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:16:11    472s] (I)      Default pattern map key = picorv32_default.
[01/21 02:16:11    472s] (I)      Default pattern map key = picorv32_default.
[01/21 02:16:11    472s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2164.7M, EPOCH TIME: 1705796171.290861
[01/21 02:16:11    472s] Starting refinePlace ...
[01/21 02:16:11    472s] (I)      Default pattern map key = picorv32_default.
[01/21 02:16:11    472s] One DDP V2 for no tweak run.
[01/21 02:16:11    472s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:16:11    472s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2164.7MB
[01/21 02:16:11    472s] Statistics of distance of Instance movement in refine placement:
[01/21 02:16:11    472s]   maximum (X+Y) =         0.00 um
[01/21 02:16:11    472s]   mean    (X+Y) =         0.00 um
[01/21 02:16:11    472s] Summary Report:
[01/21 02:16:11    472s] Instances move: 0 (out of 10062 movable)
[01/21 02:16:11    472s] Instances flipped: 0
[01/21 02:16:11    472s] Mean displacement: 0.00 um
[01/21 02:16:11    472s] Max displacement: 0.00 um 
[01/21 02:16:11    472s] Total instances moved : 0
[01/21 02:16:11    472s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.005, MEM:2164.7M, EPOCH TIME: 1705796171.295711
[01/21 02:16:11    472s] Total net bbox length = 1.679e+05 (7.829e+04 8.960e+04) (ext = 1.116e+04)
[01/21 02:16:11    472s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2164.7MB
[01/21 02:16:11    472s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2164.7MB) @(0:07:53 - 0:07:53).
[01/21 02:16:11    472s] *** Finished refinePlace (0:07:53 mem=2164.7M) ***
[01/21 02:16:11    472s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.11
[01/21 02:16:11    472s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.026, MEM:2164.7M, EPOCH TIME: 1705796171.301926
[01/21 02:16:11    472s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2164.7M, EPOCH TIME: 1705796171.301979
[01/21 02:16:11    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/21 02:16:11    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:11    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:11    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:11    473s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.027, MEM:2164.7M, EPOCH TIME: 1705796171.329466
[01/21 02:16:11    473s]   ClockRefiner summary
[01/21 02:16:11    473s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2000).
[01/21 02:16:11    473s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 39).
[01/21 02:16:11    473s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1961).
[01/21 02:16:11    473s]   Restoring pStatusCts on 39 clock instances.
[01/21 02:16:11    473s]   Revert refine place priority changes on 0 instances.
[01/21 02:16:11    473s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:11    473s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:16:11    473s]   CCOpt::Phase::Implementation done. (took cpu=0:00:10.6 real=0:00:10.6)
[01/21 02:16:11    473s]   CCOpt::Phase::eGRPC...
[01/21 02:16:11    473s]   eGR Post Conditioning loop iteration 0...
[01/21 02:16:11    473s]     Clock implementation routing...
[01/21 02:16:11    473s]       Leaving CCOpt scope - Routing Tools...
[01/21 02:16:11    473s] Net route status summary:
[01/21 02:16:11    473s]   Clock:        40 (unrouted=40, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:16:11    473s]   Non-clock: 11071 (unrouted=186, trialRouted=10885, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:16:11    473s]       Routing using eGR only...
[01/21 02:16:11    473s]         Early Global Route - eGR only step...
[01/21 02:16:11    473s] (ccopt eGR): There are 40 nets to be routed. 0 nets have skip routing designation.
[01/21 02:16:11    473s] (ccopt eGR): There are 40 nets for routing of which 40 have one or more fixed wires.
[01/21 02:16:11    473s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/21 02:16:11    473s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/21 02:16:11    473s] (ccopt eGR): Start to route 40 all nets
[01/21 02:16:11    473s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2164.71 MB )
[01/21 02:16:11    473s] (I)      ==================== Layers =====================
[01/21 02:16:11    473s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:16:11    473s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:16:11    473s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:16:11    473s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:16:11    473s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:16:11    473s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:16:11    473s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:16:11    473s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:16:11    473s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:16:11    473s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:16:11    473s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:16:11    473s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:16:11    473s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:16:11    473s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:16:11    473s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:16:11    473s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:16:11    473s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:16:11    473s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:16:11    473s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:16:11    473s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:16:11    473s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:16:11    473s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:16:11    473s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:16:11    473s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:16:11    473s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:16:11    473s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:16:11    473s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:16:11    473s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:16:11    473s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:16:11    473s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:16:11    473s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:16:11    473s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:16:11    473s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:16:11    473s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:16:11    473s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:16:11    473s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:16:11    473s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:16:11    473s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:16:11    473s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:16:11    473s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:16:11    473s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:16:11    473s] (I)      Started Import and model ( Curr Mem: 2164.71 MB )
[01/21 02:16:11    473s] (I)      Default pattern map key = picorv32_default.
[01/21 02:16:11    473s] (I)      == Non-default Options ==
[01/21 02:16:11    473s] (I)      Clean congestion better                            : true
[01/21 02:16:11    473s] (I)      Estimate vias on DPT layer                         : true
[01/21 02:16:11    473s] (I)      Clean congestion layer assignment rounds           : 3
[01/21 02:16:11    473s] (I)      Layer constraints as soft constraints              : true
[01/21 02:16:11    473s] (I)      Soft top layer                                     : true
[01/21 02:16:11    473s] (I)      Skip prospective layer relax nets                  : true
[01/21 02:16:11    473s] (I)      Better NDR handling                                : true
[01/21 02:16:11    473s] (I)      Improved NDR modeling in LA                        : true
[01/21 02:16:11    473s] (I)      Routing cost fix for NDR handling                  : true
[01/21 02:16:11    473s] (I)      Block tracks for preroutes                         : true
[01/21 02:16:11    473s] (I)      Assign IRoute by net group key                     : true
[01/21 02:16:11    473s] (I)      Block unroutable channels                          : true
[01/21 02:16:11    473s] (I)      Block unroutable channels 3D                       : true
[01/21 02:16:11    473s] (I)      Bound layer relaxed segment wl                     : true
[01/21 02:16:11    473s] (I)      Blocked pin reach length threshold                 : 2
[01/21 02:16:11    473s] (I)      Check blockage within NDR space in TA              : true
[01/21 02:16:11    473s] (I)      Skip must join for term with via pillar            : true
[01/21 02:16:11    473s] (I)      Model find APA for IO pin                          : true
[01/21 02:16:11    473s] (I)      On pin location for off pin term                   : true
[01/21 02:16:11    473s] (I)      Handle EOL spacing                                 : true
[01/21 02:16:11    473s] (I)      Merge PG vias by gap                               : true
[01/21 02:16:11    473s] (I)      Maximum routing layer                              : 11
[01/21 02:16:11    473s] (I)      Route selected nets only                           : true
[01/21 02:16:11    473s] (I)      Refine MST                                         : true
[01/21 02:16:11    473s] (I)      Honor PRL                                          : true
[01/21 02:16:11    473s] (I)      Strong congestion aware                            : true
[01/21 02:16:11    473s] (I)      Improved initial location for IRoutes              : true
[01/21 02:16:11    473s] (I)      Multi panel TA                                     : true
[01/21 02:16:11    473s] (I)      Penalize wire overlap                              : true
[01/21 02:16:11    473s] (I)      Expand small instance blockage                     : true
[01/21 02:16:11    473s] (I)      Reduce via in TA                                   : true
[01/21 02:16:11    473s] (I)      SS-aware routing                                   : true
[01/21 02:16:11    473s] (I)      Improve tree edge sharing                          : true
[01/21 02:16:11    473s] (I)      Improve 2D via estimation                          : true
[01/21 02:16:11    473s] (I)      Refine Steiner tree                                : true
[01/21 02:16:11    473s] (I)      Build spine tree                                   : true
[01/21 02:16:11    473s] (I)      Model pass through capacity                        : true
[01/21 02:16:11    473s] (I)      Extend blockages by a half GCell                   : true
[01/21 02:16:11    473s] (I)      Consider pin shapes                                : true
[01/21 02:16:11    473s] (I)      Consider pin shapes for all nodes                  : true
[01/21 02:16:11    473s] (I)      Consider NR APA                                    : true
[01/21 02:16:11    473s] (I)      Consider IO pin shape                              : true
[01/21 02:16:11    473s] (I)      Fix pin connection bug                             : true
[01/21 02:16:11    473s] (I)      Consider layer RC for local wires                  : true
[01/21 02:16:11    473s] (I)      Route to clock mesh pin                            : true
[01/21 02:16:11    473s] (I)      LA-aware pin escape length                         : 2
[01/21 02:16:11    473s] (I)      Connect multiple ports                             : true
[01/21 02:16:11    473s] (I)      Split for must join                                : true
[01/21 02:16:11    473s] (I)      Number of threads                                  : 1
[01/21 02:16:11    473s] (I)      Routing effort level                               : 10000
[01/21 02:16:11    473s] (I)      Prefer layer length threshold                      : 8
[01/21 02:16:11    473s] (I)      Overflow penalty cost                              : 10
[01/21 02:16:11    473s] (I)      A-star cost                                        : 0.300000
[01/21 02:16:11    473s] (I)      Misalignment cost                                  : 10.000000
[01/21 02:16:11    473s] (I)      Threshold for short IRoute                         : 6
[01/21 02:16:11    473s] (I)      Via cost during post routing                       : 1.000000
[01/21 02:16:11    473s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/21 02:16:11    473s] (I)      Source-to-sink ratio                               : 0.300000
[01/21 02:16:11    473s] (I)      Scenic ratio bound                                 : 3.000000
[01/21 02:16:11    473s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/21 02:16:11    473s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/21 02:16:11    473s] (I)      PG-aware similar topology routing                  : true
[01/21 02:16:11    473s] (I)      Maze routing via cost fix                          : true
[01/21 02:16:11    473s] (I)      Apply PRL on PG terms                              : true
[01/21 02:16:11    473s] (I)      Apply PRL on obs objects                           : true
[01/21 02:16:11    473s] (I)      Handle range-type spacing rules                    : true
[01/21 02:16:11    473s] (I)      PG gap threshold multiplier                        : 10.000000
[01/21 02:16:11    473s] (I)      Parallel spacing query fix                         : true
[01/21 02:16:11    473s] (I)      Force source to root IR                            : true
[01/21 02:16:11    473s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/21 02:16:11    473s] (I)      Do not relax to DPT layer                          : true
[01/21 02:16:11    473s] (I)      No DPT in post routing                             : true
[01/21 02:16:11    473s] (I)      Modeling PG via merging fix                        : true
[01/21 02:16:11    473s] (I)      Shield aware TA                                    : true
[01/21 02:16:11    473s] (I)      Strong shield aware TA                             : true
[01/21 02:16:11    473s] (I)      Overflow calculation fix in LA                     : true
[01/21 02:16:11    473s] (I)      Post routing fix                                   : true
[01/21 02:16:11    473s] (I)      Strong post routing                                : true
[01/21 02:16:11    473s] (I)      Access via pillar from top                         : true
[01/21 02:16:11    473s] (I)      NDR via pillar fix                                 : true
[01/21 02:16:11    473s] (I)      Violation on path threshold                        : 1
[01/21 02:16:11    473s] (I)      Pass through capacity modeling                     : true
[01/21 02:16:11    473s] (I)      Select the non-relaxed segments in post routing stage : true
[01/21 02:16:11    473s] (I)      Select term pin box for io pin                     : true
[01/21 02:16:11    473s] (I)      Penalize NDR sharing                               : true
[01/21 02:16:11    473s] (I)      Enable special modeling                            : false
[01/21 02:16:11    473s] (I)      Keep fixed segments                                : true
[01/21 02:16:11    473s] (I)      Reorder net groups by key                          : true
[01/21 02:16:11    473s] (I)      Increase net scenic ratio                          : true
[01/21 02:16:11    473s] (I)      Method to set GCell size                           : row
[01/21 02:16:11    473s] (I)      Connect multiple ports and must join fix           : true
[01/21 02:16:11    473s] (I)      Avoid high resistance layers                       : true
[01/21 02:16:11    473s] (I)      Model find APA for IO pin fix                      : true
[01/21 02:16:11    473s] (I)      Avoid connecting non-metal layers                  : true
[01/21 02:16:11    473s] (I)      Use track pitch for NDR                            : true
[01/21 02:16:11    473s] (I)      Enable layer relax to lower layer                  : true
[01/21 02:16:11    473s] (I)      Enable layer relax to upper layer                  : true
[01/21 02:16:11    473s] (I)      Top layer relaxation fix                           : true
[01/21 02:16:11    473s] (I)      Handle non-default track width                     : false
[01/21 02:16:11    473s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:16:11    473s] (I)      Use row-based GCell size
[01/21 02:16:11    473s] (I)      Use row-based GCell align
[01/21 02:16:11    473s] (I)      layer 0 area = 80000
[01/21 02:16:11    473s] (I)      layer 1 area = 80000
[01/21 02:16:11    473s] (I)      layer 2 area = 80000
[01/21 02:16:11    473s] (I)      layer 3 area = 80000
[01/21 02:16:11    473s] (I)      layer 4 area = 80000
[01/21 02:16:11    473s] (I)      layer 5 area = 80000
[01/21 02:16:11    473s] (I)      layer 6 area = 80000
[01/21 02:16:11    473s] (I)      layer 7 area = 80000
[01/21 02:16:11    473s] (I)      layer 8 area = 80000
[01/21 02:16:11    473s] (I)      layer 9 area = 400000
[01/21 02:16:11    473s] (I)      layer 10 area = 400000
[01/21 02:16:11    473s] (I)      GCell unit size   : 3420
[01/21 02:16:11    473s] (I)      GCell multiplier  : 1
[01/21 02:16:11    473s] (I)      GCell row height  : 3420
[01/21 02:16:11    473s] (I)      Actual row height : 3420
[01/21 02:16:11    473s] (I)      GCell align ref   : 30000 30020
[01/21 02:16:11    473s] [NR-eGR] Track table information for default rule: 
[01/21 02:16:11    473s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:16:11    473s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:16:11    473s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:16:11    473s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:16:11    473s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:16:11    473s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:16:11    473s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:16:11    473s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:16:11    473s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:16:11    473s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:16:11    473s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:16:11    473s] (I)      ==================== Default via =====================
[01/21 02:16:11    473s] (I)      +----+------------------+----------------------------+
[01/21 02:16:11    473s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:16:11    473s] (I)      +----+------------------+----------------------------+
[01/21 02:16:11    473s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:16:11    473s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:16:11    473s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:16:11    473s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:16:11    473s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:16:11    473s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:16:11    473s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:16:11    473s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:16:11    473s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:16:11    473s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:16:11    473s] (I)      +----+------------------+----------------------------+
[01/21 02:16:11    473s] [NR-eGR] Read 6106 PG shapes
[01/21 02:16:11    473s] [NR-eGR] Read 0 clock shapes
[01/21 02:16:11    473s] [NR-eGR] Read 0 other shapes
[01/21 02:16:11    473s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:16:11    473s] [NR-eGR] #Instance Blockages : 0
[01/21 02:16:11    473s] [NR-eGR] #PG Blockages       : 6106
[01/21 02:16:11    473s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:16:11    473s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:16:11    473s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:16:11    473s] [NR-eGR] #Other Blockages    : 0
[01/21 02:16:11    473s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:16:11    473s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:16:11    473s] [NR-eGR] Read 10925 nets ( ignored 10885 )
[01/21 02:16:11    473s] [NR-eGR] Connected 0 must-join pins/ports
[01/21 02:16:11    473s] (I)      early_global_route_priority property id does not exist.
[01/21 02:16:11    473s] (I)      Read Num Blocks=8384  Num Prerouted Wires=0  Num CS=0
[01/21 02:16:11    473s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[01/21 02:16:11    473s] (I)      Layer 2 (H) : #blockages 1250 : #preroutes 0
[01/21 02:16:11    473s] (I)      Layer 3 (V) : #blockages 250 : #preroutes 0
[01/21 02:16:11    473s] (I)      Layer 4 (H) : #blockages 1250 : #preroutes 0
[01/21 02:16:11    473s] (I)      Layer 5 (V) : #blockages 250 : #preroutes 0
[01/21 02:16:11    473s] (I)      Layer 6 (H) : #blockages 1250 : #preroutes 0
[01/21 02:16:11    473s] (I)      Layer 7 (V) : #blockages 250 : #preroutes 0
[01/21 02:16:11    473s] (I)      Layer 8 (H) : #blockages 1500 : #preroutes 0
[01/21 02:16:11    473s] (I)      Layer 9 (V) : #blockages 644 : #preroutes 0
[01/21 02:16:11    473s] (I)      Layer 10 (H) : #blockages 1490 : #preroutes 0
[01/21 02:16:11    473s] (I)      Moved 1 terms for better access 
[01/21 02:16:11    473s] (I)      Number of ignored nets                =      0
[01/21 02:16:11    473s] (I)      Number of connected nets              =      0
[01/21 02:16:11    473s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:16:11    473s] (I)      Number of clock nets                  =     40.  Ignored: No
[01/21 02:16:11    473s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:16:11    473s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:16:11    473s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:16:11    473s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:16:11    473s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:16:11    473s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:16:11    473s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:16:11    473s] [NR-eGR] There are 40 clock nets ( 4 with NDR ).
[01/21 02:16:11    473s] (I)      Ndr track 0 does not exist
[01/21 02:16:11    473s] (I)      Ndr track 0 does not exist
[01/21 02:16:11    473s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:16:11    473s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:16:11    473s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:16:11    473s] (I)      Site width          :   400  (dbu)
[01/21 02:16:11    473s] (I)      Row height          :  3420  (dbu)
[01/21 02:16:11    473s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:16:11    473s] (I)      GCell width         :  3420  (dbu)
[01/21 02:16:11    473s] (I)      GCell height        :  3420  (dbu)
[01/21 02:16:11    473s] (I)      Grid                :   142   141    11
[01/21 02:16:11    473s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:16:11    473s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:16:11    473s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:16:11    473s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:16:11    473s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:16:11    473s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:16:11    473s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:16:11    473s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:16:11    473s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:16:11    473s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:16:11    473s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:16:11    473s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:16:11    473s] (I)      --------------------------------------------------------
[01/21 02:16:11    473s] 
[01/21 02:16:11    473s] [NR-eGR] ============ Routing rule table ============
[01/21 02:16:11    473s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/21 02:16:11    473s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/21 02:16:11    473s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/21 02:16:11    473s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/21 02:16:11    473s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/21 02:16:11    473s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/21 02:16:11    473s] [NR-eGR] Rule id: 1  Nets: 36
[01/21 02:16:11    473s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:16:11    473s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:16:11    473s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:16:11    473s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:16:11    473s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:16:11    473s] [NR-eGR] ========================================
[01/21 02:16:11    473s] [NR-eGR] 
[01/21 02:16:11    473s] (I)      =============== Blocked Tracks ===============
[01/21 02:16:11    473s] (I)      +-------+---------+----------+---------------+
[01/21 02:16:11    473s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:16:11    473s] (I)      +-------+---------+----------+---------------+
[01/21 02:16:11    473s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:16:11    473s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:16:11    473s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:16:11    473s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:16:11    473s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:16:11    473s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:16:11    473s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:16:11    473s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:16:11    473s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:16:11    473s] (I)      |    10 |   68667 |     4772 |         6.95% |
[01/21 02:16:11    473s] (I)      |    11 |   72278 |    12872 |        17.81% |
[01/21 02:16:11    473s] (I)      +-------+---------+----------+---------------+
[01/21 02:16:11    473s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2168.84 MB )
[01/21 02:16:11    473s] (I)      Reset routing kernel
[01/21 02:16:11    473s] (I)      Started Global Routing ( Curr Mem: 2168.84 MB )
[01/21 02:16:11    473s] (I)      totalPins=2040  totalGlobalPin=2035 (99.75%)
[01/21 02:16:11    473s] (I)      total 2D Cap : 526506 = (359064 H, 167442 V)
[01/21 02:16:11    473s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1a Route ============
[01/21 02:16:11    473s] (I)      Usage: 441 = (262 H, 179 V) = (0.07% H, 0.11% V) = (4.480e+02um H, 3.061e+02um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1b Route ============
[01/21 02:16:11    473s] (I)      Usage: 441 = (262 H, 179 V) = (0.07% H, 0.11% V) = (4.480e+02um H, 3.061e+02um V)
[01/21 02:16:11    473s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.541100e+02um
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1c Route ============
[01/21 02:16:11    473s] (I)      Usage: 441 = (262 H, 179 V) = (0.07% H, 0.11% V) = (4.480e+02um H, 3.061e+02um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1d Route ============
[01/21 02:16:11    473s] (I)      Usage: 441 = (262 H, 179 V) = (0.07% H, 0.11% V) = (4.480e+02um H, 3.061e+02um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1e Route ============
[01/21 02:16:11    473s] (I)      Usage: 441 = (262 H, 179 V) = (0.07% H, 0.11% V) = (4.480e+02um H, 3.061e+02um V)
[01/21 02:16:11    473s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.541100e+02um
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1f Route ============
[01/21 02:16:11    473s] (I)      Usage: 441 = (262 H, 179 V) = (0.07% H, 0.11% V) = (4.480e+02um H, 3.061e+02um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1g Route ============
[01/21 02:16:11    473s] (I)      Usage: 441 = (262 H, 179 V) = (0.07% H, 0.11% V) = (4.480e+02um H, 3.061e+02um V)
[01/21 02:16:11    473s] (I)      #Nets         : 4
[01/21 02:16:11    473s] (I)      #Relaxed nets : 0
[01/21 02:16:11    473s] (I)      Wire length   : 441
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1h Route ============
[01/21 02:16:11    473s] (I)      Usage: 441 = (262 H, 179 V) = (0.07% H, 0.11% V) = (4.480e+02um H, 3.061e+02um V)
[01/21 02:16:11    473s] (I)      total 2D Cap : 526506 = (359064 H, 167442 V)
[01/21 02:16:11    473s] [NR-eGR] Layer group 2: route 36 net(s) in layer range [5, 7]
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1a Route ============
[01/21 02:16:11    473s] (I)      Usage: 4257 = (2002 H, 2255 V) = (0.56% H, 1.35% V) = (3.423e+03um H, 3.856e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1b Route ============
[01/21 02:16:11    473s] (I)      Usage: 4257 = (2002 H, 2255 V) = (0.56% H, 1.35% V) = (3.423e+03um H, 3.856e+03um V)
[01/21 02:16:11    473s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.279470e+03um
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1c Route ============
[01/21 02:16:11    473s] (I)      Usage: 4257 = (2002 H, 2255 V) = (0.56% H, 1.35% V) = (3.423e+03um H, 3.856e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1d Route ============
[01/21 02:16:11    473s] (I)      Usage: 4257 = (2002 H, 2255 V) = (0.56% H, 1.35% V) = (3.423e+03um H, 3.856e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1e Route ============
[01/21 02:16:11    473s] (I)      Usage: 4257 = (2002 H, 2255 V) = (0.56% H, 1.35% V) = (3.423e+03um H, 3.856e+03um V)
[01/21 02:16:11    473s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.279470e+03um
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1f Route ============
[01/21 02:16:11    473s] (I)      Usage: 4257 = (2002 H, 2255 V) = (0.56% H, 1.35% V) = (3.423e+03um H, 3.856e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1g Route ============
[01/21 02:16:11    473s] (I)      Usage: 4212 = (1995 H, 2217 V) = (0.56% H, 1.32% V) = (3.411e+03um H, 3.791e+03um V)
[01/21 02:16:11    473s] (I)      #Nets         : 36
[01/21 02:16:11    473s] (I)      #Relaxed nets : 4
[01/21 02:16:11    473s] (I)      Wire length   : 3402
[01/21 02:16:11    473s] [NR-eGR] Create a new net group with 4 nets and layer range [5, 9]
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1h Route ============
[01/21 02:16:11    473s] (I)      Usage: 4214 = (1996 H, 2218 V) = (0.56% H, 1.32% V) = (3.413e+03um H, 3.793e+03um V)
[01/21 02:16:11    473s] (I)      total 2D Cap : 872980 = (537472 H, 335508 V)
[01/21 02:16:11    473s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [5, 9]
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1a Route ============
[01/21 02:16:11    473s] (I)      Usage: 4622 = (2173 H, 2449 V) = (0.40% H, 0.73% V) = (3.716e+03um H, 4.188e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1b Route ============
[01/21 02:16:11    473s] (I)      Usage: 4622 = (2173 H, 2449 V) = (0.40% H, 0.73% V) = (3.716e+03um H, 4.188e+03um V)
[01/21 02:16:11    473s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.903620e+03um
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1c Route ============
[01/21 02:16:11    473s] (I)      Usage: 4622 = (2173 H, 2449 V) = (0.40% H, 0.73% V) = (3.716e+03um H, 4.188e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1d Route ============
[01/21 02:16:11    473s] (I)      Usage: 4622 = (2173 H, 2449 V) = (0.40% H, 0.73% V) = (3.716e+03um H, 4.188e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1e Route ============
[01/21 02:16:11    473s] (I)      Usage: 4622 = (2173 H, 2449 V) = (0.40% H, 0.73% V) = (3.716e+03um H, 4.188e+03um V)
[01/21 02:16:11    473s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.903620e+03um
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1f Route ============
[01/21 02:16:11    473s] (I)      Usage: 4622 = (2173 H, 2449 V) = (0.40% H, 0.73% V) = (3.716e+03um H, 4.188e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1g Route ============
[01/21 02:16:11    473s] (I)      Usage: 4583 = (2151 H, 2432 V) = (0.40% H, 0.72% V) = (3.678e+03um H, 4.159e+03um V)
[01/21 02:16:11    473s] (I)      #Nets         : 4
[01/21 02:16:11    473s] (I)      #Relaxed nets : 4
[01/21 02:16:11    473s] (I)      Wire length   : 0
[01/21 02:16:11    473s] [NR-eGR] Create a new net group with 4 nets and layer range [5, 11]
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1h Route ============
[01/21 02:16:11    473s] (I)      Usage: 4583 = (2151 H, 2432 V) = (0.40% H, 0.72% V) = (3.678e+03um H, 4.159e+03um V)
[01/21 02:16:11    473s] (I)      total 2D Cap : 996352 = (596933 H, 399419 V)
[01/21 02:16:11    473s] [NR-eGR] Layer group 4: route 4 net(s) in layer range [5, 11]
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1a Route ============
[01/21 02:16:11    473s] (I)      Usage: 4991 = (2328 H, 2663 V) = (0.39% H, 0.67% V) = (3.981e+03um H, 4.554e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1b Route ============
[01/21 02:16:11    473s] (I)      Usage: 4991 = (2328 H, 2663 V) = (0.39% H, 0.67% V) = (3.981e+03um H, 4.554e+03um V)
[01/21 02:16:11    473s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.534610e+03um
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1c Route ============
[01/21 02:16:11    473s] (I)      Usage: 4991 = (2328 H, 2663 V) = (0.39% H, 0.67% V) = (3.981e+03um H, 4.554e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1d Route ============
[01/21 02:16:11    473s] (I)      Usage: 4991 = (2328 H, 2663 V) = (0.39% H, 0.67% V) = (3.981e+03um H, 4.554e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1e Route ============
[01/21 02:16:11    473s] (I)      Usage: 4991 = (2328 H, 2663 V) = (0.39% H, 0.67% V) = (3.981e+03um H, 4.554e+03um V)
[01/21 02:16:11    473s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.534610e+03um
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1f Route ============
[01/21 02:16:11    473s] (I)      Usage: 4991 = (2328 H, 2663 V) = (0.39% H, 0.67% V) = (3.981e+03um H, 4.554e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1g Route ============
[01/21 02:16:11    473s] (I)      Usage: 4954 = (2307 H, 2647 V) = (0.39% H, 0.66% V) = (3.945e+03um H, 4.526e+03um V)
[01/21 02:16:11    473s] (I)      #Nets         : 4
[01/21 02:16:11    473s] (I)      #Relaxed nets : 4
[01/21 02:16:11    473s] (I)      Wire length   : 0
[01/21 02:16:11    473s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 11]
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1h Route ============
[01/21 02:16:11    473s] (I)      Usage: 4954 = (2307 H, 2647 V) = (0.39% H, 0.66% V) = (3.945e+03um H, 4.526e+03um V)
[01/21 02:16:11    473s] (I)      total 2D Cap : 1343882 = (776584 H, 567298 V)
[01/21 02:16:11    473s] [NR-eGR] Layer group 5: route 4 net(s) in layer range [3, 11]
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1a Route ============
[01/21 02:16:11    473s] (I)      Usage: 5747 = (2652 H, 3095 V) = (0.34% H, 0.55% V) = (4.535e+03um H, 5.292e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1b Route ============
[01/21 02:16:11    473s] (I)      Usage: 5747 = (2652 H, 3095 V) = (0.34% H, 0.55% V) = (4.535e+03um H, 5.292e+03um V)
[01/21 02:16:11    473s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.827370e+03um
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1c Route ============
[01/21 02:16:11    473s] (I)      Usage: 5747 = (2652 H, 3095 V) = (0.34% H, 0.55% V) = (4.535e+03um H, 5.292e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1d Route ============
[01/21 02:16:11    473s] (I)      Usage: 5747 = (2652 H, 3095 V) = (0.34% H, 0.55% V) = (4.535e+03um H, 5.292e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1e Route ============
[01/21 02:16:11    473s] (I)      Usage: 5747 = (2652 H, 3095 V) = (0.34% H, 0.55% V) = (4.535e+03um H, 5.292e+03um V)
[01/21 02:16:11    473s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.827370e+03um
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1f Route ============
[01/21 02:16:11    473s] (I)      Usage: 5747 = (2652 H, 3095 V) = (0.34% H, 0.55% V) = (4.535e+03um H, 5.292e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1g Route ============
[01/21 02:16:11    473s] (I)      Usage: 5747 = (2652 H, 3095 V) = (0.34% H, 0.55% V) = (4.535e+03um H, 5.292e+03um V)
[01/21 02:16:11    473s] (I)      #Nets         : 4
[01/21 02:16:11    473s] (I)      #Relaxed nets : 0
[01/21 02:16:11    473s] (I)      Wire length   : 408
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] (I)      ============  Phase 1h Route ============
[01/21 02:16:11    473s] (I)      Usage: 5746 = (2652 H, 3094 V) = (0.34% H, 0.55% V) = (4.535e+03um H, 5.291e+03um V)
[01/21 02:16:11    473s] (I)      
[01/21 02:16:11    473s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:16:11    473s] [NR-eGR]                        OverCon            
[01/21 02:16:11    473s] [NR-eGR]                         #Gcell     %Gcell
[01/21 02:16:11    473s] [NR-eGR]        Layer             (1-0)    OverCon
[01/21 02:16:11    473s] [NR-eGR] ----------------------------------------------
[01/21 02:16:11    473s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:11    473s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:11    473s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:11    473s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:11    473s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:11    473s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:11    473s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:11    473s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:11    473s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:11    473s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:11    473s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:11    473s] [NR-eGR] ----------------------------------------------
[01/21 02:16:11    473s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/21 02:16:11    473s] [NR-eGR] 
[01/21 02:16:11    473s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2168.84 MB )
[01/21 02:16:11    473s] (I)      total 2D Cap : 1519282 = (777095 H, 742187 V)
[01/21 02:16:11    473s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:16:11    473s] (I)      ============= Track Assignment ============
[01/21 02:16:11    473s] (I)      Started Track Assignment (1T) ( Curr Mem: 2168.84 MB )
[01/21 02:16:11    473s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 02:16:11    473s] (I)      Run Multi-thread track assignment
[01/21 02:16:11    473s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2168.84 MB )
[01/21 02:16:11    473s] (I)      Started Export ( Curr Mem: 2168.84 MB )
[01/21 02:16:11    473s] [NR-eGR]                  Length (um)   Vias 
[01/21 02:16:11    473s] [NR-eGR] ------------------------------------
[01/21 02:16:11    473s] [NR-eGR]  Metal1   (1H)         14804  40764 
[01/21 02:16:11    473s] [NR-eGR]  Metal2   (2V)         69904  27307 
[01/21 02:16:11    473s] [NR-eGR]  Metal3   (3H)         67630   5345 
[01/21 02:16:11    473s] [NR-eGR]  Metal4   (4V)         29204   2245 
[01/21 02:16:11    473s] [NR-eGR]  Metal5   (5H)         13695    904 
[01/21 02:16:11    473s] [NR-eGR]  Metal6   (6V)          3841     58 
[01/21 02:16:11    473s] [NR-eGR]  Metal7   (7H)           428     38 
[01/21 02:16:11    473s] [NR-eGR]  Metal8   (8V)           376     23 
[01/21 02:16:11    473s] [NR-eGR]  Metal9   (9H)           103     11 
[01/21 02:16:11    473s] [NR-eGR]  Metal10  (10V)            2      6 
[01/21 02:16:11    473s] [NR-eGR]  Metal11  (11H)           10      0 
[01/21 02:16:11    473s] [NR-eGR] ------------------------------------
[01/21 02:16:11    473s] [NR-eGR]           Total       199997  76701 
[01/21 02:16:11    473s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:11    473s] [NR-eGR] Total half perimeter of net bounding box: 167893um
[01/21 02:16:11    473s] [NR-eGR] Total length: 199997um, number of vias: 76701
[01/21 02:16:11    473s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:11    473s] [NR-eGR] Total eGR-routed clock nets wire length: 7680um, number of vias: 7172
[01/21 02:16:11    473s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:11    473s] [NR-eGR] Report for selected net(s) only.
[01/21 02:16:11    473s] [NR-eGR]                  Length (um)  Vias 
[01/21 02:16:11    473s] [NR-eGR] -----------------------------------
[01/21 02:16:11    473s] [NR-eGR]  Metal1   (1H)             0  2039 
[01/21 02:16:11    473s] [NR-eGR]  Metal2   (2V)          1939  2472 
[01/21 02:16:11    473s] [NR-eGR]  Metal3   (3H)          1565   992 
[01/21 02:16:11    473s] [NR-eGR]  Metal4   (4V)           448   933 
[01/21 02:16:11    473s] [NR-eGR]  Metal5   (5H)          2129   736 
[01/21 02:16:11    473s] [NR-eGR]  Metal6   (6V)          1599     0 
[01/21 02:16:11    473s] [NR-eGR]  Metal7   (7H)             0     0 
[01/21 02:16:11    473s] [NR-eGR]  Metal8   (8V)             0     0 
[01/21 02:16:11    473s] [NR-eGR]  Metal9   (9H)             0     0 
[01/21 02:16:11    473s] [NR-eGR]  Metal10  (10V)            0     0 
[01/21 02:16:11    473s] [NR-eGR]  Metal11  (11H)            0     0 
[01/21 02:16:11    473s] [NR-eGR] -----------------------------------
[01/21 02:16:11    473s] [NR-eGR]           Total         7680  7172 
[01/21 02:16:11    473s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:11    473s] [NR-eGR] Total half perimeter of net bounding box: 3111um
[01/21 02:16:11    473s] [NR-eGR] Total length: 7680um, number of vias: 7172
[01/21 02:16:11    473s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:11    473s] [NR-eGR] Total routed clock nets wire length: 7680um, number of vias: 7172
[01/21 02:16:11    473s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:11    473s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2168.84 MB )
[01/21 02:16:11    473s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 2163.84 MB )
[01/21 02:16:11    473s] (I)      ====================================== Runtime Summary ======================================
[01/21 02:16:11    473s] (I)       Step                                          %       Start      Finish      Real       CPU 
[01/21 02:16:11    473s] (I)      ---------------------------------------------------------------------------------------------
[01/21 02:16:11    473s] (I)       Early Global Route kernel               100.00%  598.00 sec  598.29 sec  0.29 sec  0.28 sec 
[01/21 02:16:11    473s] (I)       +-Import and model                       31.41%  598.01 sec  598.10 sec  0.09 sec  0.09 sec 
[01/21 02:16:11    473s] (I)       | +-Create place DB                      12.37%  598.01 sec  598.04 sec  0.04 sec  0.03 sec 
[01/21 02:16:11    473s] (I)       | | +-Import place data                  12.32%  598.01 sec  598.04 sec  0.04 sec  0.03 sec 
[01/21 02:16:11    473s] (I)       | | | +-Read instances and placement      3.64%  598.01 sec  598.02 sec  0.01 sec  0.01 sec 
[01/21 02:16:11    473s] (I)       | | | +-Read nets                         7.90%  598.02 sec  598.04 sec  0.02 sec  0.02 sec 
[01/21 02:16:11    473s] (I)       | +-Create route DB                      15.89%  598.04 sec  598.09 sec  0.05 sec  0.05 sec 
[01/21 02:16:11    473s] (I)       | | +-Import route data (1T)             15.49%  598.04 sec  598.09 sec  0.05 sec  0.05 sec 
[01/21 02:16:11    473s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.43%  598.05 sec  598.05 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | | +-Read routing blockages          0.00%  598.05 sec  598.05 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | | +-Read instance blockages         0.55%  598.05 sec  598.05 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | | +-Read PG blockages               0.47%  598.05 sec  598.05 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | | +-Read clock blockages            0.01%  598.05 sec  598.05 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | | +-Read other blockages            0.01%  598.05 sec  598.05 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | | +-Read halo blockages             0.02%  598.05 sec  598.05 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | | +-Read boundary cut boxes         0.00%  598.05 sec  598.05 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Read blackboxes                   0.01%  598.05 sec  598.05 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Read prerouted                    1.83%  598.05 sec  598.06 sec  0.01 sec  0.01 sec 
[01/21 02:16:11    473s] (I)       | | | +-Read unlegalized nets             0.63%  598.06 sec  598.06 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Read nets                         0.09%  598.06 sec  598.06 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Set up via pillars                0.00%  598.06 sec  598.06 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Initialize 3D grid graph          0.35%  598.06 sec  598.06 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Model blockage capacity           8.95%  598.06 sec  598.09 sec  0.03 sec  0.02 sec 
[01/21 02:16:11    473s] (I)       | | | | +-Initialize 3D capacity          8.43%  598.06 sec  598.09 sec  0.02 sec  0.02 sec 
[01/21 02:16:11    473s] (I)       | | | +-Move terms for access (1T)        0.29%  598.09 sec  598.09 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | +-Read aux data                         0.00%  598.09 sec  598.09 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | +-Others data preparation               0.06%  598.09 sec  598.09 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | +-Create route kernel                   2.46%  598.09 sec  598.10 sec  0.01 sec  0.01 sec 
[01/21 02:16:11    473s] (I)       +-Global Routing                         27.53%  598.10 sec  598.18 sec  0.08 sec  0.07 sec 
[01/21 02:16:11    473s] (I)       | +-Initialization                        0.09%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | +-Net group 1                           2.89%  598.10 sec  598.11 sec  0.01 sec  0.01 sec 
[01/21 02:16:11    473s] (I)       | | +-Generate topology                   0.07%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1a                            0.18%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Pattern routing (1T)              0.12%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1b                            0.06%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1c                            0.01%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1d                            0.01%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1e                            0.12%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Route legalization                0.04%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | | +-Legalize Blockage Violations    0.00%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1f                            0.01%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1g                            0.40%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Post Routing                      0.36%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1h                            0.21%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Post Routing                      0.17%  598.10 sec  598.10 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Layer assignment (1T)               0.47%  598.11 sec  598.11 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | +-Net group 2                          14.62%  598.11 sec  598.15 sec  0.04 sec  0.03 sec 
[01/21 02:16:11    473s] (I)       | | +-Generate topology                   3.09%  598.11 sec  598.12 sec  0.01 sec  0.01 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1a                            1.24%  598.12 sec  598.12 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Pattern routing (1T)              0.21%  598.12 sec  598.12 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1b                            0.19%  598.12 sec  598.12 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1c                            0.01%  598.12 sec  598.12 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1d                            0.01%  598.12 sec  598.12 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1e                            0.13%  598.12 sec  598.12 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Route legalization                0.06%  598.12 sec  598.12 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | | +-Legalize Blockage Violations    0.03%  598.12 sec  598.12 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1f                            0.01%  598.12 sec  598.12 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1g                            1.54%  598.12 sec  598.13 sec  0.00 sec  0.01 sec 
[01/21 02:16:11    473s] (I)       | | | +-Post Routing                      1.50%  598.12 sec  598.13 sec  0.00 sec  0.01 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1h                            0.73%  598.13 sec  598.13 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Post Routing                      0.68%  598.13 sec  598.13 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Layer assignment (1T)               6.37%  598.13 sec  598.15 sec  0.02 sec  0.01 sec 
[01/21 02:16:11    473s] (I)       | +-Net group 3                           2.20%  598.15 sec  598.16 sec  0.01 sec  0.02 sec 
[01/21 02:16:11    473s] (I)       | | +-Generate topology                   0.39%  598.15 sec  598.15 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1a                            0.21%  598.15 sec  598.15 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Pattern routing (1T)              0.15%  598.15 sec  598.15 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1b                            0.04%  598.15 sec  598.15 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1c                            0.01%  598.15 sec  598.15 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1d                            0.01%  598.15 sec  598.15 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1e                            0.11%  598.15 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Route legalization                0.04%  598.15 sec  598.15 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | | +-Legalize Blockage Violations    0.00%  598.15 sec  598.15 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1f                            0.01%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1g                            0.24%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Post Routing                      0.19%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1h                            0.07%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Post Routing                      0.03%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | +-Net group 4                           2.31%  598.16 sec  598.16 sec  0.01 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Generate topology                   0.37%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1a                            0.18%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Pattern routing (1T)              0.12%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1b                            0.04%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1c                            0.01%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1d                            0.01%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1e                            0.11%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Route legalization                0.04%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | | +-Legalize Blockage Violations    0.00%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1f                            0.01%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1g                            0.23%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Post Routing                      0.19%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1h                            0.07%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Post Routing                      0.03%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | +-Net group 5                           3.86%  598.16 sec  598.17 sec  0.01 sec  0.01 sec 
[01/21 02:16:11    473s] (I)       | | +-Generate topology                   0.00%  598.16 sec  598.16 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1a                            0.18%  598.17 sec  598.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Pattern routing (1T)              0.12%  598.17 sec  598.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1b                            0.04%  598.17 sec  598.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1c                            0.01%  598.17 sec  598.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1d                            0.01%  598.17 sec  598.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1e                            0.10%  598.17 sec  598.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Route legalization                0.03%  598.17 sec  598.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | | +-Legalize Blockage Violations    0.00%  598.17 sec  598.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1f                            0.01%  598.17 sec  598.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1g                            0.08%  598.17 sec  598.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Post Routing                      0.04%  598.17 sec  598.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Phase 1h                            0.08%  598.17 sec  598.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | | +-Post Routing                      0.04%  598.17 sec  598.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Layer assignment (1T)               0.42%  598.17 sec  598.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       +-Export 3D cong map                      1.68%  598.18 sec  598.18 sec  0.00 sec  0.01 sec 
[01/21 02:16:11    473s] (I)       | +-Export 2D cong map                    0.14%  598.18 sec  598.18 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       +-Extract Global 3D Wires                 0.03%  598.18 sec  598.18 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       +-Track Assignment (1T)                   7.38%  598.18 sec  598.21 sec  0.02 sec  0.02 sec 
[01/21 02:16:11    473s] (I)       | +-Initialization                        0.01%  598.18 sec  598.18 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | +-Track Assignment Kernel               7.15%  598.18 sec  598.21 sec  0.02 sec  0.02 sec 
[01/21 02:16:11    473s] (I)       | +-Free Memory                           0.00%  598.21 sec  598.21 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       +-Export                                 29.59%  598.21 sec  598.29 sec  0.09 sec  0.09 sec 
[01/21 02:16:11    473s] (I)       | +-Export DB wires                       1.90%  598.21 sec  598.21 sec  0.01 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Export all nets                     1.45%  598.21 sec  598.21 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | | +-Set wire vias                       0.20%  598.21 sec  598.21 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       | +-Report wirelength                    13.58%  598.21 sec  598.25 sec  0.04 sec  0.05 sec 
[01/21 02:16:11    473s] (I)       | +-Update net boxes                     13.78%  598.25 sec  598.29 sec  0.04 sec  0.04 sec 
[01/21 02:16:11    473s] (I)       | +-Update timing                         0.00%  598.29 sec  598.29 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)       +-Postprocess design                      0.52%  598.29 sec  598.29 sec  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)      ===================== Summary by functions =====================
[01/21 02:16:11    473s] (I)       Lv  Step                                 %      Real       CPU 
[01/21 02:16:11    473s] (I)      ----------------------------------------------------------------
[01/21 02:16:11    473s] (I)        0  Early Global Route kernel      100.00%  0.29 sec  0.28 sec 
[01/21 02:16:11    473s] (I)        1  Import and model                31.41%  0.09 sec  0.09 sec 
[01/21 02:16:11    473s] (I)        1  Export                          29.59%  0.09 sec  0.09 sec 
[01/21 02:16:11    473s] (I)        1  Global Routing                  27.53%  0.08 sec  0.07 sec 
[01/21 02:16:11    473s] (I)        1  Track Assignment (1T)            7.38%  0.02 sec  0.02 sec 
[01/21 02:16:11    473s] (I)        1  Export 3D cong map               1.68%  0.00 sec  0.01 sec 
[01/21 02:16:11    473s] (I)        1  Postprocess design               0.52%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        2  Create route DB                 15.89%  0.05 sec  0.05 sec 
[01/21 02:16:11    473s] (I)        2  Net group 2                     14.62%  0.04 sec  0.03 sec 
[01/21 02:16:11    473s] (I)        2  Update net boxes                13.78%  0.04 sec  0.04 sec 
[01/21 02:16:11    473s] (I)        2  Report wirelength               13.58%  0.04 sec  0.05 sec 
[01/21 02:16:11    473s] (I)        2  Create place DB                 12.37%  0.04 sec  0.03 sec 
[01/21 02:16:11    473s] (I)        2  Track Assignment Kernel          7.15%  0.02 sec  0.02 sec 
[01/21 02:16:11    473s] (I)        2  Net group 5                      3.86%  0.01 sec  0.01 sec 
[01/21 02:16:11    473s] (I)        2  Net group 1                      2.89%  0.01 sec  0.01 sec 
[01/21 02:16:11    473s] (I)        2  Create route kernel              2.46%  0.01 sec  0.01 sec 
[01/21 02:16:11    473s] (I)        2  Net group 4                      2.31%  0.01 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        2  Net group 3                      2.20%  0.01 sec  0.02 sec 
[01/21 02:16:11    473s] (I)        2  Export DB wires                  1.90%  0.01 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        2  Export 2D cong map               0.14%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        2  Initialization                   0.10%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        3  Import route data (1T)          15.49%  0.05 sec  0.05 sec 
[01/21 02:16:11    473s] (I)        3  Import place data               12.32%  0.04 sec  0.03 sec 
[01/21 02:16:11    473s] (I)        3  Layer assignment (1T)            7.26%  0.02 sec  0.01 sec 
[01/21 02:16:11    473s] (I)        3  Generate topology                3.92%  0.01 sec  0.01 sec 
[01/21 02:16:11    473s] (I)        3  Phase 1g                         2.49%  0.01 sec  0.01 sec 
[01/21 02:16:11    473s] (I)        3  Phase 1a                         1.98%  0.01 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        3  Export all nets                  1.45%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        3  Phase 1h                         1.17%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        3  Phase 1e                         0.58%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        3  Phase 1b                         0.37%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        3  Set wire vias                    0.20%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        3  Phase 1c                         0.03%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        3  Phase 1f                         0.03%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        3  Phase 1d                         0.03%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        4  Model blockage capacity          8.95%  0.03 sec  0.02 sec 
[01/21 02:16:11    473s] (I)        4  Read nets                        8.00%  0.02 sec  0.02 sec 
[01/21 02:16:11    473s] (I)        4  Read instances and placement     3.64%  0.01 sec  0.01 sec 
[01/21 02:16:11    473s] (I)        4  Post Routing                     3.23%  0.01 sec  0.01 sec 
[01/21 02:16:11    473s] (I)        4  Read prerouted                   1.83%  0.01 sec  0.01 sec 
[01/21 02:16:11    473s] (I)        4  Read blockages ( Layer 2-11 )    1.43%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        4  Pattern routing (1T)             0.73%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        4  Read unlegalized nets            0.63%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        4  Initialize 3D grid graph         0.35%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        4  Move terms for access (1T)       0.29%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        4  Route legalization               0.21%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        5  Initialize 3D capacity           8.43%  0.02 sec  0.02 sec 
[01/21 02:16:11    473s] (I)        5  Read instance blockages          0.55%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        5  Read PG blockages                0.47%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        5  Legalize Blockage Violations     0.04%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/21 02:16:11    473s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/21 02:16:11    473s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/21 02:16:11    473s]         Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/21 02:16:11    473s]       Routing using eGR only done.
[01/21 02:16:11    473s] Net route status summary:
[01/21 02:16:11    473s]   Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:16:11    473s]   Non-clock: 11071 (unrouted=186, trialRouted=10885, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:16:11    473s] 
[01/21 02:16:11    473s] CCOPT: Done with clock implementation routing.
[01/21 02:16:11    473s] 
[01/21 02:16:11    473s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/21 02:16:11    473s]     Clock implementation routing done.
[01/21 02:16:11    473s]     Leaving CCOpt scope - extractRC...
[01/21 02:16:11    473s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/21 02:16:11    473s] Extraction called for design 'picorv32' of instances=10062 and nets=11111 using extraction engine 'preRoute' .
[01/21 02:16:11    473s] PreRoute RC Extraction called for design picorv32.
[01/21 02:16:11    473s] RC Extraction called in multi-corner(1) mode.
[01/21 02:16:11    473s] RCMode: PreRoute
[01/21 02:16:11    473s]       RC Corner Indexes            0   
[01/21 02:16:11    473s] Capacitance Scaling Factor   : 1.00000 
[01/21 02:16:11    473s] Resistance Scaling Factor    : 1.00000 
[01/21 02:16:11    473s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 02:16:11    473s] Clock Res. Scaling Factor    : 1.00000 
[01/21 02:16:11    473s] Shrink Factor                : 1.00000
[01/21 02:16:11    473s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 02:16:11    473s] Using Quantus QRC technology file ...
[01/21 02:16:11    473s] 
[01/21 02:16:11    473s] Trim Metal Layers:
[01/21 02:16:11    473s] LayerId::1 widthSet size::2
[01/21 02:16:11    473s] LayerId::2 widthSet size::2
[01/21 02:16:11    473s] LayerId::3 widthSet size::2
[01/21 02:16:11    473s] LayerId::4 widthSet size::2
[01/21 02:16:11    473s] LayerId::5 widthSet size::2
[01/21 02:16:11    473s] LayerId::6 widthSet size::2
[01/21 02:16:11    473s] LayerId::7 widthSet size::2
[01/21 02:16:11    473s] LayerId::8 widthSet size::2
[01/21 02:16:11    473s] LayerId::9 widthSet size::2
[01/21 02:16:11    473s] LayerId::10 widthSet size::2
[01/21 02:16:11    473s] LayerId::11 widthSet size::2
[01/21 02:16:11    473s] Updating RC grid for preRoute extraction ...
[01/21 02:16:11    473s] eee: pegSigSF::1.070000
[01/21 02:16:11    473s] Initializing multi-corner resistance tables ...
[01/21 02:16:11    473s] eee: l::1 avDens::0.134486 usedTrk::2578.100788 availTrk::19170.000000 sigTrk::2578.100788
[01/21 02:16:11    473s] eee: l::2 avDens::0.267178 usedTrk::4111.869373 availTrk::15390.000000 sigTrk::4111.869373
[01/21 02:16:11    473s] eee: l::3 avDens::0.242312 usedTrk::3969.075332 availTrk::16380.000000 sigTrk::3969.075332
[01/21 02:16:11    473s] eee: l::4 avDens::0.119509 usedTrk::1726.843278 availTrk::14449.500000 sigTrk::1726.843278
[01/21 02:16:11    473s] eee: l::5 avDens::0.054488 usedTrk::809.144093 availTrk::14850.000000 sigTrk::809.144093
[01/21 02:16:11    473s] eee: l::6 avDens::0.017894 usedTrk::234.078276 availTrk::13081.500000 sigTrk::234.078276
[01/21 02:16:11    473s] eee: l::7 avDens::0.012999 usedTrk::28.077749 availTrk::2160.000000 sigTrk::28.077749
[01/21 02:16:11    473s] eee: l::8 avDens::0.012461 usedTrk::25.569825 availTrk::2052.000000 sigTrk::25.569825
[01/21 02:16:11    473s] eee: l::9 avDens::0.009680 usedTrk::6.098567 availTrk::630.000000 sigTrk::6.098567
[01/21 02:16:11    473s] eee: l::10 avDens::0.071519 usedTrk::105.176023 availTrk::1470.600000 sigTrk::105.176023
[01/21 02:16:11    473s] eee: l::11 avDens::0.046911 usedTrk::150.301988 availTrk::3204.000000 sigTrk::150.301988
[01/21 02:16:11    473s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:16:11    473s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.271006 uaWl=1.000000 uaWlH=0.226100 aWlH=0.000000 lMod=0 pMax=0.817900 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:16:12    473s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2163.840M)
[01/21 02:16:12    473s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/21 02:16:12    473s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:16:12    473s]     Leaving CCOpt scope - Initializing placement interface...
[01/21 02:16:12    473s] OPERPROF: Starting DPlace-Init at level 1, MEM:2163.8M, EPOCH TIME: 1705796172.043661
[01/21 02:16:12    473s] Processing tracks to init pin-track alignment.
[01/21 02:16:12    473s] z: 2, totalTracks: 1
[01/21 02:16:12    473s] z: 4, totalTracks: 1
[01/21 02:16:12    473s] z: 6, totalTracks: 1
[01/21 02:16:12    473s] z: 8, totalTracks: 1
[01/21 02:16:12    473s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:16:12    473s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2163.8M, EPOCH TIME: 1705796172.057979
[01/21 02:16:12    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:12    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:12    473s] 
[01/21 02:16:12    473s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:12    473s] OPERPROF:     Starting CMU at level 3, MEM:2163.8M, EPOCH TIME: 1705796172.107540
[01/21 02:16:12    473s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2163.8M, EPOCH TIME: 1705796172.109150
[01/21 02:16:12    473s] 
[01/21 02:16:12    473s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:16:12    473s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.053, MEM:2163.8M, EPOCH TIME: 1705796172.110788
[01/21 02:16:12    473s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2163.8M, EPOCH TIME: 1705796172.110873
[01/21 02:16:12    473s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2163.8M, EPOCH TIME: 1705796172.110950
[01/21 02:16:12    473s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2163.8MB).
[01/21 02:16:12    473s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:2163.8M, EPOCH TIME: 1705796172.113260
[01/21 02:16:12    473s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:12    473s]     Legalizer reserving space for clock trees
[01/21 02:16:12    473s]     Calling post conditioning for eGRPC...
[01/21 02:16:12    473s]       eGRPC...
[01/21 02:16:12    473s]         eGRPC active optimizations:
[01/21 02:16:12    473s]          - Move Down
[01/21 02:16:12    473s]          - Downsizing before DRV sizing
[01/21 02:16:12    473s]          - DRV fixing with sizing
[01/21 02:16:12    473s]          - Move to fanout
[01/21 02:16:12    473s]          - Cloning
[01/21 02:16:12    473s]         
[01/21 02:16:12    473s]         Currently running CTS, using active skew data
[01/21 02:16:12    473s]         Reset bufferability constraints...
[01/21 02:16:12    473s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[01/21 02:16:12    473s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/21 02:16:12    473s] End AAE Lib Interpolated Model. (MEM=2163.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:16:12    473s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:12    473s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:12    473s]         Clock DAG stats eGRPC initial state:
[01/21 02:16:12    473s]           cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:12    473s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:12    473s]           misc counts      : r=1, pp=0
[01/21 02:16:12    473s]           cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/21 02:16:12    473s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:12    473s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:12    473s]           wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.601pF, total=0.660pF
[01/21 02:16:12    473s]           wire lengths     : top=0.000um, trunk=759.715um, leaf=6919.890um, total=7679.605um
[01/21 02:16:12    473s]           hp wire lengths  : top=0.000um, trunk=413.240um, leaf=2542.470um, total=2955.710um
[01/21 02:16:12    473s]         Clock DAG net violations eGRPC initial state:
[01/21 02:16:12    473s]           Remaining Transition : {count=7, worst=[0.016ns, 0.012ns, 0.010ns, 0.007ns, 0.006ns, 0.005ns, 0.003ns]} avg=0.008ns sd=0.004ns sum=0.059ns
[01/21 02:16:12    473s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[01/21 02:16:12    473s]           Trunk : target=0.200ns count=4 avg=0.173ns sd=0.015ns min=0.162ns max=0.195ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:12    473s]           Leaf  : target=0.200ns count=36 avg=0.192ns sd=0.012ns min=0.167ns max=0.216ns {0 <= 0.120ns, 0 <= 0.160ns, 5 <= 0.180ns, 9 <= 0.190ns, 15 <= 0.200ns} {5 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:16:12    473s]         Clock DAG library cell distribution eGRPC initial state {count}:
[01/21 02:16:12    473s]            Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/21 02:16:12    473s]         Clock DAG hash eGRPC initial state: 3235781652346038618 17680110649715149675
[01/21 02:16:12    473s]         CTS services accumulated run-time stats eGRPC initial state:
[01/21 02:16:12    473s]           delay calculator: calls=10333, total_wall_time=0.531s, mean_wall_time=0.051ms
[01/21 02:16:12    473s]           legalizer: calls=3295, total_wall_time=0.064s, mean_wall_time=0.020ms
[01/21 02:16:12    473s]           steiner router: calls=8896, total_wall_time=1.813s, mean_wall_time=0.204ms
[01/21 02:16:12    474s]         Primary reporting skew groups eGRPC initial state:
[01/21 02:16:12    474s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442, avg=0.423, sd=0.010], skew [0.037 vs 0.200], 100% {0.405, 0.442} (wid=0.005 ws=0.003) (gid=0.439 gs=0.035)
[01/21 02:16:12    474s]               min path sink: cpuregs_reg[25][9]/CK
[01/21 02:16:12    474s]               max path sink: decoded_imm_reg[24]/CK
[01/21 02:16:12    474s]         Skew group summary eGRPC initial state:
[01/21 02:16:12    474s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442, avg=0.423, sd=0.010], skew [0.037 vs 0.200], 100% {0.405, 0.442} (wid=0.005 ws=0.003) (gid=0.439 gs=0.035)
[01/21 02:16:12    474s]         eGRPC Moving buffers...
[01/21 02:16:12    474s]           Clock DAG hash before 'eGRPC Moving buffers': 3235781652346038618 17680110649715149675
[01/21 02:16:12    474s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[01/21 02:16:12    474s]             delay calculator: calls=10333, total_wall_time=0.531s, mean_wall_time=0.051ms
[01/21 02:16:12    474s]             legalizer: calls=3295, total_wall_time=0.064s, mean_wall_time=0.020ms
[01/21 02:16:12    474s]             steiner router: calls=8896, total_wall_time=1.813s, mean_wall_time=0.204ms
[01/21 02:16:12    474s]           Violation analysis...
[01/21 02:16:12    474s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:12    474s]           Clock DAG stats after 'eGRPC Moving buffers':
[01/21 02:16:12    474s]             cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:12    474s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:12    474s]             misc counts      : r=1, pp=0
[01/21 02:16:12    474s]             cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/21 02:16:12    474s]             cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:12    474s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:12    474s]             wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.601pF, total=0.660pF
[01/21 02:16:12    474s]             wire lengths     : top=0.000um, trunk=759.715um, leaf=6919.890um, total=7679.605um
[01/21 02:16:12    474s]             hp wire lengths  : top=0.000um, trunk=413.240um, leaf=2542.470um, total=2955.710um
[01/21 02:16:12    474s]           Clock DAG net violations after 'eGRPC Moving buffers':
[01/21 02:16:12    474s]             Remaining Transition : {count=7, worst=[0.016ns, 0.012ns, 0.010ns, 0.007ns, 0.006ns, 0.005ns, 0.003ns]} avg=0.008ns sd=0.004ns sum=0.059ns
[01/21 02:16:12    474s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[01/21 02:16:12    474s]             Trunk : target=0.200ns count=4 avg=0.173ns sd=0.015ns min=0.162ns max=0.195ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:12    474s]             Leaf  : target=0.200ns count=36 avg=0.192ns sd=0.012ns min=0.167ns max=0.216ns {0 <= 0.120ns, 0 <= 0.160ns, 5 <= 0.180ns, 9 <= 0.190ns, 15 <= 0.200ns} {5 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:16:12    474s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[01/21 02:16:12    474s]              Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/21 02:16:12    474s]           Clock DAG hash after 'eGRPC Moving buffers': 3235781652346038618 17680110649715149675
[01/21 02:16:12    474s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[01/21 02:16:12    474s]             delay calculator: calls=10333, total_wall_time=0.531s, mean_wall_time=0.051ms
[01/21 02:16:12    474s]             legalizer: calls=3295, total_wall_time=0.064s, mean_wall_time=0.020ms
[01/21 02:16:12    474s]             steiner router: calls=8896, total_wall_time=1.813s, mean_wall_time=0.204ms
[01/21 02:16:12    474s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[01/21 02:16:12    474s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442], skew [0.037 vs 0.200]
[01/21 02:16:12    474s]                 min path sink: cpuregs_reg[25][9]/CK
[01/21 02:16:12    474s]                 max path sink: decoded_imm_reg[24]/CK
[01/21 02:16:12    474s]           Skew group summary after 'eGRPC Moving buffers':
[01/21 02:16:12    474s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442], skew [0.037 vs 0.200]
[01/21 02:16:12    474s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:12    474s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:12    474s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[01/21 02:16:12    474s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3235781652346038618 17680110649715149675
[01/21 02:16:12    474s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/21 02:16:12    474s]             delay calculator: calls=10333, total_wall_time=0.531s, mean_wall_time=0.051ms
[01/21 02:16:12    474s]             legalizer: calls=3295, total_wall_time=0.064s, mean_wall_time=0.020ms
[01/21 02:16:12    474s]             steiner router: calls=8896, total_wall_time=1.813s, mean_wall_time=0.204ms
[01/21 02:16:12    474s]           Artificially removing long paths...
[01/21 02:16:12    474s]             Clock DAG hash before 'Artificially removing long paths': 3235781652346038618 17680110649715149675
[01/21 02:16:12    474s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[01/21 02:16:12    474s]               delay calculator: calls=10333, total_wall_time=0.531s, mean_wall_time=0.051ms
[01/21 02:16:12    474s]               legalizer: calls=3295, total_wall_time=0.064s, mean_wall_time=0.020ms
[01/21 02:16:12    474s]               steiner router: calls=8896, total_wall_time=1.813s, mean_wall_time=0.204ms
[01/21 02:16:12    474s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:12    474s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:12    474s]           Modifying slew-target multiplier from 1 to 0.9
[01/21 02:16:12    474s]           Downsizing prefiltering...
[01/21 02:16:12    474s]           Downsizing prefiltering done.
[01/21 02:16:12    474s]           Downsizing: ...20% ...40% ...60% ...80% ...Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
[01/21 02:16:12    474s]           Original list had 4 cells:
[01/21 02:16:12    474s]           CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/21 02:16:12    474s]           Library trimming was not able to trim any cells:
[01/21 02:16:12    474s]           CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/21 02:16:12    474s]           100% 
[01/21 02:16:12    474s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 39, numSkippedDueToCloseToSkewTarget = 0
[01/21 02:16:12    474s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[01/21 02:16:12    474s]           Reverting slew-target multiplier from 0.9 to 1
[01/21 02:16:12    474s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/21 02:16:12    474s]             cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:12    474s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:12    474s]             misc counts      : r=1, pp=0
[01/21 02:16:12    474s]             cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/21 02:16:12    474s]             cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:12    474s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:12    474s]             wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.601pF, total=0.660pF
[01/21 02:16:12    474s]             wire lengths     : top=0.000um, trunk=759.715um, leaf=6919.890um, total=7679.605um
[01/21 02:16:12    474s]             hp wire lengths  : top=0.000um, trunk=413.240um, leaf=2542.470um, total=2955.710um
[01/21 02:16:12    474s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/21 02:16:12    474s]             Remaining Transition : {count=7, worst=[0.016ns, 0.012ns, 0.010ns, 0.007ns, 0.006ns, 0.005ns, 0.003ns]} avg=0.008ns sd=0.004ns sum=0.059ns
[01/21 02:16:12    474s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/21 02:16:12    474s]             Trunk : target=0.200ns count=4 avg=0.173ns sd=0.015ns min=0.162ns max=0.195ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:12    474s]             Leaf  : target=0.200ns count=36 avg=0.192ns sd=0.012ns min=0.167ns max=0.216ns {0 <= 0.120ns, 0 <= 0.160ns, 5 <= 0.180ns, 9 <= 0.190ns, 15 <= 0.200ns} {5 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:16:12    474s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[01/21 02:16:12    474s]              Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/21 02:16:12    474s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3235781652346038618 17680110649715149675
[01/21 02:16:12    474s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/21 02:16:12    474s]             delay calculator: calls=10379, total_wall_time=0.532s, mean_wall_time=0.051ms
[01/21 02:16:12    474s]             legalizer: calls=3296, total_wall_time=0.064s, mean_wall_time=0.020ms
[01/21 02:16:12    474s]             steiner router: calls=8940, total_wall_time=1.813s, mean_wall_time=0.203ms
[01/21 02:16:12    474s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/21 02:16:12    474s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442], skew [0.037 vs 0.200]
[01/21 02:16:12    474s]                 min path sink: cpuregs_reg[25][9]/CK
[01/21 02:16:12    474s]                 max path sink: decoded_imm_reg[24]/CK
[01/21 02:16:12    474s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/21 02:16:12    474s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442], skew [0.037 vs 0.200]
[01/21 02:16:12    474s]           Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:12    474s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:12    474s]         eGRPC Fixing DRVs...
[01/21 02:16:12    474s]           Clock DAG hash before 'eGRPC Fixing DRVs': 3235781652346038618 17680110649715149675
[01/21 02:16:12    474s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[01/21 02:16:12    474s]             delay calculator: calls=10379, total_wall_time=0.532s, mean_wall_time=0.051ms
[01/21 02:16:12    474s]             legalizer: calls=3296, total_wall_time=0.064s, mean_wall_time=0.020ms
[01/21 02:16:12    474s]             steiner router: calls=8940, total_wall_time=1.813s, mean_wall_time=0.203ms
[01/21 02:16:12    474s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/21 02:16:12    474s]           CCOpt-eGRPC: considered: 40, tested: 40, violation detected: 7, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
[01/21 02:16:12    474s]           
[01/21 02:16:12    474s]           Statistics: Fix DRVs (cell sizing):
[01/21 02:16:12    474s]           ===================================
[01/21 02:16:12    474s]           
[01/21 02:16:12    474s]           Cell changes by Net Type:
[01/21 02:16:12    474s]           
[01/21 02:16:12    474s]           -------------------------------------------------------------------------------------------------------------------
[01/21 02:16:12    474s]           Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/21 02:16:12    474s]           -------------------------------------------------------------------------------------------------------------------
[01/21 02:16:12    474s]           top                0                    0           0            0                    0                  0
[01/21 02:16:12    474s]           trunk              0                    0           0            0                    0                  0
[01/21 02:16:12    474s]           leaf               7 [100.0%]           0           0            0                    0 (0.0%)           7 (100.0%)
[01/21 02:16:12    474s]           -------------------------------------------------------------------------------------------------------------------
[01/21 02:16:12    474s]           Total              7 [100.0%]           0           0            0                    0 (0.0%)           7 (100.0%)
[01/21 02:16:12    474s]           -------------------------------------------------------------------------------------------------------------------
[01/21 02:16:12    474s]           
[01/21 02:16:12    474s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 7, Area change: 0.000um^2 (0.000%)
[01/21 02:16:12    474s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/21 02:16:12    474s]           
[01/21 02:16:12    474s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[01/21 02:16:12    474s]             cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/21 02:16:12    474s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:12    474s]             misc counts      : r=1, pp=0
[01/21 02:16:12    474s]             cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/21 02:16:12    474s]             cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/21 02:16:12    474s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:12    474s]             wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.601pF, total=0.660pF
[01/21 02:16:12    474s]             wire lengths     : top=0.000um, trunk=759.715um, leaf=6919.890um, total=7679.605um
[01/21 02:16:12    474s]             hp wire lengths  : top=0.000um, trunk=413.240um, leaf=2542.470um, total=2955.710um
[01/21 02:16:12    474s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[01/21 02:16:12    474s]             Remaining Transition : {count=7, worst=[0.016ns, 0.012ns, 0.010ns, 0.007ns, 0.006ns, 0.005ns, 0.003ns]} avg=0.008ns sd=0.004ns sum=0.059ns
[01/21 02:16:12    474s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[01/21 02:16:12    474s]             Trunk : target=0.200ns count=4 avg=0.173ns sd=0.015ns min=0.162ns max=0.195ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:12    474s]             Leaf  : target=0.200ns count=36 avg=0.192ns sd=0.012ns min=0.167ns max=0.216ns {0 <= 0.120ns, 0 <= 0.160ns, 5 <= 0.180ns, 9 <= 0.190ns, 15 <= 0.200ns} {5 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:16:12    474s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[01/21 02:16:12    474s]              Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/21 02:16:12    474s]           Clock DAG hash after 'eGRPC Fixing DRVs': 3235781652346038618 17680110649715149675
[01/21 02:16:12    474s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[01/21 02:16:12    474s]             delay calculator: calls=10442, total_wall_time=0.535s, mean_wall_time=0.051ms
[01/21 02:16:12    474s]             legalizer: calls=3303, total_wall_time=0.065s, mean_wall_time=0.020ms
[01/21 02:16:12    474s]             steiner router: calls=8996, total_wall_time=1.814s, mean_wall_time=0.202ms
[01/21 02:16:12    474s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[01/21 02:16:12    474s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442], skew [0.037 vs 0.200]
[01/21 02:16:12    474s]                 min path sink: cpuregs_reg[25][9]/CK
[01/21 02:16:12    474s]                 max path sink: decoded_imm_reg[24]/CK
[01/21 02:16:12    474s]           Skew group summary after 'eGRPC Fixing DRVs':
[01/21 02:16:12    474s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442], skew [0.037 vs 0.200]
[01/21 02:16:12    474s]           Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:12    474s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:12    474s]         
[01/21 02:16:12    474s]         Slew Diagnostics: After DRV fixing
[01/21 02:16:12    474s]         ==================================
[01/21 02:16:12    474s]         
[01/21 02:16:12    474s]         Global Causes:
[01/21 02:16:12    474s]         
[01/21 02:16:12    474s]         -------------------------------------
[01/21 02:16:12    474s]         Cause
[01/21 02:16:12    474s]         -------------------------------------
[01/21 02:16:12    474s]         DRV fixing with buffering is disabled
[01/21 02:16:12    474s]         -------------------------------------
[01/21 02:16:12    474s]         
[01/21 02:16:12    474s]         Top 5 overslews:
[01/21 02:16:12    474s]         
[01/21 02:16:12    474s]         ----------------------------------------------------------------------------
[01/21 02:16:12    474s]         Overslew    Causes                                     Driving Pin
[01/21 02:16:12    474s]         ----------------------------------------------------------------------------
[01/21 02:16:12    474s]         0.016ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00020/Y
[01/21 02:16:12    474s]         0.012ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00010/Y
[01/21 02:16:12    474s]         0.010ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00011/Y
[01/21 02:16:12    474s]         0.007ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00002/Y
[01/21 02:16:12    474s]         0.006ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00021/Y
[01/21 02:16:12    474s]         ----------------------------------------------------------------------------
[01/21 02:16:12    474s]         
[01/21 02:16:12    474s]         Slew diagnostics counts from the 7 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/21 02:16:12    474s]         
[01/21 02:16:12    474s]         ------------------------------------------
[01/21 02:16:12    474s]         Cause                           Occurences
[01/21 02:16:12    474s]         ------------------------------------------
[01/21 02:16:12    474s]         Inst already optimally sized        7
[01/21 02:16:12    474s]         ------------------------------------------
[01/21 02:16:12    474s]         
[01/21 02:16:12    474s]         Violation diagnostics counts from the 7 nodes that have violations:
[01/21 02:16:12    474s]         
[01/21 02:16:12    474s]         ------------------------------------------
[01/21 02:16:12    474s]         Cause                           Occurences
[01/21 02:16:12    474s]         ------------------------------------------
[01/21 02:16:12    474s]         Inst already optimally sized        7
[01/21 02:16:12    474s]         ------------------------------------------
[01/21 02:16:12    474s]         
[01/21 02:16:12    474s]         Reconnecting optimized routes...
[01/21 02:16:12    474s]         Reset timing graph...
[01/21 02:16:12    474s] Ignoring AAE DB Resetting ...
[01/21 02:16:12    474s]         Reset timing graph done.
[01/21 02:16:12    474s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:12    474s]         Violation analysis...
[01/21 02:16:12    474s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:12    474s]         Moving clock insts towards fanout...
[01/21 02:16:12    474s] End AAE Lib Interpolated Model. (MEM=2202 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:16:13    475s]         Move to sink centre: considered=7, unsuccessful=0, alreadyClose=0, noImprovementFound=5, degradedSlew=0, degradedSkew=0, insufficientImprovement=1, accepted=1
[01/21 02:16:13    475s]         Moving clock insts towards fanout done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/21 02:16:13    475s]         Clock instances to consider for cloning: 3
[01/21 02:16:13    475s]         Cloning clock nodes to reduce slew violations....
[01/21 02:16:13    475s]         Cloning results : Attempted = 3 , succeeded = 3 , unsuccessful = 0 , skipped = 0 , ignored = 0
[01/21 02:16:13    475s]         Fanout results : attempted = 183 ,succeeded = 183 ,unsuccessful = 0 ,skipped = 0
[01/21 02:16:13    475s]         Cloning attempts on buffers = 3, inverters = 0, gates = 0, logic = 0, other = 0
[01/21 02:16:13    475s]         Cloning successes on buffers = 3, inverters = 0, gates = 0, logic = 0, other = 0
[01/21 02:16:13    475s]         Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:13    475s]         Reset timing graph...
[01/21 02:16:13    475s] Ignoring AAE DB Resetting ...
[01/21 02:16:13    475s]         Reset timing graph done.
[01/21 02:16:13    475s]         Set dirty flag on 1 instances, 2 nets
[01/21 02:16:13    475s] End AAE Lib Interpolated Model. (MEM=2205.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:16:13    475s]         Clock DAG stats before routing clock trees:
[01/21 02:16:13    475s]           cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[01/21 02:16:13    475s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:13    475s]           misc counts      : r=1, pp=0
[01/21 02:16:13    475s]           cell areas       : b=99.864um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.864um^2
[01/21 02:16:13    475s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/21 02:16:13    475s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:13    475s]           wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.594pF, total=0.651pF
[01/21 02:16:13    475s]           wire lengths     : top=0.000um, trunk=767.855um, leaf=6938.301um, total=7706.156um
[01/21 02:16:13    475s]           hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2624.255um, total=3040.915um
[01/21 02:16:13    475s]         Clock DAG net violations before routing clock trees:
[01/21 02:16:13    475s]           Remaining Transition : {count=4, worst=[0.007ns, 0.006ns, 0.005ns, 0.003ns]} avg=0.005ns sd=0.002ns sum=0.022ns
[01/21 02:16:13    475s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[01/21 02:16:13    475s]           Trunk : target=0.200ns count=4 avg=0.171ns sd=0.018ns min=0.153ns max=0.195ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:16:13    475s]           Leaf  : target=0.200ns count=39 avg=0.178ns sd=0.031ns min=0.103ns max=0.207ns {6 <= 0.120ns, 0 <= 0.160ns, 5 <= 0.180ns, 9 <= 0.190ns, 15 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:16:13    475s]         Clock DAG library cell distribution before routing clock trees {count}:
[01/21 02:16:13    475s]            Bufs: CLKBUFX4: 40 CLKBUFX3: 2 
[01/21 02:16:13    475s]         Clock DAG hash before routing clock trees: 11952769274316397752 8931506352748993597
[01/21 02:16:13    475s]         CTS services accumulated run-time stats before routing clock trees:
[01/21 02:16:13    475s]           delay calculator: calls=11057, total_wall_time=0.594s, mean_wall_time=0.054ms
[01/21 02:16:13    475s]           legalizer: calls=3342, total_wall_time=0.068s, mean_wall_time=0.020ms
[01/21 02:16:13    475s]           steiner router: calls=9084, total_wall_time=1.873s, mean_wall_time=0.206ms
[01/21 02:16:13    475s]         Primary reporting skew groups before routing clock trees:
[01/21 02:16:13    475s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.374, max=0.442, avg=0.416, sd=0.017], skew [0.068 vs 0.200], 100% {0.374, 0.442} (wid=0.005 ws=0.004) (gid=0.439 gs=0.067)
[01/21 02:16:13    475s]               min path sink: cpuregs_reg[1][19]/CK
[01/21 02:16:13    475s]               max path sink: decoded_imm_reg[24]/CK
[01/21 02:16:13    475s]         Skew group summary before routing clock trees:
[01/21 02:16:13    475s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.374, max=0.442, avg=0.416, sd=0.017], skew [0.068 vs 0.200], 100% {0.374, 0.442} (wid=0.005 ws=0.004) (gid=0.439 gs=0.067)
[01/21 02:16:13    475s]       eGRPC done.
[01/21 02:16:13    475s]     Calling post conditioning for eGRPC done.
[01/21 02:16:13    475s]   eGR Post Conditioning loop iteration 0 done.
[01/21 02:16:13    475s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[01/21 02:16:13    475s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/21 02:16:13    475s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2214.6M, EPOCH TIME: 1705796173.979539
[01/21 02:16:13    475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:13    475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:14    475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:14    475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:14    475s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.043, MEM:2211.6M, EPOCH TIME: 1705796174.022333
[01/21 02:16:14    475s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:14    475s]   Leaving CCOpt scope - ClockRefiner...
[01/21 02:16:14    475s]   Assigned high priority to 3 instances.
[01/21 02:16:14    475s]   Soft fixed 42 clock instances.
[01/21 02:16:14    475s]   Performing Single Pass Refine Place.
[01/21 02:16:14    475s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[01/21 02:16:14    475s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2202.1M, EPOCH TIME: 1705796174.042638
[01/21 02:16:14    475s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2202.1M, EPOCH TIME: 1705796174.042855
[01/21 02:16:14    475s] Processing tracks to init pin-track alignment.
[01/21 02:16:14    475s] z: 2, totalTracks: 1
[01/21 02:16:14    475s] z: 4, totalTracks: 1
[01/21 02:16:14    475s] z: 6, totalTracks: 1
[01/21 02:16:14    475s] z: 8, totalTracks: 1
[01/21 02:16:14    475s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:16:14    475s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2202.1M, EPOCH TIME: 1705796174.054651
[01/21 02:16:14    475s] Info: 42 insts are soft-fixed.
[01/21 02:16:14    475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:14    475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:14    475s] 
[01/21 02:16:14    475s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:14    475s] OPERPROF:       Starting CMU at level 4, MEM:2202.1M, EPOCH TIME: 1705796174.101570
[01/21 02:16:14    475s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2202.1M, EPOCH TIME: 1705796174.103064
[01/21 02:16:14    475s] 
[01/21 02:16:14    475s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:16:14    475s] Info: 42 insts are soft-fixed.
[01/21 02:16:14    475s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.050, MEM:2202.1M, EPOCH TIME: 1705796174.104939
[01/21 02:16:14    475s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2202.1M, EPOCH TIME: 1705796174.105017
[01/21 02:16:14    475s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2202.1M, EPOCH TIME: 1705796174.105089
[01/21 02:16:14    475s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2202.1MB).
[01/21 02:16:14    475s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.066, MEM:2202.1M, EPOCH TIME: 1705796174.109354
[01/21 02:16:14    475s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.067, MEM:2202.1M, EPOCH TIME: 1705796174.109431
[01/21 02:16:14    475s] TDRefine: refinePlace mode is spiral
[01/21 02:16:14    475s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.12
[01/21 02:16:14    475s] OPERPROF: Starting RefinePlace at level 1, MEM:2202.1M, EPOCH TIME: 1705796174.109558
[01/21 02:16:14    475s] *** Starting refinePlace (0:07:56 mem=2202.1M) ***
[01/21 02:16:14    475s] Total net bbox length = 1.680e+05 (7.832e+04 8.966e+04) (ext = 1.116e+04)
[01/21 02:16:14    475s] 
[01/21 02:16:14    475s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:14    475s] Info: 42 insts are soft-fixed.
[01/21 02:16:14    475s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:16:14    475s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:16:14    475s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:16:14    475s] (I)      Default pattern map key = picorv32_default.
[01/21 02:16:14    475s] (I)      Default pattern map key = picorv32_default.
[01/21 02:16:14    475s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2202.1M, EPOCH TIME: 1705796174.130783
[01/21 02:16:14    475s] Starting refinePlace ...
[01/21 02:16:14    475s] (I)      Default pattern map key = picorv32_default.
[01/21 02:16:14    475s] One DDP V2 for no tweak run.
[01/21 02:16:14    475s] (I)      Default pattern map key = picorv32_default.
[01/21 02:16:14    475s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2202.1M, EPOCH TIME: 1705796174.163980
[01/21 02:16:14    475s] DDP initSite1 nrRow 124 nrJob 124
[01/21 02:16:14    475s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2202.1M, EPOCH TIME: 1705796174.164103
[01/21 02:16:14    475s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2202.1M, EPOCH TIME: 1705796174.164382
[01/21 02:16:14    475s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2202.1M, EPOCH TIME: 1705796174.164451
[01/21 02:16:14    475s] DDP markSite nrRow 124 nrJob 124
[01/21 02:16:14    475s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2202.1M, EPOCH TIME: 1705796174.164899
[01/21 02:16:14    475s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2202.1M, EPOCH TIME: 1705796174.164967
[01/21 02:16:14    475s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2202.1M, EPOCH TIME: 1705796174.169021
[01/21 02:16:14    475s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2202.1M, EPOCH TIME: 1705796174.169097
[01/21 02:16:14    475s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.003, MEM:2202.1M, EPOCH TIME: 1705796174.171641
[01/21 02:16:14    475s] ** Cut row section cpu time 0:00:00.0.
[01/21 02:16:14    475s]  ** Cut row section real time 0:00:00.0.
[01/21 02:16:14    475s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.003, MEM:2202.1M, EPOCH TIME: 1705796174.171759
[01/21 02:16:14    476s]   Spread Effort: high, standalone mode, useDDP on.
[01/21 02:16:14    476s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2202.1MB) @(0:07:56 - 0:07:56).
[01/21 02:16:14    476s] Move report: preRPlace moves 94 insts, mean move: 0.71 um, max move: 2.71 um 
[01/21 02:16:14    476s] 	Max move on inst (cpuregs_reg[5][18]): (160.60, 160.36) --> (159.60, 162.07)
[01/21 02:16:14    476s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/21 02:16:14    476s] wireLenOptFixPriorityInst 1961 inst fixed
[01/21 02:16:14    476s] 
[01/21 02:16:14    476s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:16:14    476s] Move report: legalization moves 9 insts, mean move: 1.79 um, max move: 4.11 um spiral
[01/21 02:16:14    476s] 	Max move on inst (g191945): (79.80, 61.18) --> (77.40, 59.47)
[01/21 02:16:14    476s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:16:14    476s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:16:14    476s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2202.1MB) @(0:07:56 - 0:07:56).
[01/21 02:16:14    476s] Move report: Detail placement moves 102 insts, mean move: 0.80 um, max move: 4.11 um 
[01/21 02:16:14    476s] 	Max move on inst (g191945): (79.80, 61.18) --> (77.40, 59.47)
[01/21 02:16:14    476s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2202.1MB
[01/21 02:16:14    476s] Statistics of distance of Instance movement in refine placement:
[01/21 02:16:14    476s]   maximum (X+Y) =         4.11 um
[01/21 02:16:14    476s]   inst (g191945) with max move: (79.8, 61.18) -> (77.4, 59.47)
[01/21 02:16:14    476s]   mean    (X+Y) =         0.80 um
[01/21 02:16:14    476s] Summary Report:
[01/21 02:16:14    476s] Instances move: 102 (out of 10065 movable)
[01/21 02:16:14    476s] Instances flipped: 0
[01/21 02:16:14    476s] Mean displacement: 0.80 um
[01/21 02:16:14    476s] Max displacement: 4.11 um (Instance: g191945) (79.8, 61.18) -> (77.4, 59.47)
[01/21 02:16:14    476s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
[01/21 02:16:14    476s] Total instances moved : 102
[01/21 02:16:14    476s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.570, REAL:0.553, MEM:2202.1M, EPOCH TIME: 1705796174.683408
[01/21 02:16:14    476s] Total net bbox length = 1.680e+05 (7.832e+04 8.967e+04) (ext = 1.116e+04)
[01/21 02:16:14    476s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2202.1MB
[01/21 02:16:14    476s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=2202.1MB) @(0:07:56 - 0:07:56).
[01/21 02:16:14    476s] *** Finished refinePlace (0:07:56 mem=2202.1M) ***
[01/21 02:16:14    476s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.12
[01/21 02:16:14    476s] OPERPROF: Finished RefinePlace at level 1, CPU:0.600, REAL:0.578, MEM:2202.1M, EPOCH TIME: 1705796174.687801
[01/21 02:16:14    476s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2202.1M, EPOCH TIME: 1705796174.687875
[01/21 02:16:14    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10065).
[01/21 02:16:14    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:14    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:14    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:14    476s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.039, MEM:2164.1M, EPOCH TIME: 1705796174.727016
[01/21 02:16:14    476s]   ClockRefiner summary
[01/21 02:16:14    476s]   All clock instances: Moved 10, flipped 3 and cell swapped 0 (out of a total of 2003).
[01/21 02:16:14    476s]   The largest move was 2.71 um for cpuregs_reg[5][18].
[01/21 02:16:14    476s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 42).
[01/21 02:16:14    476s]   Clock sinks: Moved 10, flipped 3 and cell swapped 0 (out of a total of 1961).
[01/21 02:16:14    476s]   The largest move was 2.71 um for cpuregs_reg[5][18].
[01/21 02:16:14    476s]   Restoring pStatusCts on 42 clock instances.
[01/21 02:16:14    476s]   Revert refine place priority changes on 0 instances.
[01/21 02:16:14    476s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/21 02:16:14    476s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.4 real=0:00:03.4)
[01/21 02:16:14    476s]   CCOpt::Phase::Routing...
[01/21 02:16:14    476s]   Clock implementation routing...
[01/21 02:16:14    476s]     Leaving CCOpt scope - Routing Tools...
[01/21 02:16:14    476s] Net route status summary:
[01/21 02:16:14    476s]   Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=43, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:16:14    476s]   Non-clock: 11071 (unrouted=186, trialRouted=10885, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:16:14    476s]     Routing using eGR in eGR->NR Step...
[01/21 02:16:14    476s]       Early Global Route - eGR->Nr High Frequency step...
[01/21 02:16:14    476s] (ccopt eGR): There are 43 nets to be routed. 0 nets have skip routing designation.
[01/21 02:16:14    476s] (ccopt eGR): There are 43 nets for routing of which 43 have one or more fixed wires.
[01/21 02:16:14    476s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/21 02:16:14    476s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/21 02:16:14    476s] (ccopt eGR): Start to route 43 all nets
[01/21 02:16:14    476s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2164.05 MB )
[01/21 02:16:14    476s] (I)      ==================== Layers =====================
[01/21 02:16:14    476s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:16:14    476s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:16:14    476s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:16:14    476s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:16:14    476s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:16:14    476s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:16:14    476s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:16:14    476s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:16:14    476s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:16:14    476s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:16:14    476s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:16:14    476s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:16:14    476s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:16:14    476s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:16:14    476s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:16:14    476s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:16:14    476s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:16:14    476s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:16:14    476s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:16:14    476s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:16:14    476s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:16:14    476s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:16:14    476s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:16:14    476s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:16:14    476s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:16:14    476s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:16:14    476s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:16:14    476s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:16:14    476s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:16:14    476s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:16:14    476s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:16:14    476s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:16:14    476s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:16:14    476s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:16:14    476s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:16:14    476s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:16:14    476s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:16:14    476s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:16:14    476s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:16:14    476s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:16:14    476s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:16:14    476s] (I)      Started Import and model ( Curr Mem: 2164.05 MB )
[01/21 02:16:14    476s] (I)      Default pattern map key = picorv32_default.
[01/21 02:16:14    476s] (I)      == Non-default Options ==
[01/21 02:16:14    476s] (I)      Clean congestion better                            : true
[01/21 02:16:14    476s] (I)      Estimate vias on DPT layer                         : true
[01/21 02:16:14    476s] (I)      Clean congestion layer assignment rounds           : 3
[01/21 02:16:14    476s] (I)      Layer constraints as soft constraints              : true
[01/21 02:16:14    476s] (I)      Soft top layer                                     : true
[01/21 02:16:14    476s] (I)      Skip prospective layer relax nets                  : true
[01/21 02:16:14    476s] (I)      Better NDR handling                                : true
[01/21 02:16:14    476s] (I)      Improved NDR modeling in LA                        : true
[01/21 02:16:14    476s] (I)      Routing cost fix for NDR handling                  : true
[01/21 02:16:14    476s] (I)      Block tracks for preroutes                         : true
[01/21 02:16:14    476s] (I)      Assign IRoute by net group key                     : true
[01/21 02:16:14    476s] (I)      Block unroutable channels                          : true
[01/21 02:16:14    476s] (I)      Block unroutable channels 3D                       : true
[01/21 02:16:14    476s] (I)      Bound layer relaxed segment wl                     : true
[01/21 02:16:14    476s] (I)      Blocked pin reach length threshold                 : 2
[01/21 02:16:14    476s] (I)      Check blockage within NDR space in TA              : true
[01/21 02:16:14    476s] (I)      Skip must join for term with via pillar            : true
[01/21 02:16:14    476s] (I)      Model find APA for IO pin                          : true
[01/21 02:16:14    476s] (I)      On pin location for off pin term                   : true
[01/21 02:16:14    476s] (I)      Handle EOL spacing                                 : true
[01/21 02:16:14    476s] (I)      Merge PG vias by gap                               : true
[01/21 02:16:14    476s] (I)      Maximum routing layer                              : 11
[01/21 02:16:14    476s] (I)      Route selected nets only                           : true
[01/21 02:16:14    476s] (I)      Refine MST                                         : true
[01/21 02:16:14    476s] (I)      Honor PRL                                          : true
[01/21 02:16:14    476s] (I)      Strong congestion aware                            : true
[01/21 02:16:14    476s] (I)      Improved initial location for IRoutes              : true
[01/21 02:16:14    476s] (I)      Multi panel TA                                     : true
[01/21 02:16:14    476s] (I)      Penalize wire overlap                              : true
[01/21 02:16:14    476s] (I)      Expand small instance blockage                     : true
[01/21 02:16:14    476s] (I)      Reduce via in TA                                   : true
[01/21 02:16:14    476s] (I)      SS-aware routing                                   : true
[01/21 02:16:14    476s] (I)      Improve tree edge sharing                          : true
[01/21 02:16:14    476s] (I)      Improve 2D via estimation                          : true
[01/21 02:16:14    476s] (I)      Refine Steiner tree                                : true
[01/21 02:16:14    476s] (I)      Build spine tree                                   : true
[01/21 02:16:14    476s] (I)      Model pass through capacity                        : true
[01/21 02:16:14    476s] (I)      Extend blockages by a half GCell                   : true
[01/21 02:16:14    476s] (I)      Consider pin shapes                                : true
[01/21 02:16:14    476s] (I)      Consider pin shapes for all nodes                  : true
[01/21 02:16:14    476s] (I)      Consider NR APA                                    : true
[01/21 02:16:14    476s] (I)      Consider IO pin shape                              : true
[01/21 02:16:14    476s] (I)      Fix pin connection bug                             : true
[01/21 02:16:14    476s] (I)      Consider layer RC for local wires                  : true
[01/21 02:16:14    476s] (I)      Route to clock mesh pin                            : true
[01/21 02:16:14    476s] (I)      LA-aware pin escape length                         : 2
[01/21 02:16:14    476s] (I)      Connect multiple ports                             : true
[01/21 02:16:14    476s] (I)      Split for must join                                : true
[01/21 02:16:14    476s] (I)      Number of threads                                  : 1
[01/21 02:16:14    476s] (I)      Routing effort level                               : 10000
[01/21 02:16:14    476s] (I)      Prefer layer length threshold                      : 8
[01/21 02:16:14    476s] (I)      Overflow penalty cost                              : 10
[01/21 02:16:14    476s] (I)      A-star cost                                        : 0.300000
[01/21 02:16:14    476s] (I)      Misalignment cost                                  : 10.000000
[01/21 02:16:14    476s] (I)      Threshold for short IRoute                         : 6
[01/21 02:16:14    476s] (I)      Via cost during post routing                       : 1.000000
[01/21 02:16:14    476s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/21 02:16:14    476s] (I)      Source-to-sink ratio                               : 0.300000
[01/21 02:16:14    476s] (I)      Scenic ratio bound                                 : 3.000000
[01/21 02:16:14    476s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/21 02:16:14    476s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/21 02:16:14    476s] (I)      PG-aware similar topology routing                  : true
[01/21 02:16:14    476s] (I)      Maze routing via cost fix                          : true
[01/21 02:16:14    476s] (I)      Apply PRL on PG terms                              : true
[01/21 02:16:14    476s] (I)      Apply PRL on obs objects                           : true
[01/21 02:16:14    476s] (I)      Handle range-type spacing rules                    : true
[01/21 02:16:14    476s] (I)      PG gap threshold multiplier                        : 10.000000
[01/21 02:16:14    476s] (I)      Parallel spacing query fix                         : true
[01/21 02:16:14    476s] (I)      Force source to root IR                            : true
[01/21 02:16:14    476s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/21 02:16:14    476s] (I)      Do not relax to DPT layer                          : true
[01/21 02:16:14    476s] (I)      No DPT in post routing                             : true
[01/21 02:16:14    476s] (I)      Modeling PG via merging fix                        : true
[01/21 02:16:14    476s] (I)      Shield aware TA                                    : true
[01/21 02:16:14    476s] (I)      Strong shield aware TA                             : true
[01/21 02:16:14    476s] (I)      Overflow calculation fix in LA                     : true
[01/21 02:16:14    476s] (I)      Post routing fix                                   : true
[01/21 02:16:14    476s] (I)      Strong post routing                                : true
[01/21 02:16:14    476s] (I)      Access via pillar from top                         : true
[01/21 02:16:14    476s] (I)      NDR via pillar fix                                 : true
[01/21 02:16:14    476s] (I)      Violation on path threshold                        : 1
[01/21 02:16:14    476s] (I)      Pass through capacity modeling                     : true
[01/21 02:16:14    476s] (I)      Select the non-relaxed segments in post routing stage : true
[01/21 02:16:14    476s] (I)      Select term pin box for io pin                     : true
[01/21 02:16:14    476s] (I)      Penalize NDR sharing                               : true
[01/21 02:16:14    476s] (I)      Enable special modeling                            : false
[01/21 02:16:14    476s] (I)      Keep fixed segments                                : true
[01/21 02:16:14    476s] (I)      Reorder net groups by key                          : true
[01/21 02:16:14    476s] (I)      Increase net scenic ratio                          : true
[01/21 02:16:14    476s] (I)      Method to set GCell size                           : row
[01/21 02:16:14    476s] (I)      Connect multiple ports and must join fix           : true
[01/21 02:16:14    476s] (I)      Avoid high resistance layers                       : true
[01/21 02:16:14    476s] (I)      Model find APA for IO pin fix                      : true
[01/21 02:16:14    476s] (I)      Avoid connecting non-metal layers                  : true
[01/21 02:16:14    476s] (I)      Use track pitch for NDR                            : true
[01/21 02:16:14    476s] (I)      Enable layer relax to lower layer                  : true
[01/21 02:16:14    476s] (I)      Enable layer relax to upper layer                  : true
[01/21 02:16:14    476s] (I)      Top layer relaxation fix                           : true
[01/21 02:16:14    476s] (I)      Handle non-default track width                     : false
[01/21 02:16:14    476s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:16:14    476s] (I)      Use row-based GCell size
[01/21 02:16:14    476s] (I)      Use row-based GCell align
[01/21 02:16:14    476s] (I)      layer 0 area = 80000
[01/21 02:16:14    476s] (I)      layer 1 area = 80000
[01/21 02:16:14    476s] (I)      layer 2 area = 80000
[01/21 02:16:14    476s] (I)      layer 3 area = 80000
[01/21 02:16:14    476s] (I)      layer 4 area = 80000
[01/21 02:16:14    476s] (I)      layer 5 area = 80000
[01/21 02:16:14    476s] (I)      layer 6 area = 80000
[01/21 02:16:14    476s] (I)      layer 7 area = 80000
[01/21 02:16:14    476s] (I)      layer 8 area = 80000
[01/21 02:16:14    476s] (I)      layer 9 area = 400000
[01/21 02:16:14    476s] (I)      layer 10 area = 400000
[01/21 02:16:14    476s] (I)      GCell unit size   : 3420
[01/21 02:16:14    476s] (I)      GCell multiplier  : 1
[01/21 02:16:14    476s] (I)      GCell row height  : 3420
[01/21 02:16:14    476s] (I)      Actual row height : 3420
[01/21 02:16:14    476s] (I)      GCell align ref   : 30000 30020
[01/21 02:16:14    476s] [NR-eGR] Track table information for default rule: 
[01/21 02:16:14    476s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:16:14    476s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:16:14    476s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:16:14    476s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:16:14    476s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:16:14    476s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:16:14    476s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:16:14    476s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:16:14    476s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:16:14    476s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:16:14    476s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:16:14    476s] (I)      ==================== Default via =====================
[01/21 02:16:14    476s] (I)      +----+------------------+----------------------------+
[01/21 02:16:14    476s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/21 02:16:14    476s] (I)      +----+------------------+----------------------------+
[01/21 02:16:14    476s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/21 02:16:14    476s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/21 02:16:14    476s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/21 02:16:14    476s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/21 02:16:14    476s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/21 02:16:14    476s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/21 02:16:14    476s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/21 02:16:14    476s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/21 02:16:14    476s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/21 02:16:14    476s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/21 02:16:14    476s] (I)      +----+------------------+----------------------------+
[01/21 02:16:14    476s] [NR-eGR] Read 6106 PG shapes
[01/21 02:16:14    476s] [NR-eGR] Read 0 clock shapes
[01/21 02:16:14    476s] [NR-eGR] Read 0 other shapes
[01/21 02:16:14    476s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:16:14    476s] [NR-eGR] #Instance Blockages : 0
[01/21 02:16:14    476s] [NR-eGR] #PG Blockages       : 6106
[01/21 02:16:14    476s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:16:14    476s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:16:14    476s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:16:14    476s] [NR-eGR] #Other Blockages    : 0
[01/21 02:16:14    476s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:16:14    476s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 02:16:14    476s] [NR-eGR] Read 10928 nets ( ignored 10885 )
[01/21 02:16:14    476s] [NR-eGR] Connected 0 must-join pins/ports
[01/21 02:16:14    476s] (I)      early_global_route_priority property id does not exist.
[01/21 02:16:14    476s] (I)      Read Num Blocks=8384  Num Prerouted Wires=0  Num CS=0
[01/21 02:16:14    476s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[01/21 02:16:14    476s] (I)      Layer 2 (H) : #blockages 1250 : #preroutes 0
[01/21 02:16:15    476s] (I)      Layer 3 (V) : #blockages 250 : #preroutes 0
[01/21 02:16:15    476s] (I)      Layer 4 (H) : #blockages 1250 : #preroutes 0
[01/21 02:16:15    476s] (I)      Layer 5 (V) : #blockages 250 : #preroutes 0
[01/21 02:16:15    476s] (I)      Layer 6 (H) : #blockages 1250 : #preroutes 0
[01/21 02:16:15    476s] (I)      Layer 7 (V) : #blockages 250 : #preroutes 0
[01/21 02:16:15    476s] (I)      Layer 8 (H) : #blockages 1500 : #preroutes 0
[01/21 02:16:15    476s] (I)      Layer 9 (V) : #blockages 644 : #preroutes 0
[01/21 02:16:15    476s] (I)      Layer 10 (H) : #blockages 1490 : #preroutes 0
[01/21 02:16:15    476s] (I)      Moved 1 terms for better access 
[01/21 02:16:15    476s] (I)      Number of ignored nets                =      0
[01/21 02:16:15    476s] (I)      Number of connected nets              =      0
[01/21 02:16:15    476s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 02:16:15    476s] (I)      Number of clock nets                  =     43.  Ignored: No
[01/21 02:16:15    476s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:16:15    476s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:16:15    476s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:16:15    476s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:16:15    476s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:16:15    476s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:16:15    476s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:16:15    476s] [NR-eGR] There are 43 clock nets ( 4 with NDR ).
[01/21 02:16:15    476s] (I)      Ndr track 0 does not exist
[01/21 02:16:15    476s] (I)      Ndr track 0 does not exist
[01/21 02:16:15    476s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:16:15    476s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:16:15    476s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:16:15    476s] (I)      Site width          :   400  (dbu)
[01/21 02:16:15    476s] (I)      Row height          :  3420  (dbu)
[01/21 02:16:15    476s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:16:15    476s] (I)      GCell width         :  3420  (dbu)
[01/21 02:16:15    476s] (I)      GCell height        :  3420  (dbu)
[01/21 02:16:15    476s] (I)      Grid                :   142   141    11
[01/21 02:16:15    476s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:16:15    476s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:16:15    476s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:16:15    476s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:16:15    476s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:16:15    476s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:16:15    476s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/21 02:16:15    476s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:16:15    476s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:16:15    476s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:16:15    476s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:16:15    476s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:16:15    476s] (I)      --------------------------------------------------------
[01/21 02:16:15    476s] 
[01/21 02:16:15    476s] [NR-eGR] ============ Routing rule table ============
[01/21 02:16:15    476s] [NR-eGR] Rule id: 0  Nets: 39
[01/21 02:16:15    476s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:16:15    476s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/21 02:16:15    476s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:16:15    476s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:16:15    476s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/21 02:16:15    476s] [NR-eGR] Rule id: 1  Rule name: NDR_13  Nets: 4
[01/21 02:16:15    476s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/21 02:16:15    476s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/21 02:16:15    476s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/21 02:16:15    476s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/21 02:16:15    476s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/21 02:16:15    476s] [NR-eGR] ========================================
[01/21 02:16:15    476s] [NR-eGR] 
[01/21 02:16:15    476s] (I)      =============== Blocked Tracks ===============
[01/21 02:16:15    476s] (I)      +-------+---------+----------+---------------+
[01/21 02:16:15    476s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:16:15    476s] (I)      +-------+---------+----------+---------------+
[01/21 02:16:15    476s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 02:16:15    476s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:16:15    476s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:16:15    476s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:16:15    476s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:16:15    476s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:16:15    476s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:16:15    476s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:16:15    476s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:16:15    476s] (I)      |    10 |   68667 |     4772 |         6.95% |
[01/21 02:16:15    476s] (I)      |    11 |   72278 |    12872 |        17.81% |
[01/21 02:16:15    476s] (I)      +-------+---------+----------+---------------+
[01/21 02:16:15    476s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 2168.18 MB )
[01/21 02:16:15    476s] (I)      Reset routing kernel
[01/21 02:16:15    476s] (I)      Started Global Routing ( Curr Mem: 2168.18 MB )
[01/21 02:16:15    476s] (I)      totalPins=2046  totalGlobalPin=2042 (99.80%)
[01/21 02:16:15    476s] (I)      total 2D Cap : 526506 = (359064 H, 167442 V)
[01/21 02:16:15    476s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1a Route ============
[01/21 02:16:15    476s] (I)      Usage: 449 = (268 H, 181 V) = (0.07% H, 0.11% V) = (4.583e+02um H, 3.095e+02um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1b Route ============
[01/21 02:16:15    476s] (I)      Usage: 449 = (268 H, 181 V) = (0.07% H, 0.11% V) = (4.583e+02um H, 3.095e+02um V)
[01/21 02:16:15    476s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.677900e+02um
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1c Route ============
[01/21 02:16:15    476s] (I)      Usage: 449 = (268 H, 181 V) = (0.07% H, 0.11% V) = (4.583e+02um H, 3.095e+02um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1d Route ============
[01/21 02:16:15    476s] (I)      Usage: 449 = (268 H, 181 V) = (0.07% H, 0.11% V) = (4.583e+02um H, 3.095e+02um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1e Route ============
[01/21 02:16:15    476s] (I)      Usage: 449 = (268 H, 181 V) = (0.07% H, 0.11% V) = (4.583e+02um H, 3.095e+02um V)
[01/21 02:16:15    476s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.677900e+02um
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1f Route ============
[01/21 02:16:15    476s] (I)      Usage: 449 = (268 H, 181 V) = (0.07% H, 0.11% V) = (4.583e+02um H, 3.095e+02um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1g Route ============
[01/21 02:16:15    476s] (I)      Usage: 448 = (267 H, 181 V) = (0.07% H, 0.11% V) = (4.566e+02um H, 3.095e+02um V)
[01/21 02:16:15    476s] (I)      #Nets         : 4
[01/21 02:16:15    476s] (I)      #Relaxed nets : 0
[01/21 02:16:15    476s] (I)      Wire length   : 448
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1h Route ============
[01/21 02:16:15    476s] (I)      Usage: 448 = (267 H, 181 V) = (0.07% H, 0.11% V) = (4.566e+02um H, 3.095e+02um V)
[01/21 02:16:15    476s] (I)      total 2D Cap : 526506 = (359064 H, 167442 V)
[01/21 02:16:15    476s] [NR-eGR] Layer group 2: route 39 net(s) in layer range [5, 7]
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1a Route ============
[01/21 02:16:15    476s] (I)      Usage: 4280 = (2003 H, 2277 V) = (0.56% H, 1.36% V) = (3.425e+03um H, 3.894e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1b Route ============
[01/21 02:16:15    476s] (I)      Usage: 4280 = (2003 H, 2277 V) = (0.56% H, 1.36% V) = (3.425e+03um H, 3.894e+03um V)
[01/21 02:16:15    476s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.318800e+03um
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1c Route ============
[01/21 02:16:15    476s] (I)      Usage: 4280 = (2003 H, 2277 V) = (0.56% H, 1.36% V) = (3.425e+03um H, 3.894e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1d Route ============
[01/21 02:16:15    476s] (I)      Usage: 4280 = (2003 H, 2277 V) = (0.56% H, 1.36% V) = (3.425e+03um H, 3.894e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1e Route ============
[01/21 02:16:15    476s] (I)      Usage: 4280 = (2003 H, 2277 V) = (0.56% H, 1.36% V) = (3.425e+03um H, 3.894e+03um V)
[01/21 02:16:15    476s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.318800e+03um
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1f Route ============
[01/21 02:16:15    476s] (I)      Usage: 4280 = (2003 H, 2277 V) = (0.56% H, 1.36% V) = (3.425e+03um H, 3.894e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1g Route ============
[01/21 02:16:15    476s] (I)      Usage: 4236 = (1994 H, 2242 V) = (0.56% H, 1.34% V) = (3.410e+03um H, 3.834e+03um V)
[01/21 02:16:15    476s] (I)      #Nets         : 39
[01/21 02:16:15    476s] (I)      #Relaxed nets : 4
[01/21 02:16:15    476s] (I)      Wire length   : 3419
[01/21 02:16:15    476s] [NR-eGR] Create a new net group with 4 nets and layer range [5, 9]
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1h Route ============
[01/21 02:16:15    476s] (I)      Usage: 4237 = (1993 H, 2244 V) = (0.56% H, 1.34% V) = (3.408e+03um H, 3.837e+03um V)
[01/21 02:16:15    476s] (I)      total 2D Cap : 872980 = (537472 H, 335508 V)
[01/21 02:16:15    476s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [5, 9]
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1a Route ============
[01/21 02:16:15    476s] (I)      Usage: 4645 = (2170 H, 2475 V) = (0.40% H, 0.74% V) = (3.711e+03um H, 4.232e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1b Route ============
[01/21 02:16:15    476s] (I)      Usage: 4645 = (2170 H, 2475 V) = (0.40% H, 0.74% V) = (3.711e+03um H, 4.232e+03um V)
[01/21 02:16:15    476s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.942950e+03um
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1c Route ============
[01/21 02:16:15    476s] (I)      Usage: 4645 = (2170 H, 2475 V) = (0.40% H, 0.74% V) = (3.711e+03um H, 4.232e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1d Route ============
[01/21 02:16:15    476s] (I)      Usage: 4645 = (2170 H, 2475 V) = (0.40% H, 0.74% V) = (3.711e+03um H, 4.232e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1e Route ============
[01/21 02:16:15    476s] (I)      Usage: 4645 = (2170 H, 2475 V) = (0.40% H, 0.74% V) = (3.711e+03um H, 4.232e+03um V)
[01/21 02:16:15    476s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.942950e+03um
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1f Route ============
[01/21 02:16:15    476s] (I)      Usage: 4645 = (2170 H, 2475 V) = (0.40% H, 0.74% V) = (3.711e+03um H, 4.232e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1g Route ============
[01/21 02:16:15    476s] (I)      Usage: 4606 = (2148 H, 2458 V) = (0.40% H, 0.73% V) = (3.673e+03um H, 4.203e+03um V)
[01/21 02:16:15    476s] (I)      #Nets         : 4
[01/21 02:16:15    476s] (I)      #Relaxed nets : 4
[01/21 02:16:15    476s] (I)      Wire length   : 0
[01/21 02:16:15    476s] [NR-eGR] Create a new net group with 4 nets and layer range [5, 11]
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1h Route ============
[01/21 02:16:15    476s] (I)      Usage: 4606 = (2148 H, 2458 V) = (0.40% H, 0.73% V) = (3.673e+03um H, 4.203e+03um V)
[01/21 02:16:15    476s] (I)      total 2D Cap : 996352 = (596933 H, 399419 V)
[01/21 02:16:15    476s] [NR-eGR] Layer group 4: route 4 net(s) in layer range [5, 11]
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1a Route ============
[01/21 02:16:15    476s] (I)      Usage: 5014 = (2325 H, 2689 V) = (0.39% H, 0.67% V) = (3.976e+03um H, 4.598e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1b Route ============
[01/21 02:16:15    476s] (I)      Usage: 5014 = (2325 H, 2689 V) = (0.39% H, 0.67% V) = (3.976e+03um H, 4.598e+03um V)
[01/21 02:16:15    476s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.573940e+03um
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1c Route ============
[01/21 02:16:15    476s] (I)      Usage: 5014 = (2325 H, 2689 V) = (0.39% H, 0.67% V) = (3.976e+03um H, 4.598e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1d Route ============
[01/21 02:16:15    476s] (I)      Usage: 5014 = (2325 H, 2689 V) = (0.39% H, 0.67% V) = (3.976e+03um H, 4.598e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1e Route ============
[01/21 02:16:15    476s] (I)      Usage: 5014 = (2325 H, 2689 V) = (0.39% H, 0.67% V) = (3.976e+03um H, 4.598e+03um V)
[01/21 02:16:15    476s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.573940e+03um
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1f Route ============
[01/21 02:16:15    476s] (I)      Usage: 5014 = (2325 H, 2689 V) = (0.39% H, 0.67% V) = (3.976e+03um H, 4.598e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1g Route ============
[01/21 02:16:15    476s] (I)      Usage: 4977 = (2304 H, 2673 V) = (0.39% H, 0.67% V) = (3.940e+03um H, 4.571e+03um V)
[01/21 02:16:15    476s] (I)      #Nets         : 4
[01/21 02:16:15    476s] (I)      #Relaxed nets : 4
[01/21 02:16:15    476s] (I)      Wire length   : 0
[01/21 02:16:15    476s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 11]
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1h Route ============
[01/21 02:16:15    476s] (I)      Usage: 4977 = (2304 H, 2673 V) = (0.39% H, 0.67% V) = (3.940e+03um H, 4.571e+03um V)
[01/21 02:16:15    476s] (I)      total 2D Cap : 1343882 = (776584 H, 567298 V)
[01/21 02:16:15    476s] [NR-eGR] Layer group 5: route 4 net(s) in layer range [3, 11]
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1a Route ============
[01/21 02:16:15    476s] (I)      Usage: 5770 = (2649 H, 3121 V) = (0.34% H, 0.55% V) = (4.530e+03um H, 5.337e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1b Route ============
[01/21 02:16:15    476s] (I)      Usage: 5770 = (2649 H, 3121 V) = (0.34% H, 0.55% V) = (4.530e+03um H, 5.337e+03um V)
[01/21 02:16:15    476s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.866700e+03um
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1c Route ============
[01/21 02:16:15    476s] (I)      Usage: 5770 = (2649 H, 3121 V) = (0.34% H, 0.55% V) = (4.530e+03um H, 5.337e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1d Route ============
[01/21 02:16:15    476s] (I)      Usage: 5770 = (2649 H, 3121 V) = (0.34% H, 0.55% V) = (4.530e+03um H, 5.337e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1e Route ============
[01/21 02:16:15    476s] (I)      Usage: 5770 = (2649 H, 3121 V) = (0.34% H, 0.55% V) = (4.530e+03um H, 5.337e+03um V)
[01/21 02:16:15    476s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.866700e+03um
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1f Route ============
[01/21 02:16:15    476s] (I)      Usage: 5770 = (2649 H, 3121 V) = (0.34% H, 0.55% V) = (4.530e+03um H, 5.337e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1g Route ============
[01/21 02:16:15    476s] (I)      Usage: 5770 = (2649 H, 3121 V) = (0.34% H, 0.55% V) = (4.530e+03um H, 5.337e+03um V)
[01/21 02:16:15    476s] (I)      #Nets         : 4
[01/21 02:16:15    476s] (I)      #Relaxed nets : 0
[01/21 02:16:15    476s] (I)      Wire length   : 408
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] (I)      ============  Phase 1h Route ============
[01/21 02:16:15    476s] (I)      Usage: 5769 = (2649 H, 3120 V) = (0.34% H, 0.55% V) = (4.530e+03um H, 5.335e+03um V)
[01/21 02:16:15    476s] (I)      
[01/21 02:16:15    476s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:16:15    476s] [NR-eGR]                        OverCon            
[01/21 02:16:15    476s] [NR-eGR]                         #Gcell     %Gcell
[01/21 02:16:15    476s] [NR-eGR]        Layer             (1-0)    OverCon
[01/21 02:16:15    476s] [NR-eGR] ----------------------------------------------
[01/21 02:16:15    476s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:15    476s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:15    476s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:15    476s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:15    476s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:15    476s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:15    476s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:15    476s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:15    476s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:15    476s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:15    476s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:15    476s] [NR-eGR] ----------------------------------------------
[01/21 02:16:15    476s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/21 02:16:15    476s] [NR-eGR] 
[01/21 02:16:15    476s] (I)      Finished Global Routing ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 2168.18 MB )
[01/21 02:16:15    476s] (I)      total 2D Cap : 1519282 = (777095 H, 742187 V)
[01/21 02:16:15    476s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:16:15    476s] (I)      ============= Track Assignment ============
[01/21 02:16:15    476s] (I)      Started Track Assignment (1T) ( Curr Mem: 2168.18 MB )
[01/21 02:16:15    476s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 02:16:15    476s] (I)      Run Multi-thread track assignment
[01/21 02:16:15    476s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2168.18 MB )
[01/21 02:16:15    476s] (I)      Started Export ( Curr Mem: 2168.18 MB )
[01/21 02:16:15    476s] [NR-eGR]                  Length (um)   Vias 
[01/21 02:16:15    476s] [NR-eGR] ------------------------------------
[01/21 02:16:15    476s] [NR-eGR]  Metal1   (1H)         14804  40770 
[01/21 02:16:15    476s] [NR-eGR]  Metal2   (2V)         69932  27317 
[01/21 02:16:15    476s] [NR-eGR]  Metal3   (3H)         67610   5348 
[01/21 02:16:15    476s] [NR-eGR]  Metal4   (4V)         29213   2245 
[01/21 02:16:15    476s] [NR-eGR]  Metal5   (5H)         13715    901 
[01/21 02:16:15    476s] [NR-eGR]  Metal6   (6V)          3848     58 
[01/21 02:16:15    476s] [NR-eGR]  Metal7   (7H)           428     38 
[01/21 02:16:15    476s] [NR-eGR]  Metal8   (8V)           376     23 
[01/21 02:16:15    476s] [NR-eGR]  Metal9   (9H)           103     11 
[01/21 02:16:15    476s] [NR-eGR]  Metal10  (10V)            2      6 
[01/21 02:16:15    476s] [NR-eGR]  Metal11  (11H)           10      0 
[01/21 02:16:15    476s] [NR-eGR] ------------------------------------
[01/21 02:16:15    476s] [NR-eGR]           Total       200040  76717 
[01/21 02:16:15    476s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:15    476s] [NR-eGR] Total half perimeter of net bounding box: 167995um
[01/21 02:16:15    476s] [NR-eGR] Total length: 200040um, number of vias: 76717
[01/21 02:16:15    476s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:15    476s] [NR-eGR] Total eGR-routed clock nets wire length: 7722um, number of vias: 7188
[01/21 02:16:15    476s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:15    476s] [NR-eGR] Report for selected net(s) only.
[01/21 02:16:15    476s] [NR-eGR]                  Length (um)  Vias 
[01/21 02:16:15    476s] [NR-eGR] -----------------------------------
[01/21 02:16:15    476s] [NR-eGR]  Metal1   (1H)             0  2045 
[01/21 02:16:15    476s] [NR-eGR]  Metal2   (2V)          1967  2482 
[01/21 02:16:15    476s] [NR-eGR]  Metal3   (3H)          1545   995 
[01/21 02:16:15    476s] [NR-eGR]  Metal4   (4V)           456   933 
[01/21 02:16:15    476s] [NR-eGR]  Metal5   (5H)          2149   733 
[01/21 02:16:15    476s] [NR-eGR]  Metal6   (6V)          1606     0 
[01/21 02:16:15    476s] [NR-eGR]  Metal7   (7H)             0     0 
[01/21 02:16:15    476s] [NR-eGR]  Metal8   (8V)             0     0 
[01/21 02:16:15    476s] [NR-eGR]  Metal9   (9H)             0     0 
[01/21 02:16:15    476s] [NR-eGR]  Metal10  (10V)            0     0 
[01/21 02:16:15    476s] [NR-eGR]  Metal11  (11H)            0     0 
[01/21 02:16:15    476s] [NR-eGR] -----------------------------------
[01/21 02:16:15    476s] [NR-eGR]           Total         7722  7188 
[01/21 02:16:15    476s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:15    476s] [NR-eGR] Total half perimeter of net bounding box: 3199um
[01/21 02:16:15    476s] [NR-eGR] Total length: 7722um, number of vias: 7188
[01/21 02:16:15    476s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:15    476s] [NR-eGR] Total routed clock nets wire length: 7722um, number of vias: 7188
[01/21 02:16:15    476s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:15    476s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2168.18 MB )
[01/21 02:16:15    476s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.41 sec, Curr Mem: 2164.18 MB )
[01/21 02:16:15    476s] (I)      ====================================== Runtime Summary ======================================
[01/21 02:16:15    476s] (I)       Step                                          %       Start      Finish      Real       CPU 
[01/21 02:16:15    476s] (I)      ---------------------------------------------------------------------------------------------
[01/21 02:16:15    476s] (I)       Early Global Route kernel               100.00%  601.49 sec  601.90 sec  0.41 sec  0.40 sec 
[01/21 02:16:15    476s] (I)       +-Import and model                       33.54%  601.49 sec  601.63 sec  0.14 sec  0.13 sec 
[01/21 02:16:15    476s] (I)       | +-Create place DB                      12.28%  601.49 sec  601.54 sec  0.05 sec  0.05 sec 
[01/21 02:16:15    476s] (I)       | | +-Import place data                  12.23%  601.49 sec  601.54 sec  0.05 sec  0.05 sec 
[01/21 02:16:15    476s] (I)       | | | +-Read instances and placement      3.84%  601.49 sec  601.51 sec  0.02 sec  0.01 sec 
[01/21 02:16:15    476s] (I)       | | | +-Read nets                         8.27%  601.51 sec  601.54 sec  0.03 sec  0.04 sec 
[01/21 02:16:15    476s] (I)       | +-Create route DB                      18.14%  601.55 sec  601.62 sec  0.07 sec  0.07 sec 
[01/21 02:16:15    476s] (I)       | | +-Import route data (1T)             17.68%  601.55 sec  601.62 sec  0.07 sec  0.07 sec 
[01/21 02:16:15    476s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.49%  601.55 sec  601.56 sec  0.01 sec  0.01 sec 
[01/21 02:16:15    476s] (I)       | | | | +-Read routing blockages          0.00%  601.55 sec  601.55 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | | | | +-Read instance blockages         0.64%  601.55 sec  601.56 sec  0.00 sec  0.01 sec 
[01/21 02:16:15    476s] (I)       | | | | +-Read PG blockages               0.47%  601.56 sec  601.56 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | | | | +-Read clock blockages            0.01%  601.56 sec  601.56 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | | | | +-Read other blockages            0.01%  601.56 sec  601.56 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | | | | +-Read halo blockages             0.02%  601.56 sec  601.56 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | | | | +-Read boundary cut boxes         0.00%  601.56 sec  601.56 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | | | +-Read blackboxes                   0.01%  601.56 sec  601.56 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | | | +-Read prerouted                    1.59%  601.56 sec  601.57 sec  0.01 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | | | +-Read unlegalized nets             0.52%  601.57 sec  601.57 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | | | +-Read nets                         0.10%  601.57 sec  601.57 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | | | +-Set up via pillars                0.00%  601.57 sec  601.57 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | | | +-Initialize 3D grid graph          0.40%  601.57 sec  601.57 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | | | +-Model blockage capacity          11.10%  601.57 sec  601.62 sec  0.05 sec  0.04 sec 
[01/21 02:16:15    476s] (I)       | | | | +-Initialize 3D capacity         10.50%  601.57 sec  601.62 sec  0.04 sec  0.04 sec 
[01/21 02:16:15    476s] (I)       | | | +-Move terms for access (1T)        0.21%  601.62 sec  601.62 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | +-Read aux data                         0.00%  601.62 sec  601.62 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | +-Others data preparation               0.06%  601.62 sec  601.62 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | +-Create route kernel                   1.91%  601.62 sec  601.63 sec  0.01 sec  0.01 sec 
[01/21 02:16:15    476s] (I)       +-Global Routing                         30.67%  601.63 sec  601.76 sec  0.13 sec  0.12 sec 
[01/21 02:16:15    476s] (I)       | +-Initialization                        0.10%  601.63 sec  601.63 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    476s] (I)       | +-Net group 1                           3.68%  601.63 sec  601.65 sec  0.02 sec  0.01 sec 
[01/21 02:16:15    477s] (I)       | | +-Generate topology                   0.09%  601.63 sec  601.63 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1a                            0.27%  601.64 sec  601.64 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Pattern routing (1T)              0.17%  601.64 sec  601.64 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1b                            0.06%  601.64 sec  601.64 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1c                            0.01%  601.64 sec  601.64 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1d                            0.01%  601.64 sec  601.64 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1e                            0.16%  601.64 sec  601.64 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Route legalization                0.06%  601.64 sec  601.64 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | | +-Legalize Blockage Violations    0.00%  601.64 sec  601.64 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1f                            0.01%  601.64 sec  601.64 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1g                            0.58%  601.64 sec  601.64 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Post Routing                      0.51%  601.64 sec  601.64 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1h                            0.27%  601.64 sec  601.64 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Post Routing                      0.22%  601.64 sec  601.64 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Layer assignment (1T)               0.64%  601.64 sec  601.65 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | +-Net group 2                          14.80%  601.65 sec  601.71 sec  0.06 sec  0.07 sec 
[01/21 02:16:15    477s] (I)       | | +-Generate topology                   4.16%  601.65 sec  601.67 sec  0.02 sec  0.02 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1a                            0.51%  601.67 sec  601.67 sec  0.00 sec  0.01 sec 
[01/21 02:16:15    477s] (I)       | | | +-Pattern routing (1T)              0.25%  601.67 sec  601.67 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1b                            0.21%  601.67 sec  601.67 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1c                            0.01%  601.67 sec  601.67 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1d                            0.01%  601.67 sec  601.67 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1e                            0.18%  601.67 sec  601.67 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Route legalization                0.08%  601.67 sec  601.67 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | | +-Legalize Blockage Violations    0.04%  601.67 sec  601.67 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1f                            0.01%  601.67 sec  601.67 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1g                            3.11%  601.67 sec  601.69 sec  0.01 sec  0.01 sec 
[01/21 02:16:15    477s] (I)       | | | +-Post Routing                      3.00%  601.67 sec  601.69 sec  0.01 sec  0.01 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1h                            1.06%  601.69 sec  601.69 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Post Routing                      0.99%  601.69 sec  601.69 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Layer assignment (1T)               3.99%  601.69 sec  601.71 sec  0.02 sec  0.02 sec 
[01/21 02:16:15    477s] (I)       | +-Net group 3                           2.74%  601.71 sec  601.72 sec  0.01 sec  0.01 sec 
[01/21 02:16:15    477s] (I)       | | +-Generate topology                   0.46%  601.71 sec  601.71 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1a                            0.23%  601.72 sec  601.72 sec  0.00 sec  0.01 sec 
[01/21 02:16:15    477s] (I)       | | | +-Pattern routing (1T)              0.16%  601.72 sec  601.72 sec  0.00 sec  0.01 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1b                            0.05%  601.72 sec  601.72 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1c                            0.01%  601.72 sec  601.72 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1d                            0.01%  601.72 sec  601.72 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1e                            0.15%  601.72 sec  601.72 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Route legalization                0.05%  601.72 sec  601.72 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | | +-Legalize Blockage Violations    0.00%  601.72 sec  601.72 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1f                            0.01%  601.72 sec  601.72 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1g                            0.30%  601.72 sec  601.72 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Post Routing                      0.25%  601.72 sec  601.72 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1h                            0.09%  601.72 sec  601.72 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Post Routing                      0.04%  601.72 sec  601.72 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | +-Net group 4                           2.86%  601.72 sec  601.73 sec  0.01 sec  0.01 sec 
[01/21 02:16:15    477s] (I)       | | +-Generate topology                   0.44%  601.72 sec  601.72 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1a                            0.23%  601.73 sec  601.73 sec  0.00 sec  0.01 sec 
[01/21 02:16:15    477s] (I)       | | | +-Pattern routing (1T)              0.16%  601.73 sec  601.73 sec  0.00 sec  0.01 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1b                            0.05%  601.73 sec  601.73 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1c                            0.01%  601.73 sec  601.73 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1d                            0.01%  601.73 sec  601.73 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1e                            0.13%  601.73 sec  601.73 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Route legalization                0.05%  601.73 sec  601.73 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | | +-Legalize Blockage Violations    0.00%  601.73 sec  601.73 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1f                            0.01%  601.73 sec  601.73 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1g                            0.29%  601.73 sec  601.73 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Post Routing                      0.24%  601.73 sec  601.73 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1h                            0.09%  601.73 sec  601.73 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Post Routing                      0.04%  601.73 sec  601.73 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | +-Net group 5                           4.12%  601.73 sec  601.75 sec  0.02 sec  0.01 sec 
[01/21 02:16:15    477s] (I)       | | +-Generate topology                   0.00%  601.73 sec  601.73 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1a                            0.74%  601.74 sec  601.74 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Pattern routing (1T)              0.17%  601.74 sec  601.74 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1b                            0.06%  601.74 sec  601.74 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1c                            0.01%  601.74 sec  601.74 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1d                            0.01%  601.74 sec  601.74 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1e                            0.13%  601.75 sec  601.75 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Route legalization                0.04%  601.75 sec  601.75 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | | +-Legalize Blockage Violations    0.00%  601.75 sec  601.75 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1f                            0.01%  601.75 sec  601.75 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1g                            0.12%  601.75 sec  601.75 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Post Routing                      0.06%  601.75 sec  601.75 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Phase 1h                            0.11%  601.75 sec  601.75 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | | +-Post Routing                      0.06%  601.75 sec  601.75 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Layer assignment (1T)               0.31%  601.75 sec  601.75 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       +-Export 3D cong map                      2.59%  601.76 sec  601.77 sec  0.01 sec  0.01 sec 
[01/21 02:16:15    477s] (I)       | +-Export 2D cong map                    0.19%  601.77 sec  601.77 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       +-Extract Global 3D Wires                 0.03%  601.77 sec  601.77 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       +-Track Assignment (1T)                   9.46%  601.77 sec  601.81 sec  0.04 sec  0.05 sec 
[01/21 02:16:15    477s] (I)       | +-Initialization                        0.01%  601.77 sec  601.77 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | +-Track Assignment Kernel               9.28%  601.77 sec  601.81 sec  0.04 sec  0.05 sec 
[01/21 02:16:15    477s] (I)       | +-Free Memory                           0.00%  601.81 sec  601.81 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       +-Export                                 21.22%  601.81 sec  601.90 sec  0.09 sec  0.08 sec 
[01/21 02:16:15    477s] (I)       | +-Export DB wires                       1.81%  601.81 sec  601.82 sec  0.01 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Export all nets                     1.49%  601.81 sec  601.82 sec  0.01 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | | +-Set wire vias                       0.14%  601.82 sec  601.82 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       | +-Report wirelength                     8.95%  601.82 sec  601.85 sec  0.04 sec  0.04 sec 
[01/21 02:16:15    477s] (I)       | +-Update net boxes                     10.24%  601.85 sec  601.90 sec  0.04 sec  0.04 sec 
[01/21 02:16:15    477s] (I)       | +-Update timing                         0.00%  601.90 sec  601.90 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)       +-Postprocess design                      0.37%  601.90 sec  601.90 sec  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)      ===================== Summary by functions =====================
[01/21 02:16:15    477s] (I)       Lv  Step                                 %      Real       CPU 
[01/21 02:16:15    477s] (I)      ----------------------------------------------------------------
[01/21 02:16:15    477s] (I)        0  Early Global Route kernel      100.00%  0.41 sec  0.40 sec 
[01/21 02:16:15    477s] (I)        1  Import and model                33.54%  0.14 sec  0.13 sec 
[01/21 02:16:15    477s] (I)        1  Global Routing                  30.67%  0.13 sec  0.12 sec 
[01/21 02:16:15    477s] (I)        1  Export                          21.22%  0.09 sec  0.08 sec 
[01/21 02:16:15    477s] (I)        1  Track Assignment (1T)            9.46%  0.04 sec  0.05 sec 
[01/21 02:16:15    477s] (I)        1  Export 3D cong map               2.59%  0.01 sec  0.01 sec 
[01/21 02:16:15    477s] (I)        1  Postprocess design               0.37%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        2  Create route DB                 18.14%  0.07 sec  0.07 sec 
[01/21 02:16:15    477s] (I)        2  Net group 2                     14.80%  0.06 sec  0.07 sec 
[01/21 02:16:15    477s] (I)        2  Create place DB                 12.28%  0.05 sec  0.05 sec 
[01/21 02:16:15    477s] (I)        2  Update net boxes                10.24%  0.04 sec  0.04 sec 
[01/21 02:16:15    477s] (I)        2  Track Assignment Kernel          9.28%  0.04 sec  0.05 sec 
[01/21 02:16:15    477s] (I)        2  Report wirelength                8.95%  0.04 sec  0.04 sec 
[01/21 02:16:15    477s] (I)        2  Net group 5                      4.12%  0.02 sec  0.01 sec 
[01/21 02:16:15    477s] (I)        2  Net group 1                      3.68%  0.02 sec  0.01 sec 
[01/21 02:16:15    477s] (I)        2  Net group 4                      2.86%  0.01 sec  0.01 sec 
[01/21 02:16:15    477s] (I)        2  Net group 3                      2.74%  0.01 sec  0.01 sec 
[01/21 02:16:15    477s] (I)        2  Create route kernel              1.91%  0.01 sec  0.01 sec 
[01/21 02:16:15    477s] (I)        2  Export DB wires                  1.81%  0.01 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        2  Export 2D cong map               0.19%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        2  Initialization                   0.11%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        3  Import route data (1T)          17.68%  0.07 sec  0.07 sec 
[01/21 02:16:15    477s] (I)        3  Import place data               12.23%  0.05 sec  0.05 sec 
[01/21 02:16:15    477s] (I)        3  Generate topology                5.16%  0.02 sec  0.02 sec 
[01/21 02:16:15    477s] (I)        3  Layer assignment (1T)            4.94%  0.02 sec  0.02 sec 
[01/21 02:16:15    477s] (I)        3  Phase 1g                         4.39%  0.02 sec  0.01 sec 
[01/21 02:16:15    477s] (I)        3  Phase 1a                         1.99%  0.01 sec  0.03 sec 
[01/21 02:16:15    477s] (I)        3  Phase 1h                         1.62%  0.01 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        3  Export all nets                  1.49%  0.01 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        3  Phase 1e                         0.74%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        3  Phase 1b                         0.42%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        3  Set wire vias                    0.14%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        3  Phase 1f                         0.03%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        3  Phase 1d                         0.03%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        4  Model blockage capacity         11.10%  0.05 sec  0.04 sec 
[01/21 02:16:15    477s] (I)        4  Read nets                        8.37%  0.03 sec  0.04 sec 
[01/21 02:16:15    477s] (I)        4  Post Routing                     5.41%  0.02 sec  0.01 sec 
[01/21 02:16:15    477s] (I)        4  Read instances and placement     3.84%  0.02 sec  0.01 sec 
[01/21 02:16:15    477s] (I)        4  Read prerouted                   1.59%  0.01 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        4  Read blockages ( Layer 2-11 )    1.49%  0.01 sec  0.01 sec 
[01/21 02:16:15    477s] (I)        4  Pattern routing (1T)             0.91%  0.00 sec  0.02 sec 
[01/21 02:16:15    477s] (I)        4  Read unlegalized nets            0.52%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        4  Initialize 3D grid graph         0.40%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        4  Route legalization               0.27%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        4  Move terms for access (1T)       0.21%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        5  Initialize 3D capacity          10.50%  0.04 sec  0.04 sec 
[01/21 02:16:15    477s] (I)        5  Read instance blockages          0.64%  0.00 sec  0.01 sec 
[01/21 02:16:15    477s] (I)        5  Read PG blockages                0.47%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        5  Legalize Blockage Violations     0.05%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/21 02:16:15    477s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/21 02:16:15    477s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/21 02:16:15    477s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/21 02:16:15    477s]     Routing using eGR in eGR->NR Step done.
[01/21 02:16:15    477s]     Routing using NR in eGR->NR Step...
[01/21 02:16:15    477s] 
[01/21 02:16:15    477s] CCOPT: Preparing to route 43 clock nets with NanoRoute.
[01/21 02:16:15    477s]   39 nets are default rule and 4 are NDR_13.
[01/21 02:16:15    477s]   Preferred NanoRoute mode settings: Current
[01/21 02:16:15    477s] -droutePostRouteSpreadWire auto
[01/21 02:16:15    477s] -droutePostRouteWidenWireRule ""
[01/21 02:16:15    477s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[01/21 02:16:15    477s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[01/21 02:16:15    477s] To increase the message display limit, refer to the product command reference manual.
[01/21 02:16:15    477s]       Clock detailed routing...
[01/21 02:16:15    477s]         NanoRoute...
[01/21 02:16:15    477s] % Begin globalDetailRoute (date=01/21 02:16:15, mem=1672.6M)
[01/21 02:16:15    477s] 
[01/21 02:16:15    477s] globalDetailRoute
[01/21 02:16:15    477s] 
[01/21 02:16:15    477s] #Start globalDetailRoute on Sun Jan 21 02:16:15 2024
[01/21 02:16:15    477s] #
[01/21 02:16:15    477s] ### Time Record (globalDetailRoute) is installed.
[01/21 02:16:15    477s] ### Time Record (Pre Callback) is installed.
[01/21 02:16:15    477s] ### Time Record (Pre Callback) is uninstalled.
[01/21 02:16:15    477s] ### Time Record (DB Import) is installed.
[01/21 02:16:15    477s] ### Time Record (Timing Data Generation) is installed.
[01/21 02:16:15    477s] ### Time Record (Timing Data Generation) is uninstalled.
[01/21 02:16:15    477s] ### info: trigger incremental rule import ( 1 new NDR ).
[01/21 02:16:15    477s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[01/21 02:16:15    477s] ### Net info: total nets: 11114
[01/21 02:16:15    477s] ### Net info: dirty nets: 0
[01/21 02:16:15    477s] ### Net info: marked as disconnected nets: 0
[01/21 02:16:15    477s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=43)
[01/21 02:16:15    477s] #num needed restored net=0
[01/21 02:16:15    477s] #need_extraction net=0 (total=11114)
[01/21 02:16:15    477s] ### Net info: fully routed nets: 43
[01/21 02:16:15    477s] ### Net info: trivial (< 2 pins) nets: 185
[01/21 02:16:15    477s] ### Net info: unrouted nets: 10886
[01/21 02:16:15    477s] ### Net info: re-extraction nets: 0
[01/21 02:16:15    477s] ### Net info: selected nets: 43
[01/21 02:16:15    477s] ### Net info: ignored nets: 0
[01/21 02:16:15    477s] ### Net info: skip routing nets: 0
[01/21 02:16:15    477s] ### import design signature (4): route=1460413013 fixed_route=728711262 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1828665935 dirty_area=0 del_dirty_area=0 cell=1519077641 placement=679333641 pin_access=1 inst_pattern=1
[01/21 02:16:15    477s] ### Time Record (DB Import) is uninstalled.
[01/21 02:16:15    477s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/21 02:16:15    477s] #
[01/21 02:16:15    477s] #Wire/Via statistics before line assignment ...
[01/21 02:16:15    477s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:16:15    477s] #Total wire length = 7722 um.
[01/21 02:16:15    477s] #Total half perimeter of net bounding box = 3229 um.
[01/21 02:16:15    477s] #Total wire length on LAYER Metal1 = 0 um.
[01/21 02:16:15    477s] #Total wire length on LAYER Metal2 = 1967 um.
[01/21 02:16:15    477s] #Total wire length on LAYER Metal3 = 1545 um.
[01/21 02:16:15    477s] #Total wire length on LAYER Metal4 = 456 um.
[01/21 02:16:15    477s] #Total wire length on LAYER Metal5 = 2149 um.
[01/21 02:16:15    477s] #Total wire length on LAYER Metal6 = 1606 um.
[01/21 02:16:15    477s] #Total wire length on LAYER Metal7 = 0 um.
[01/21 02:16:15    477s] #Total wire length on LAYER Metal8 = 0 um.
[01/21 02:16:15    477s] #Total wire length on LAYER Metal9 = 0 um.
[01/21 02:16:15    477s] #Total wire length on LAYER Metal10 = 0 um.
[01/21 02:16:15    477s] #Total wire length on LAYER Metal11 = 0 um.
[01/21 02:16:15    477s] #Total number of vias = 7188
[01/21 02:16:15    477s] #Up-Via Summary (total 7188):
[01/21 02:16:15    477s] #           
[01/21 02:16:15    477s] #-----------------------
[01/21 02:16:15    477s] # Metal1           2045
[01/21 02:16:15    477s] # Metal2           2482
[01/21 02:16:15    477s] # Metal3            995
[01/21 02:16:15    477s] # Metal4            933
[01/21 02:16:15    477s] # Metal5            733
[01/21 02:16:15    477s] #-----------------------
[01/21 02:16:15    477s] #                  7188 
[01/21 02:16:15    477s] #
[01/21 02:16:15    477s] ### Time Record (Data Preparation) is installed.
[01/21 02:16:15    477s] #Start routing data preparation on Sun Jan 21 02:16:15 2024
[01/21 02:16:15    477s] #
[01/21 02:16:16    477s] #Minimum voltage of a net in the design = 0.000.
[01/21 02:16:16    477s] #Maximum voltage of a net in the design = 0.900.
[01/21 02:16:16    477s] #Voltage range [0.000 - 0.900] has 11039 nets.
[01/21 02:16:16    477s] #Voltage range [0.900 - 0.900] has 1 net.
[01/21 02:16:16    477s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/21 02:16:16    478s] #Build and mark too close pins for the same net.
[01/21 02:16:16    478s] ### Time Record (Cell Pin Access) is installed.
[01/21 02:16:16    478s] #Rebuild pin access data for design.
[01/21 02:16:16    478s] #Initial pin access analysis.
[01/21 02:16:20    482s] #Detail pin access analysis.
[01/21 02:16:20    482s] ### Time Record (Cell Pin Access) is uninstalled.
[01/21 02:16:21    482s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/21 02:16:21    482s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:16:21    482s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:16:21    482s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:16:21    482s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:16:21    482s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:16:21    482s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:16:21    482s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:16:21    482s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:16:21    482s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/21 02:16:21    482s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/21 02:16:21    482s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1686.76 (MB), peak = 1805.77 (MB)
[01/21 02:16:21    482s] #Regenerating Ggrids automatically.
[01/21 02:16:21    482s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/21 02:16:21    482s] #Using automatically generated G-grids.
[01/21 02:16:21    482s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/21 02:16:23    485s] #Done routing data preparation.
[01/21 02:16:23    485s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1753.21 (MB), peak = 1805.77 (MB)
[01/21 02:16:23    485s] ### Time Record (Data Preparation) is uninstalled.
[01/21 02:16:23    485s] #
[01/21 02:16:23    485s] #Connectivity extraction summary:
[01/21 02:16:23    485s] #43 routed net(s) are imported.
[01/21 02:16:23    485s] #185 nets are fixed|skipped|trivial (not extracted).
[01/21 02:16:23    485s] #Total number of nets = 228.
[01/21 02:16:23    485s] ### Total number of dirty nets = 45.
[01/21 02:16:23    485s] #
[01/21 02:16:23    485s] #Data initialization: cpu:00:00:08, real:00:00:08, mem:1.7 GB, peak:1.8 GB
[01/21 02:16:23    485s] 
[01/21 02:16:23    485s] Trim Metal Layers:
[01/21 02:16:23    485s] LayerId::1 widthSet size::2
[01/21 02:16:23    485s] LayerId::2 widthSet size::2
[01/21 02:16:23    485s] LayerId::3 widthSet size::2
[01/21 02:16:23    485s] LayerId::4 widthSet size::2
[01/21 02:16:23    485s] LayerId::5 widthSet size::2
[01/21 02:16:23    485s] LayerId::6 widthSet size::2
[01/21 02:16:23    485s] LayerId::7 widthSet size::2
[01/21 02:16:23    485s] LayerId::8 widthSet size::2
[01/21 02:16:23    485s] LayerId::9 widthSet size::2
[01/21 02:16:23    485s] LayerId::10 widthSet size::2
[01/21 02:16:23    485s] LayerId::11 widthSet size::2
[01/21 02:16:23    485s] Updating RC grid for preRoute extraction ...
[01/21 02:16:23    485s] eee: pegSigSF::1.070000
[01/21 02:16:23    485s] Initializing multi-corner resistance tables ...
[01/21 02:16:23    485s] eee: l::1 avDens::0.090397 usedTrk::1708.508484 availTrk::18900.000000 sigTrk::1708.508484
[01/21 02:16:23    485s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:16:23    485s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:16:23    485s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:16:23    485s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:16:23    485s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:16:23    485s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:16:23    485s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:16:23    485s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 02:16:23    485s] eee: l::10 avDens::0.073156 usedTrk::105.081578 availTrk::1436.400000 sigTrk::105.081578
[01/21 02:16:23    485s] eee: l::11 avDens::0.047256 usedTrk::149.705497 availTrk::3168.000000 sigTrk::149.705497
[01/21 02:16:23    485s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:16:23    485s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.817900 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:16:23    485s] #Successfully loaded pre-route RC model
[01/21 02:16:23    485s] #Enabled timing driven Line Assignment.
[01/21 02:16:23    485s] ### Time Record (Line Assignment) is installed.
[01/21 02:16:23    485s] #
[01/21 02:16:23    485s] #Begin Line Assignment ...
[01/21 02:16:23    485s] #
[01/21 02:16:23    485s] #Begin build data ...
[01/21 02:16:23    485s] #
[01/21 02:16:23    485s] #Distribution of nets:
[01/21 02:16:23    485s] #     6481 ( 2         pin),   2753 ( 3         pin),    625 ( 4         pin),
[01/21 02:16:23    485s] #      293 ( 5         pin),    124 ( 6         pin),    133 ( 7         pin),
[01/21 02:16:23    485s] #       52 ( 8         pin),     34 ( 9         pin),    144 (10-19      pin),
[01/21 02:16:23    485s] #       69 (20-29      pin),    179 (30-39      pin),      7 (40-49      pin),
[01/21 02:16:23    485s] #       28 (50-59      pin),      7 (60-69      pin),      0 (>=2000     pin).
[01/21 02:16:23    485s] #Total: 11114 nets, 10929 non-trivial nets, 43 fully global routed, 43 clocks,
[01/21 02:16:23    485s] #       1 tie-net, 4 nets have nondefault rule, 43 nets have layer range,
[01/21 02:16:23    485s] #       43 nets have weight, 43 nets have avoid detour, 43 nets have priority.
[01/21 02:16:23    485s] #
[01/21 02:16:23    485s] #  Rule           #net     #shield    Pref.Layer
[01/21 02:16:23    485s] #-----------------------------------------------
[01/21 02:16:23    485s] #  NDR_13            4           0      [ 5,  7]
[01/21 02:16:23    485s] #
[01/21 02:16:23    485s] #Nets in 1 layer range:
[01/21 02:16:23    485s] #   (Metal5, Metal7) :       43 ( 0.4%)
[01/21 02:16:23    485s] #
[01/21 02:16:23    485s] #43 nets selected.
[01/21 02:16:23    485s] #
[01/21 02:16:23    485s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/21 02:16:23    485s] ### 
[01/21 02:16:23    485s] ### Net length summary before Line Assignment:
[01/21 02:16:23    485s] ### Layer     H-Len   V-Len         Total       #Up-Via
[01/21 02:16:23    485s] ### ---------------------------------------------------
[01/21 02:16:23    485s] ### Metal1        0       0       0(  0%)    2045( 24%)
[01/21 02:16:23    485s] ### Metal2        0    1935    1935( 25%)    3696( 44%)
[01/21 02:16:23    485s] ### Metal3     1575       0    1575( 20%)     995( 12%)
[01/21 02:16:23    485s] ### Metal4        0     456     456(  6%)     933( 11%)
[01/21 02:16:23    485s] ### Metal5     2148       0    2148( 28%)     733(  9%)
[01/21 02:16:23    485s] ### Metal6        0    1606    1606( 21%)       0(  0%)
[01/21 02:16:23    485s] ### Metal7        0       0       0(  0%)       0(  0%)
[01/21 02:16:23    485s] ### Metal8        0       0       0(  0%)       0(  0%)
[01/21 02:16:23    485s] ### Metal9        0       0       0(  0%)       0(  0%)
[01/21 02:16:23    485s] ### Metal10       0       0       0(  0%)       0(  0%)
[01/21 02:16:23    485s] ### Metal11       0       0       0(  0%)       0(  0%)
[01/21 02:16:23    485s] ### ---------------------------------------------------
[01/21 02:16:23    485s] ###            3724    3998    7722          8402      
[01/21 02:16:25    486s] ### 
[01/21 02:16:25    486s] ### Net length and overlap summary after Line Assignment:
[01/21 02:16:25    486s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[01/21 02:16:25    486s] ### ----------------------------------------------------------------------------
[01/21 02:16:25    486s] ### Metal1       10       0      10(  0%)    2045( 31%)    0(  0%)     0(  0.0%)
[01/21 02:16:25    486s] ### Metal2        0    2082    2082( 27%)    2369( 36%)    0(  0%)     0(  0.0%)
[01/21 02:16:25    486s] ### Metal3     1674       0    1674( 21%)     874( 13%)    0(  0%)     0(  0.0%)
[01/21 02:16:25    486s] ### Metal4        0     566     566(  7%)     751( 11%)    0(  0%)     0(  0.0%)
[01/21 02:16:25    486s] ### Metal5     1988       0    1988( 25%)     511(  8%)    0(  0%)     0(  0.0%)
[01/21 02:16:25    486s] ### Metal6        0    1483    1483( 19%)       0(  0%)    0(  0%)     0(  0.0%)
[01/21 02:16:25    486s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/21 02:16:25    486s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/21 02:16:25    486s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/21 02:16:25    486s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/21 02:16:25    486s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/21 02:16:25    486s] ### ----------------------------------------------------------------------------
[01/21 02:16:25    486s] ###            3672    4132    7805          6550          0           0        
[01/21 02:16:25    486s] #
[01/21 02:16:25    486s] #Line Assignment statistics:
[01/21 02:16:25    486s] #Cpu time = 00:00:01
[01/21 02:16:25    486s] #Elapsed time = 00:00:01
[01/21 02:16:25    486s] #Increased memory = 12.93 (MB)
[01/21 02:16:25    486s] #Total memory = 1776.17 (MB)
[01/21 02:16:25    486s] #Peak memory = 1805.77 (MB)
[01/21 02:16:25    486s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.8 GB
[01/21 02:16:25    486s] #
[01/21 02:16:25    486s] #Begin assignment summary ...
[01/21 02:16:25    486s] #
[01/21 02:16:25    486s] #  Total number of segments             = 4619
[01/21 02:16:25    486s] #  Total number of overlap segments     =    0 (  0.0%)
[01/21 02:16:25    486s] #  Total number of assigned segments    = 2715 ( 58.8%)
[01/21 02:16:25    486s] #  Total number of shifted segments     =  124 (  2.7%)
[01/21 02:16:25    486s] #  Average movement of shifted segments =    5.52 tracks
[01/21 02:16:25    486s] #
[01/21 02:16:25    486s] #  Total number of overlaps             =    0
[01/21 02:16:25    486s] #  Total length of overlaps             =    0 um
[01/21 02:16:25    486s] #
[01/21 02:16:25    486s] #End assignment summary.
[01/21 02:16:25    486s] ### Time Record (Line Assignment) is uninstalled.
[01/21 02:16:25    486s] #
[01/21 02:16:25    486s] #Wire/Via statistics after line assignment ...
[01/21 02:16:25    486s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:16:25    486s] #Total wire length = 7805 um.
[01/21 02:16:25    486s] #Total half perimeter of net bounding box = 3229 um.
[01/21 02:16:25    486s] #Total wire length on LAYER Metal1 = 10 um.
[01/21 02:16:25    486s] #Total wire length on LAYER Metal2 = 2082 um.
[01/21 02:16:25    486s] #Total wire length on LAYER Metal3 = 1675 um.
[01/21 02:16:25    486s] #Total wire length on LAYER Metal4 = 566 um.
[01/21 02:16:25    486s] #Total wire length on LAYER Metal5 = 1988 um.
[01/21 02:16:25    486s] #Total wire length on LAYER Metal6 = 1484 um.
[01/21 02:16:25    486s] #Total wire length on LAYER Metal7 = 0 um.
[01/21 02:16:25    486s] #Total wire length on LAYER Metal8 = 0 um.
[01/21 02:16:25    486s] #Total wire length on LAYER Metal9 = 0 um.
[01/21 02:16:25    486s] #Total wire length on LAYER Metal10 = 0 um.
[01/21 02:16:25    486s] #Total wire length on LAYER Metal11 = 0 um.
[01/21 02:16:25    486s] #Total number of vias = 6550
[01/21 02:16:25    486s] #Up-Via Summary (total 6550):
[01/21 02:16:25    486s] #           
[01/21 02:16:25    486s] #-----------------------
[01/21 02:16:25    486s] # Metal1           2045
[01/21 02:16:25    486s] # Metal2           2369
[01/21 02:16:25    486s] # Metal3            874
[01/21 02:16:25    486s] # Metal4            751
[01/21 02:16:25    486s] # Metal5            511
[01/21 02:16:25    486s] #-----------------------
[01/21 02:16:25    486s] #                  6550 
[01/21 02:16:25    486s] #
[01/21 02:16:25    486s] #Routing data preparation, pin analysis, line assignment statistics:
[01/21 02:16:25    486s] #Cpu time = 00:00:09
[01/21 02:16:25    486s] #Elapsed time = 00:00:09
[01/21 02:16:25    486s] #Increased memory = 97.34 (MB)
[01/21 02:16:25    486s] #Total memory = 1771.17 (MB)
[01/21 02:16:25    486s] #Peak memory = 1805.77 (MB)
[01/21 02:16:25    486s] #RTESIG:78da95934f4fc32018c63dfb29de743bd4c44d5e68577af062324f46cdfc735db0654d23
[01/21 02:16:25    486s] #       85a550cdbebd54bdcc4cd83801f9f1f03e0f2f93e9eb720509c539cb6716315b23dcaf28
[01/21 02:16:25    486s] #       2525d2192524bba2b8c67cf672939c4fa60f8fcf141210d6b68d5e77a696d79532d53bb8
[01/21 02:16:25    486s] #       b66b75f3b38309a4d6f57e7d0983953d58e99c5f5dfc0a14e0fa4142fa668c3a4860c660
[01/21 02:16:25    486s] #       23940d319471a004d2563bd9c8fe3053f27d9d7aa745d75650cb8d1894fb8333b6885596
[01/21 02:16:25    486s] #       736fdf99ad51a6d98132def267dbcbb0e182f8431863382477cbdba7adac5aa156667072
[01/21 02:16:25    486s] #       9c874f21f1d2b1a41029dff3154e01c7f44fc1737212ced127e879ef4ceaa13b5cf2f8ba
[01/21 02:16:25    486s] #       b126c9172564382fc83820dd2823dc61b2281824df31052f2d7c6998875b0a79eeb53e58
[01/21 02:16:25    486s] #       e45df8d827d6095d8bbe0e5ecab9d7d346074ba3882c9607c5228bff1a9fc511105f1c03
[01/21 02:16:25    486s] #       95718852efeedfaccebe0065fe63fd
[01/21 02:16:25    486s] #
[01/21 02:16:25    486s] #Skip comparing routing design signature in db-snapshot flow
[01/21 02:16:25    486s] ### Time Record (Detail Routing) is installed.
[01/21 02:16:25    486s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/21 02:16:25    486s] #
[01/21 02:16:25    486s] #Start Detail Routing..
[01/21 02:16:25    486s] #start initial detail routing ...
[01/21 02:16:25    486s] ### Design has 45 dirty nets
[01/21 02:16:38    500s] ### Routing stats: routing = 75.46% drc-check-only = 3.12%
[01/21 02:16:38    500s] #   number of violations = 0
[01/21 02:16:38    500s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1774.42 (MB), peak = 1832.58 (MB)
[01/21 02:16:38    500s] #Complete Detail Routing.
[01/21 02:16:38    500s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:16:38    500s] #Total wire length = 8115 um.
[01/21 02:16:38    500s] #Total half perimeter of net bounding box = 3229 um.
[01/21 02:16:38    500s] #Total wire length on LAYER Metal1 = 0 um.
[01/21 02:16:38    500s] #Total wire length on LAYER Metal2 = 1894 um.
[01/21 02:16:38    500s] #Total wire length on LAYER Metal3 = 1751 um.
[01/21 02:16:38    500s] #Total wire length on LAYER Metal4 = 761 um.
[01/21 02:16:38    500s] #Total wire length on LAYER Metal5 = 2118 um.
[01/21 02:16:38    500s] #Total wire length on LAYER Metal6 = 1591 um.
[01/21 02:16:38    500s] #Total wire length on LAYER Metal7 = 0 um.
[01/21 02:16:38    500s] #Total wire length on LAYER Metal8 = 0 um.
[01/21 02:16:38    500s] #Total wire length on LAYER Metal9 = 0 um.
[01/21 02:16:38    500s] #Total wire length on LAYER Metal10 = 0 um.
[01/21 02:16:38    500s] #Total wire length on LAYER Metal11 = 0 um.
[01/21 02:16:38    500s] #Total number of vias = 6131
[01/21 02:16:38    500s] #Up-Via Summary (total 6131):
[01/21 02:16:38    500s] #           
[01/21 02:16:38    500s] #-----------------------
[01/21 02:16:38    500s] # Metal1           2046
[01/21 02:16:38    500s] # Metal2           1911
[01/21 02:16:38    500s] # Metal3            970
[01/21 02:16:38    500s] # Metal4            724
[01/21 02:16:38    500s] # Metal5            480
[01/21 02:16:38    500s] #-----------------------
[01/21 02:16:38    500s] #                  6131 
[01/21 02:16:38    500s] #
[01/21 02:16:38    500s] #Total number of DRC violations = 0
[01/21 02:16:38    500s] ### Time Record (Detail Routing) is uninstalled.
[01/21 02:16:38    500s] #Cpu time = 00:00:13
[01/21 02:16:38    500s] #Elapsed time = 00:00:13
[01/21 02:16:38    500s] #Increased memory = 3.28 (MB)
[01/21 02:16:38    500s] #Total memory = 1774.45 (MB)
[01/21 02:16:38    500s] #Peak memory = 1832.58 (MB)
[01/21 02:16:38    500s] #Skip updating routing design signature in db-snapshot flow
[01/21 02:16:38    500s] #detailRoute Statistics:
[01/21 02:16:38    500s] #Cpu time = 00:00:13
[01/21 02:16:38    500s] #Elapsed time = 00:00:13
[01/21 02:16:38    500s] #Increased memory = 3.29 (MB)
[01/21 02:16:38    500s] #Total memory = 1774.46 (MB)
[01/21 02:16:38    500s] #Peak memory = 1832.58 (MB)
[01/21 02:16:38    500s] ### Time Record (DB Export) is installed.
[01/21 02:16:38    500s] ### export design design signature (9): route=666901263 fixed_route=728711262 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1697106025 dirty_area=0 del_dirty_area=0 cell=1519077641 placement=679333641 pin_access=1799318315 inst_pattern=1
[01/21 02:16:38    500s] #	no debugging net set
[01/21 02:16:38    500s] ### Time Record (DB Export) is uninstalled.
[01/21 02:16:38    500s] ### Time Record (Post Callback) is installed.
[01/21 02:16:38    500s] ### Time Record (Post Callback) is uninstalled.
[01/21 02:16:38    500s] #
[01/21 02:16:38    500s] #globalDetailRoute statistics:
[01/21 02:16:38    500s] #Cpu time = 00:00:23
[01/21 02:16:38    500s] #Elapsed time = 00:00:23
[01/21 02:16:38    500s] #Increased memory = 59.10 (MB)
[01/21 02:16:38    500s] #Total memory = 1731.81 (MB)
[01/21 02:16:38    500s] #Peak memory = 1832.58 (MB)
[01/21 02:16:38    500s] #Number of warnings = 0
[01/21 02:16:38    500s] #Total number of warnings = 0
[01/21 02:16:38    500s] #Number of fails = 0
[01/21 02:16:38    500s] #Total number of fails = 0
[01/21 02:16:38    500s] #Complete globalDetailRoute on Sun Jan 21 02:16:38 2024
[01/21 02:16:38    500s] #
[01/21 02:16:38    500s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1799318315 inst_pattern=1
[01/21 02:16:38    500s] ### Time Record (globalDetailRoute) is uninstalled.
[01/21 02:16:38    500s] ### 
[01/21 02:16:38    500s] ###   Scalability Statistics
[01/21 02:16:38    500s] ### 
[01/21 02:16:38    500s] ### --------------------------------+----------------+----------------+----------------+
[01/21 02:16:38    500s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/21 02:16:38    500s] ### --------------------------------+----------------+----------------+----------------+
[01/21 02:16:38    500s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/21 02:16:38    500s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/21 02:16:38    500s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/21 02:16:38    500s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/21 02:16:38    500s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/21 02:16:38    500s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[01/21 02:16:38    500s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[01/21 02:16:38    500s] ###   Detail Routing                |        00:00:13|        00:00:13|             1.0|
[01/21 02:16:38    500s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.1|
[01/21 02:16:38    500s] ###   Entire Command                |        00:00:23|        00:00:23|             1.0|
[01/21 02:16:38    500s] ### --------------------------------+----------------+----------------+----------------+
[01/21 02:16:38    500s] ### 
[01/21 02:16:38    500s] % End globalDetailRoute (date=01/21 02:16:38, total cpu=0:00:23.4, real=0:00:23.0, peak res=1832.6M, current mem=1731.9M)
[01/21 02:16:38    500s]         NanoRoute done. (took cpu=0:00:23.4 real=0:00:23.4)
[01/21 02:16:38    500s]       Clock detailed routing done.
[01/21 02:16:38    500s] Skipping check of guided vs. routed net lengths.
[01/21 02:16:38    500s] Set FIXED routing status on 43 net(s)
[01/21 02:16:38    500s] Set FIXED placed status on 42 instance(s)
[01/21 02:16:38    500s]       Route Remaining Unrouted Nets...
[01/21 02:16:38    500s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[01/21 02:16:38    500s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2196.2M, EPOCH TIME: 1705796198.884447
[01/21 02:16:38    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:38    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:38    500s] All LLGs are deleted
[01/21 02:16:38    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:38    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:38    500s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2196.2M, EPOCH TIME: 1705796198.884705
[01/21 02:16:38    500s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2196.2M, EPOCH TIME: 1705796198.884818
[01/21 02:16:38    500s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2196.2M, EPOCH TIME: 1705796198.885068
[01/21 02:16:38    500s] ### Creating LA Mngr. totSessionCpu=0:08:21 mem=2196.2M
[01/21 02:16:38    500s] ### Creating LA Mngr, finished. totSessionCpu=0:08:21 mem=2196.2M
[01/21 02:16:38    500s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2196.21 MB )
[01/21 02:16:38    500s] (I)      ==================== Layers =====================
[01/21 02:16:38    500s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:16:38    500s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:16:38    500s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:16:38    500s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:16:38    500s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:16:38    500s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:16:38    500s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:16:38    500s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:16:38    500s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:16:38    500s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:16:38    500s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:16:38    500s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:16:38    500s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:16:38    500s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:16:38    500s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:16:38    500s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:16:38    500s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:16:38    500s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:16:38    500s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:16:38    500s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:16:38    500s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:16:38    500s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:16:38    500s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:16:38    500s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:16:38    500s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:16:38    500s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:16:38    500s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:16:38    500s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:16:38    500s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:16:38    500s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:16:38    500s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:16:38    500s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:16:38    500s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:16:38    500s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:16:38    500s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:16:38    500s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:16:38    500s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:16:38    500s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:16:38    500s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:16:38    500s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:16:38    500s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:16:38    500s] (I)      Started Import and model ( Curr Mem: 2196.21 MB )
[01/21 02:16:38    500s] (I)      Default pattern map key = picorv32_default.
[01/21 02:16:38    500s] (I)      == Non-default Options ==
[01/21 02:16:38    500s] (I)      Maximum routing layer                              : 11
[01/21 02:16:38    500s] (I)      Minimum routing layer                              : 1
[01/21 02:16:38    500s] (I)      Number of threads                                  : 1
[01/21 02:16:38    500s] (I)      Method to set GCell size                           : row
[01/21 02:16:38    500s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:16:38    500s] (I)      Use row-based GCell size
[01/21 02:16:38    500s] (I)      Use row-based GCell align
[01/21 02:16:38    500s] (I)      layer 0 area = 80000
[01/21 02:16:38    500s] (I)      layer 1 area = 80000
[01/21 02:16:38    500s] (I)      layer 2 area = 80000
[01/21 02:16:38    500s] (I)      layer 3 area = 80000
[01/21 02:16:38    500s] (I)      layer 4 area = 80000
[01/21 02:16:38    500s] (I)      layer 5 area = 80000
[01/21 02:16:38    500s] (I)      layer 6 area = 80000
[01/21 02:16:38    500s] (I)      layer 7 area = 80000
[01/21 02:16:38    500s] (I)      layer 8 area = 80000
[01/21 02:16:38    500s] (I)      layer 9 area = 400000
[01/21 02:16:38    500s] (I)      layer 10 area = 400000
[01/21 02:16:38    500s] (I)      GCell unit size   : 3420
[01/21 02:16:38    500s] (I)      GCell multiplier  : 1
[01/21 02:16:38    500s] (I)      GCell row height  : 3420
[01/21 02:16:38    500s] (I)      Actual row height : 3420
[01/21 02:16:38    500s] (I)      GCell align ref   : 30000 30020
[01/21 02:16:38    500s] [NR-eGR] Track table information for default rule: 
[01/21 02:16:38    500s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:16:38    500s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:16:38    500s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:16:38    500s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:16:38    500s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:16:38    500s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:16:38    500s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:16:38    500s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:16:38    500s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:16:38    500s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:16:38    500s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:16:38    500s] (I)      ================== Default via ===================
[01/21 02:16:38    500s] (I)      +----+------------------+------------------------+
[01/21 02:16:38    500s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/21 02:16:38    500s] (I)      +----+------------------+------------------------+
[01/21 02:16:38    500s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/21 02:16:38    500s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/21 02:16:38    500s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/21 02:16:38    500s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/21 02:16:38    500s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/21 02:16:38    500s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/21 02:16:38    500s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/21 02:16:38    500s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/21 02:16:38    500s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/21 02:16:38    500s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/21 02:16:38    500s] (I)      +----+------------------+------------------------+
[01/21 02:16:39    500s] [NR-eGR] Read 4929 PG shapes
[01/21 02:16:39    500s] [NR-eGR] Read 0 clock shapes
[01/21 02:16:39    500s] [NR-eGR] Read 0 other shapes
[01/21 02:16:39    500s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:16:39    500s] [NR-eGR] #Instance Blockages : 400768
[01/21 02:16:39    500s] [NR-eGR] #PG Blockages       : 4929
[01/21 02:16:39    500s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:16:39    500s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:16:39    500s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:16:39    500s] [NR-eGR] #Other Blockages    : 0
[01/21 02:16:39    500s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:16:39    500s] [NR-eGR] Num Prerouted Nets = 43  Num Prerouted Wires = 8979
[01/21 02:16:39    500s] [NR-eGR] Read 10928 nets ( ignored 43 )
[01/21 02:16:39    500s] (I)      early_global_route_priority property id does not exist.
[01/21 02:16:39    500s] (I)      Read Num Blocks=405697  Num Prerouted Wires=8979  Num CS=0
[01/21 02:16:39    501s] (I)      Layer 0 (H) : #blockages 401393 : #preroutes 2004
[01/21 02:16:39    501s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 2915
[01/21 02:16:39    501s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 1928
[01/21 02:16:39    501s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 1169
[01/21 02:16:39    501s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 836
[01/21 02:16:39    501s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 127
[01/21 02:16:39    501s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:16:39    501s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:16:39    501s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:16:39    501s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:16:39    501s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:16:39    501s] (I)      Number of ignored nets                =     43
[01/21 02:16:39    501s] (I)      Number of connected nets              =      0
[01/21 02:16:39    501s] (I)      Number of fixed nets                  =     43.  Ignored: Yes
[01/21 02:16:39    501s] (I)      Number of clock nets                  =     43.  Ignored: No
[01/21 02:16:39    501s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:16:39    501s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:16:39    501s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:16:39    501s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:16:39    501s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:16:39    501s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:16:39    501s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:16:39    501s] (I)      Ndr track 0 does not exist
[01/21 02:16:39    501s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:16:39    501s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:16:39    501s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:16:39    501s] (I)      Site width          :   400  (dbu)
[01/21 02:16:39    501s] (I)      Row height          :  3420  (dbu)
[01/21 02:16:39    501s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:16:39    501s] (I)      GCell width         :  3420  (dbu)
[01/21 02:16:39    501s] (I)      GCell height        :  3420  (dbu)
[01/21 02:16:39    501s] (I)      Grid                :   142   141    11
[01/21 02:16:39    501s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:16:39    501s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:16:39    501s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:16:39    501s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:16:39    501s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:16:39    501s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:16:39    501s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/21 02:16:39    501s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:16:39    501s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:16:39    501s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:16:39    501s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:16:39    501s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:16:39    501s] (I)      --------------------------------------------------------
[01/21 02:16:39    501s] 
[01/21 02:16:39    501s] [NR-eGR] ============ Routing rule table ============
[01/21 02:16:39    501s] [NR-eGR] Rule id: 0  Nets: 10885
[01/21 02:16:39    501s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:16:39    501s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/21 02:16:39    501s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:16:39    501s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/21 02:16:39    501s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/21 02:16:39    501s] [NR-eGR] ========================================
[01/21 02:16:39    501s] [NR-eGR] 
[01/21 02:16:39    501s] (I)      =============== Blocked Tracks ===============
[01/21 02:16:39    501s] (I)      +-------+---------+----------+---------------+
[01/21 02:16:39    501s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:16:39    501s] (I)      +-------+---------+----------+---------------+
[01/21 02:16:39    501s] (I)      |     1 |  180908 |   134004 |        74.07% |
[01/21 02:16:39    501s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:16:39    501s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:16:39    501s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:16:39    501s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:16:39    501s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:16:39    501s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:16:39    501s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:16:39    501s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:16:39    501s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:16:39    501s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:16:39    501s] (I)      +-------+---------+----------+---------------+
[01/21 02:16:39    501s] (I)      Finished Import and model ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 2217.83 MB )
[01/21 02:16:39    501s] (I)      Reset routing kernel
[01/21 02:16:39    501s] (I)      Started Global Routing ( Curr Mem: 2217.83 MB )
[01/21 02:16:39    501s] (I)      totalPins=37465  totalGlobalPin=36203 (96.63%)
[01/21 02:16:39    501s] (I)      total 2D Cap : 1567552 = (825705 H, 741847 V)
[01/21 02:16:39    501s] [NR-eGR] Layer group 1: route 10885 net(s) in layer range [1, 11]
[01/21 02:16:39    501s] (I)      
[01/21 02:16:39    501s] (I)      ============  Phase 1a Route ============
[01/21 02:16:39    501s] (I)      Usage: 107616 = (51522 H, 56094 V) = (6.24% H, 7.56% V) = (8.810e+04um H, 9.592e+04um V)
[01/21 02:16:39    501s] (I)      
[01/21 02:16:39    501s] (I)      ============  Phase 1b Route ============
[01/21 02:16:39    501s] (I)      Usage: 107616 = (51522 H, 56094 V) = (6.24% H, 7.56% V) = (8.810e+04um H, 9.592e+04um V)
[01/21 02:16:39    501s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.840234e+05um
[01/21 02:16:39    501s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:16:39    501s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:16:39    501s] (I)      
[01/21 02:16:39    501s] (I)      ============  Phase 1c Route ============
[01/21 02:16:39    501s] (I)      Usage: 107616 = (51522 H, 56094 V) = (6.24% H, 7.56% V) = (8.810e+04um H, 9.592e+04um V)
[01/21 02:16:39    501s] (I)      
[01/21 02:16:39    501s] (I)      ============  Phase 1d Route ============
[01/21 02:16:39    501s] (I)      Usage: 107616 = (51522 H, 56094 V) = (6.24% H, 7.56% V) = (8.810e+04um H, 9.592e+04um V)
[01/21 02:16:39    501s] (I)      
[01/21 02:16:39    501s] (I)      ============  Phase 1e Route ============
[01/21 02:16:39    501s] (I)      Usage: 107616 = (51522 H, 56094 V) = (6.24% H, 7.56% V) = (8.810e+04um H, 9.592e+04um V)
[01/21 02:16:39    501s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.840234e+05um
[01/21 02:16:39    501s] (I)      
[01/21 02:16:39    501s] (I)      ============  Phase 1l Route ============
[01/21 02:16:39    501s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:16:39    501s] (I)      Layer  1:      47014       122        37      122472       56457    (68.45%) 
[01/21 02:16:39    501s] (I)      Layer  2:     168365     47667         1           0      169974    ( 0.00%) 
[01/21 02:16:39    501s] (I)      Layer  3:     178441     41201         0           0      178929    ( 0.00%) 
[01/21 02:16:39    501s] (I)      Layer  4:     168365     17770         0           0      169974    ( 0.00%) 
[01/21 02:16:39    501s] (I)      Layer  5:     178441      8231         0           0      178929    ( 0.00%) 
[01/21 02:16:39    501s] (I)      Layer  6:     168365      2269         0           0      169974    ( 0.00%) 
[01/21 02:16:39    501s] (I)      Layer  7:     178441       242         0           0      178929    ( 0.00%) 
[01/21 02:16:39    501s] (I)      Layer  8:     168365       201         0           0      169974    ( 0.00%) 
[01/21 02:16:39    501s] (I)      Layer  9:     177485        45         0           0      178929    ( 0.00%) 
[01/21 02:16:39    501s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:16:39    501s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:16:39    501s] (I)      Total:       1556908    117753        38      134977     1579123    ( 7.87%) 
[01/21 02:16:39    501s] (I)      
[01/21 02:16:39    501s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:16:39    501s] [NR-eGR]                        OverCon           OverCon            
[01/21 02:16:39    501s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/21 02:16:39    501s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/21 02:16:39    501s] [NR-eGR] ---------------------------------------------------------------
[01/21 02:16:39    501s] [NR-eGR]  Metal1 ( 1)        32( 0.51%)         1( 0.02%)   ( 0.53%) 
[01/21 02:16:39    501s] [NR-eGR]  Metal2 ( 2)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/21 02:16:39    501s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:39    501s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:39    501s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:39    501s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:39    501s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:39    501s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:39    501s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:39    501s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:39    501s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:16:39    501s] [NR-eGR] ---------------------------------------------------------------
[01/21 02:16:39    501s] [NR-eGR]        Total        33( 0.02%)         1( 0.00%)   ( 0.02%) 
[01/21 02:16:39    501s] [NR-eGR] 
[01/21 02:16:39    501s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 2217.83 MB )
[01/21 02:16:39    501s] (I)      total 2D Cap : 1568961 = (826354 H, 742607 V)
[01/21 02:16:39    501s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:16:39    501s] (I)      ============= Track Assignment ============
[01/21 02:16:39    501s] (I)      Started Track Assignment (1T) ( Curr Mem: 2217.83 MB )
[01/21 02:16:39    501s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 02:16:39    501s] (I)      Run Multi-thread track assignment
[01/21 02:16:39    501s] (I)      Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2217.83 MB )
[01/21 02:16:39    501s] (I)      Started Export ( Curr Mem: 2217.83 MB )
[01/21 02:16:39    501s] [NR-eGR]                  Length (um)   Vias 
[01/21 02:16:39    501s] [NR-eGR] ------------------------------------
[01/21 02:16:39    501s] [NR-eGR]  Metal1   (1H)         14704  40720 
[01/21 02:16:39    501s] [NR-eGR]  Metal2   (2V)         69526  26904 
[01/21 02:16:39    501s] [NR-eGR]  Metal3   (3H)         67575   5346 
[01/21 02:16:39    501s] [NR-eGR]  Metal4   (4V)         29866   2074 
[01/21 02:16:39    501s] [NR-eGR]  Metal5   (5H)         14080    656 
[01/21 02:16:39    501s] [NR-eGR]  Metal6   (6V)          3870     60 
[01/21 02:16:39    501s] [NR-eGR]  Metal7   (7H)           431     38 
[01/21 02:16:39    501s] [NR-eGR]  Metal8   (8V)           345     23 
[01/21 02:16:39    501s] [NR-eGR]  Metal9   (9H)            58     11 
[01/21 02:16:39    501s] [NR-eGR]  Metal10  (10V)            2      6 
[01/21 02:16:39    501s] [NR-eGR]  Metal11  (11H)           11      0 
[01/21 02:16:39    501s] [NR-eGR] ------------------------------------
[01/21 02:16:39    501s] [NR-eGR]           Total       200469  75838 
[01/21 02:16:39    501s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:39    501s] [NR-eGR] Total half perimeter of net bounding box: 167995um
[01/21 02:16:39    501s] [NR-eGR] Total length: 200469um, number of vias: 75838
[01/21 02:16:39    501s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:39    501s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/21 02:16:39    501s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:16:39    501s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2217.83 MB )
[01/21 02:16:39    501s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.07 sec, Real: 1.08 sec, Curr Mem: 2198.83 MB )
[01/21 02:16:39    501s] (I)      ===================================== Runtime Summary ======================================
[01/21 02:16:39    501s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/21 02:16:39    501s] (I)      --------------------------------------------------------------------------------------------
[01/21 02:16:39    501s] (I)       Early Global Route kernel              100.00%  625.48 sec  626.56 sec  1.08 sec  1.07 sec 
[01/21 02:16:39    501s] (I)       +-Import and model                      37.80%  625.49 sec  625.89 sec  0.41 sec  0.41 sec 
[01/21 02:16:39    501s] (I)       | +-Create place DB                      5.26%  625.49 sec  625.54 sec  0.06 sec  0.06 sec 
[01/21 02:16:39    501s] (I)       | | +-Import place data                  5.24%  625.49 sec  625.54 sec  0.06 sec  0.06 sec 
[01/21 02:16:39    501s] (I)       | | | +-Read instances and placement     1.29%  625.49 sec  625.50 sec  0.01 sec  0.02 sec 
[01/21 02:16:39    501s] (I)       | | | +-Read nets                        3.89%  625.50 sec  625.54 sec  0.04 sec  0.04 sec 
[01/21 02:16:39    501s] (I)       | +-Create route DB                     31.49%  625.54 sec  625.88 sec  0.34 sec  0.33 sec 
[01/21 02:16:39    501s] (I)       | | +-Import route data (1T)            31.44%  625.55 sec  625.88 sec  0.34 sec  0.33 sec 
[01/21 02:16:39    501s] (I)       | | | +-Read blockages ( Layer 1-11 )   21.78%  625.55 sec  625.78 sec  0.23 sec  0.23 sec 
[01/21 02:16:39    501s] (I)       | | | | +-Read routing blockages         0.00%  625.55 sec  625.55 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | | | +-Read instance blockages       21.44%  625.55 sec  625.78 sec  0.23 sec  0.22 sec 
[01/21 02:16:39    501s] (I)       | | | | +-Read PG blockages              0.11%  625.78 sec  625.78 sec  0.00 sec  0.01 sec 
[01/21 02:16:39    501s] (I)       | | | | +-Read clock blockages           0.01%  625.78 sec  625.78 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | | | +-Read other blockages           0.01%  625.78 sec  625.78 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | | | +-Read halo blockages            0.02%  625.78 sec  625.78 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | | | +-Read boundary cut boxes        0.00%  625.78 sec  625.78 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | | +-Read blackboxes                  0.00%  625.78 sec  625.78 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | | +-Read prerouted                   0.36%  625.79 sec  625.79 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | | +-Read unlegalized nets            0.18%  625.79 sec  625.79 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | | +-Read nets                        0.55%  625.79 sec  625.80 sec  0.01 sec  0.01 sec 
[01/21 02:16:39    501s] (I)       | | | +-Set up via pillars               0.01%  625.80 sec  625.80 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | | +-Initialize 3D grid graph         0.06%  625.80 sec  625.80 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | | +-Model blockage capacity          7.45%  625.80 sec  625.88 sec  0.08 sec  0.08 sec 
[01/21 02:16:39    501s] (I)       | | | | +-Initialize 3D capacity         7.21%  625.80 sec  625.88 sec  0.08 sec  0.08 sec 
[01/21 02:16:39    501s] (I)       | +-Read aux data                        0.00%  625.88 sec  625.88 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | +-Others data preparation              0.11%  625.88 sec  625.89 sec  0.00 sec  0.01 sec 
[01/21 02:16:39    501s] (I)       | +-Create route kernel                  0.70%  625.89 sec  625.89 sec  0.01 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       +-Global Routing                        24.64%  625.89 sec  626.16 sec  0.27 sec  0.26 sec 
[01/21 02:16:39    501s] (I)       | +-Initialization                       0.47%  625.89 sec  625.90 sec  0.01 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | +-Net group 1                         22.51%  625.90 sec  626.14 sec  0.24 sec  0.24 sec 
[01/21 02:16:39    501s] (I)       | | +-Generate topology                  1.54%  625.90 sec  625.92 sec  0.02 sec  0.02 sec 
[01/21 02:16:39    501s] (I)       | | +-Phase 1a                           4.02%  625.92 sec  625.97 sec  0.04 sec  0.04 sec 
[01/21 02:16:39    501s] (I)       | | | +-Pattern routing (1T)             3.50%  625.92 sec  625.96 sec  0.04 sec  0.04 sec 
[01/21 02:16:39    501s] (I)       | | | +-Add via demand to 2D             0.43%  625.96 sec  625.97 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | +-Phase 1b                           0.02%  625.97 sec  625.97 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | +-Phase 1c                           0.00%  625.97 sec  625.97 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | +-Phase 1d                           0.00%  625.97 sec  625.97 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | +-Phase 1e                           0.04%  625.97 sec  625.97 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | | +-Route legalization               0.00%  625.97 sec  625.97 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | | +-Phase 1l                          16.11%  625.97 sec  626.14 sec  0.17 sec  0.17 sec 
[01/21 02:16:39    501s] (I)       | | | +-Layer assignment (1T)           15.59%  625.97 sec  626.14 sec  0.17 sec  0.16 sec 
[01/21 02:16:39    501s] (I)       | +-Clean cong LA                        0.00%  626.14 sec  626.14 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       +-Export 3D cong map                     0.87%  626.16 sec  626.17 sec  0.01 sec  0.01 sec 
[01/21 02:16:39    501s] (I)       | +-Export 2D cong map                   0.07%  626.17 sec  626.17 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       +-Extract Global 3D Wires                0.59%  626.17 sec  626.18 sec  0.01 sec  0.01 sec 
[01/21 02:16:39    501s] (I)       +-Track Assignment (1T)                 19.55%  626.18 sec  626.39 sec  0.21 sec  0.21 sec 
[01/21 02:16:39    501s] (I)       | +-Initialization                       0.26%  626.18 sec  626.18 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       | +-Track Assignment Kernel             19.00%  626.18 sec  626.38 sec  0.20 sec  0.20 sec 
[01/21 02:16:39    501s] (I)       | +-Free Memory                          0.00%  626.39 sec  626.39 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       +-Export                                15.24%  626.39 sec  626.55 sec  0.16 sec  0.16 sec 
[01/21 02:16:39    501s] (I)       | +-Export DB wires                      8.34%  626.39 sec  626.48 sec  0.09 sec  0.08 sec 
[01/21 02:16:39    501s] (I)       | | +-Export all nets                    6.07%  626.40 sec  626.46 sec  0.07 sec  0.07 sec 
[01/21 02:16:39    501s] (I)       | | +-Set wire vias                      1.52%  626.46 sec  626.48 sec  0.02 sec  0.01 sec 
[01/21 02:16:39    501s] (I)       | +-Report wirelength                    3.21%  626.48 sec  626.51 sec  0.03 sec  0.04 sec 
[01/21 02:16:39    501s] (I)       | +-Update net boxes                     3.60%  626.51 sec  626.55 sec  0.04 sec  0.04 sec 
[01/21 02:16:39    501s] (I)       | +-Update timing                        0.00%  626.55 sec  626.55 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)       +-Postprocess design                     0.25%  626.55 sec  626.55 sec  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)      ===================== Summary by functions =====================
[01/21 02:16:39    501s] (I)       Lv  Step                                 %      Real       CPU 
[01/21 02:16:39    501s] (I)      ----------------------------------------------------------------
[01/21 02:16:39    501s] (I)        0  Early Global Route kernel      100.00%  1.08 sec  1.07 sec 
[01/21 02:16:39    501s] (I)        1  Import and model                37.80%  0.41 sec  0.41 sec 
[01/21 02:16:39    501s] (I)        1  Global Routing                  24.64%  0.27 sec  0.26 sec 
[01/21 02:16:39    501s] (I)        1  Track Assignment (1T)           19.55%  0.21 sec  0.21 sec 
[01/21 02:16:39    501s] (I)        1  Export                          15.24%  0.16 sec  0.16 sec 
[01/21 02:16:39    501s] (I)        1  Export 3D cong map               0.87%  0.01 sec  0.01 sec 
[01/21 02:16:39    501s] (I)        1  Extract Global 3D Wires          0.59%  0.01 sec  0.01 sec 
[01/21 02:16:39    501s] (I)        1  Postprocess design               0.25%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        2  Create route DB                 31.49%  0.34 sec  0.33 sec 
[01/21 02:16:39    501s] (I)        2  Net group 1                     22.51%  0.24 sec  0.24 sec 
[01/21 02:16:39    501s] (I)        2  Track Assignment Kernel         19.00%  0.20 sec  0.20 sec 
[01/21 02:16:39    501s] (I)        2  Export DB wires                  8.34%  0.09 sec  0.08 sec 
[01/21 02:16:39    501s] (I)        2  Create place DB                  5.26%  0.06 sec  0.06 sec 
[01/21 02:16:39    501s] (I)        2  Update net boxes                 3.60%  0.04 sec  0.04 sec 
[01/21 02:16:39    501s] (I)        2  Report wirelength                3.21%  0.03 sec  0.04 sec 
[01/21 02:16:39    501s] (I)        2  Initialization                   0.74%  0.01 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        2  Create route kernel              0.70%  0.01 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        2  Others data preparation          0.11%  0.00 sec  0.01 sec 
[01/21 02:16:39    501s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        3  Import route data (1T)          31.44%  0.34 sec  0.33 sec 
[01/21 02:16:39    501s] (I)        3  Phase 1l                        16.11%  0.17 sec  0.17 sec 
[01/21 02:16:39    501s] (I)        3  Export all nets                  6.07%  0.07 sec  0.07 sec 
[01/21 02:16:39    501s] (I)        3  Import place data                5.24%  0.06 sec  0.06 sec 
[01/21 02:16:39    501s] (I)        3  Phase 1a                         4.02%  0.04 sec  0.04 sec 
[01/21 02:16:39    501s] (I)        3  Generate topology                1.54%  0.02 sec  0.02 sec 
[01/21 02:16:39    501s] (I)        3  Set wire vias                    1.52%  0.02 sec  0.01 sec 
[01/21 02:16:39    501s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        4  Read blockages ( Layer 1-11 )   21.78%  0.23 sec  0.23 sec 
[01/21 02:16:39    501s] (I)        4  Layer assignment (1T)           15.59%  0.17 sec  0.16 sec 
[01/21 02:16:39    501s] (I)        4  Model blockage capacity          7.45%  0.08 sec  0.08 sec 
[01/21 02:16:39    501s] (I)        4  Read nets                        4.45%  0.05 sec  0.05 sec 
[01/21 02:16:39    501s] (I)        4  Pattern routing (1T)             3.50%  0.04 sec  0.04 sec 
[01/21 02:16:39    501s] (I)        4  Read instances and placement     1.29%  0.01 sec  0.02 sec 
[01/21 02:16:39    501s] (I)        4  Add via demand to 2D             0.43%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        4  Read prerouted                   0.36%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        4  Read unlegalized nets            0.18%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        4  Initialize 3D grid graph         0.06%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        5  Read instance blockages         21.44%  0.23 sec  0.22 sec 
[01/21 02:16:39    501s] (I)        5  Initialize 3D capacity           7.21%  0.08 sec  0.08 sec 
[01/21 02:16:39    501s] (I)        5  Read PG blockages                0.11%  0.00 sec  0.01 sec 
[01/21 02:16:39    501s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/21 02:16:39    501s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/21 02:16:39    501s]     Routing using NR in eGR->NR Step done.
[01/21 02:16:39    501s] Net route status summary:
[01/21 02:16:39    501s]   Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=43, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:16:39    501s]   Non-clock: 11071 (unrouted=186, trialRouted=10885, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:16:39    501s] 
[01/21 02:16:39    501s] CCOPT: Done with clock implementation routing.
[01/21 02:16:39    501s] 
[01/21 02:16:39    501s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:25.3 real=0:00:25.2)
[01/21 02:16:39    501s]   Clock implementation routing done.
[01/21 02:16:39    501s]   Leaving CCOpt scope - extractRC...
[01/21 02:16:39    501s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/21 02:16:39    501s] Extraction called for design 'picorv32' of instances=10065 and nets=11114 using extraction engine 'preRoute' .
[01/21 02:16:39    501s] PreRoute RC Extraction called for design picorv32.
[01/21 02:16:39    501s] RC Extraction called in multi-corner(1) mode.
[01/21 02:16:39    501s] RCMode: PreRoute
[01/21 02:16:39    501s]       RC Corner Indexes            0   
[01/21 02:16:39    501s] Capacitance Scaling Factor   : 1.00000 
[01/21 02:16:39    501s] Resistance Scaling Factor    : 1.00000 
[01/21 02:16:39    501s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 02:16:39    501s] Clock Res. Scaling Factor    : 1.00000 
[01/21 02:16:39    501s] Shrink Factor                : 1.00000
[01/21 02:16:39    501s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 02:16:39    501s] Using Quantus QRC technology file ...
[01/21 02:16:40    501s] 
[01/21 02:16:40    501s] Trim Metal Layers:
[01/21 02:16:40    501s] LayerId::1 widthSet size::2
[01/21 02:16:40    501s] LayerId::2 widthSet size::2
[01/21 02:16:40    501s] LayerId::3 widthSet size::2
[01/21 02:16:40    501s] LayerId::4 widthSet size::2
[01/21 02:16:40    501s] LayerId::5 widthSet size::2
[01/21 02:16:40    501s] LayerId::6 widthSet size::2
[01/21 02:16:40    501s] LayerId::7 widthSet size::2
[01/21 02:16:40    501s] LayerId::8 widthSet size::2
[01/21 02:16:40    501s] LayerId::9 widthSet size::2
[01/21 02:16:40    501s] LayerId::10 widthSet size::2
[01/21 02:16:40    501s] LayerId::11 widthSet size::2
[01/21 02:16:40    501s] Updating RC grid for preRoute extraction ...
[01/21 02:16:40    501s] eee: pegSigSF::1.070000
[01/21 02:16:40    501s] Initializing multi-corner resistance tables ...
[01/21 02:16:40    501s] eee: l::1 avDens::0.134182 usedTrk::2572.269211 availTrk::19170.000000 sigTrk::2572.269211
[01/21 02:16:40    501s] eee: l::2 avDens::0.265743 usedTrk::4089.786633 availTrk::15390.000000 sigTrk::4089.786633
[01/21 02:16:40    501s] eee: l::3 avDens::0.240795 usedTrk::3965.898741 availTrk::16470.000000 sigTrk::3965.898741
[01/21 02:16:40    501s] eee: l::4 avDens::0.122189 usedTrk::1765.570465 availTrk::14449.500000 sigTrk::1765.570465
[01/21 02:16:40    501s] eee: l::5 avDens::0.056005 usedTrk::831.668363 availTrk::14850.000000 sigTrk::831.668363
[01/21 02:16:40    501s] eee: l::6 avDens::0.018127 usedTrk::235.581550 availTrk::12996.000000 sigTrk::235.581550
[01/21 02:16:40    501s] eee: l::7 avDens::0.012072 usedTrk::28.247339 availTrk::2340.000000 sigTrk::28.247339
[01/21 02:16:40    501s] eee: l::8 avDens::0.012619 usedTrk::23.736491 availTrk::1881.000000 sigTrk::23.736491
[01/21 02:16:40    501s] eee: l::9 avDens::0.009631 usedTrk::3.466988 availTrk::360.000000 sigTrk::3.466988
[01/21 02:16:40    501s] eee: l::10 avDens::0.071519 usedTrk::105.176023 availTrk::1470.600000 sigTrk::105.176023
[01/21 02:16:40    501s] eee: l::11 avDens::0.046918 usedTrk::150.325380 availTrk::3204.000000 sigTrk::150.325380
[01/21 02:16:40    501s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:16:40    501s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.275419 uaWl=1.000000 uaWlH=0.229751 aWlH=0.000000 lMod=0 pMax=0.818300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:16:40    501s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2195.832M)
[01/21 02:16:40    502s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/21 02:16:40    502s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:16:40    502s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/21 02:16:40    502s] End AAE Lib Interpolated Model. (MEM=2195.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:16:40    502s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:40    502s]   Clock DAG stats after routing clock trees:
[01/21 02:16:40    502s]     cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[01/21 02:16:40    502s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:40    502s]     misc counts      : r=1, pp=0
[01/21 02:16:40    502s]     cell areas       : b=99.864um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.864um^2
[01/21 02:16:40    502s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/21 02:16:40    502s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:40    502s]     wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.597pF, total=0.661pF
[01/21 02:16:40    502s]     wire lengths     : top=0.000um, trunk=785.700um, leaf=7328.830um, total=8114.530um
[01/21 02:16:40    502s]     hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.720um, total=3043.380um
[01/21 02:16:40    502s]   Clock DAG net violations after routing clock trees:
[01/21 02:16:40    502s]     Remaining Transition : {count=5, worst=[0.005ns, 0.005ns, 0.004ns, 0.002ns, 0.002ns]} avg=0.004ns sd=0.002ns sum=0.018ns
[01/21 02:16:40    502s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[01/21 02:16:40    502s]     Trunk : target=0.200ns count=4 avg=0.187ns sd=0.013ns min=0.175ns max=0.205ns {0 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:16:40    502s]     Leaf  : target=0.200ns count=39 avg=0.179ns sd=0.027ns min=0.112ns max=0.205ns {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 13 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:16:40    502s]   Clock DAG library cell distribution after routing clock trees {count}:
[01/21 02:16:40    502s]      Bufs: CLKBUFX4: 40 CLKBUFX3: 2 
[01/21 02:16:40    502s]   Clock DAG hash after routing clock trees: 13028363250672091275 970443743709472454
[01/21 02:16:40    502s]   CTS services accumulated run-time stats after routing clock trees:
[01/21 02:16:40    502s]     delay calculator: calls=11100, total_wall_time=0.597s, mean_wall_time=0.054ms
[01/21 02:16:40    502s]     legalizer: calls=3342, total_wall_time=0.068s, mean_wall_time=0.020ms
[01/21 02:16:40    502s]     steiner router: calls=9127, total_wall_time=1.907s, mean_wall_time=0.209ms
[01/21 02:16:40    502s]   Primary reporting skew groups after routing clock trees:
[01/21 02:16:40    502s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.453, avg=0.436, sd=0.013], skew [0.053 vs 0.200], 100% {0.400, 0.453} (wid=0.004 ws=0.003) (gid=0.450 gs=0.053)
[01/21 02:16:40    502s]         min path sink: cpuregs_reg[2][10]/CK
[01/21 02:16:40    502s]         max path sink: latched_stalu_reg/CK
[01/21 02:16:40    502s]   Skew group summary after routing clock trees:
[01/21 02:16:40    502s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.453, avg=0.436, sd=0.013], skew [0.053 vs 0.200], 100% {0.400, 0.453} (wid=0.004 ws=0.003) (gid=0.450 gs=0.053)
[01/21 02:16:40    502s]   CCOpt::Phase::Routing done. (took cpu=0:00:25.8 real=0:00:25.7)
[01/21 02:16:40    502s]   CCOpt::Phase::PostConditioning...
[01/21 02:16:40    502s]   Leaving CCOpt scope - Initializing placement interface...
[01/21 02:16:40    502s] OPERPROF: Starting DPlace-Init at level 1, MEM:2243.5M, EPOCH TIME: 1705796200.496260
[01/21 02:16:40    502s] Processing tracks to init pin-track alignment.
[01/21 02:16:40    502s] z: 2, totalTracks: 1
[01/21 02:16:40    502s] z: 4, totalTracks: 1
[01/21 02:16:40    502s] z: 6, totalTracks: 1
[01/21 02:16:40    502s] z: 8, totalTracks: 1
[01/21 02:16:40    502s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:16:40    502s] All LLGs are deleted
[01/21 02:16:40    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:40    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:40    502s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2243.5M, EPOCH TIME: 1705796200.507822
[01/21 02:16:40    502s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2243.5M, EPOCH TIME: 1705796200.508208
[01/21 02:16:40    502s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2243.5M, EPOCH TIME: 1705796200.511598
[01/21 02:16:40    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:40    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:40    502s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2243.5M, EPOCH TIME: 1705796200.513885
[01/21 02:16:40    502s] Max number of tech site patterns supported in site array is 256.
[01/21 02:16:40    502s] Core basic site is CoreSite
[01/21 02:16:40    502s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2243.5M, EPOCH TIME: 1705796200.557866
[01/21 02:16:40    502s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:16:40    502s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:16:40    502s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2243.5M, EPOCH TIME: 1705796200.560152
[01/21 02:16:40    502s] Fast DP-INIT is on for default
[01/21 02:16:40    502s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:16:40    502s] Atter site array init, number of instance map data is 0.
[01/21 02:16:40    502s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.051, MEM:2243.5M, EPOCH TIME: 1705796200.564927
[01/21 02:16:40    502s] 
[01/21 02:16:40    502s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:40    502s] OPERPROF:     Starting CMU at level 3, MEM:2243.5M, EPOCH TIME: 1705796200.571388
[01/21 02:16:40    502s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2243.5M, EPOCH TIME: 1705796200.572841
[01/21 02:16:40    502s] 
[01/21 02:16:40    502s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:16:40    502s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.063, MEM:2243.5M, EPOCH TIME: 1705796200.574629
[01/21 02:16:40    502s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2243.5M, EPOCH TIME: 1705796200.574715
[01/21 02:16:40    502s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2243.5M, EPOCH TIME: 1705796200.574793
[01/21 02:16:40    502s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2243.5MB).
[01/21 02:16:40    502s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.081, MEM:2243.5M, EPOCH TIME: 1705796200.576839
[01/21 02:16:40    502s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:40    502s]   Removing CTS place status from clock tree and sinks.
[01/21 02:16:40    502s]   Removed CTS place status from 42 clock cells (out of 44 ) and 0 clock sinks (out of 0 ).
[01/21 02:16:40    502s]   Legalizer reserving space for clock trees
[01/21 02:16:40    502s]   PostConditioning...
[01/21 02:16:40    502s]     PostConditioning active optimizations:
[01/21 02:16:40    502s]      - DRV fixing with initial upsizing, sizing and buffering
[01/21 02:16:40    502s]      - Skew fixing with sizing
[01/21 02:16:40    502s]     
[01/21 02:16:40    502s]     Currently running CTS, using active skew data
[01/21 02:16:40    502s]     Reset bufferability constraints...
[01/21 02:16:40    502s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[01/21 02:16:40    502s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:40    502s]     PostConditioning Upsizing To Fix DRVs...
[01/21 02:16:40    502s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 13028363250672091275 970443743709472454
[01/21 02:16:40    502s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[01/21 02:16:40    502s]         delay calculator: calls=11100, total_wall_time=0.597s, mean_wall_time=0.054ms
[01/21 02:16:40    502s]         legalizer: calls=3384, total_wall_time=0.068s, mean_wall_time=0.020ms
[01/21 02:16:40    502s]         steiner router: calls=9127, total_wall_time=1.907s, mean_wall_time=0.209ms
[01/21 02:16:40    502s]       Fixing clock tree DRVs with upsizing: End AAE Lib Interpolated Model. (MEM=2233.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:16:40    502s] ...20% ...40% ...60% ...80% ...100% 
[01/21 02:16:40    502s]       CCOpt-PostConditioning: considered: 43, tested: 43, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 1
[01/21 02:16:40    502s]       
[01/21 02:16:40    502s]       Statistics: Fix DRVs (initial upsizing):
[01/21 02:16:40    502s]       ========================================
[01/21 02:16:40    502s]       
[01/21 02:16:40    502s]       Cell changes by Net Type:
[01/21 02:16:40    502s]       
[01/21 02:16:40    502s]       ------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:40    502s]       Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[01/21 02:16:40    502s]       ------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:40    502s]       top                0                    0                    0            0                    0                    0
[01/21 02:16:40    502s]       trunk              1 [20.0%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[01/21 02:16:40    502s]       leaf               4 [80.0%]            0                    0            0                    0 (0.0%)             4 (100.0%)
[01/21 02:16:40    502s]       ------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:40    502s]       Total              5 [100.0%]           1 (20.0%)            0            0                    1 (20.0%)            4 (80.0%)
[01/21 02:16:40    502s]       ------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:40    502s]       
[01/21 02:16:40    502s]       Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.342um^2 (0.342%)
[01/21 02:16:40    502s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/21 02:16:40    502s]       
[01/21 02:16:40    502s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[01/21 02:16:40    502s]         cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[01/21 02:16:40    502s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:40    502s]         misc counts      : r=1, pp=0
[01/21 02:16:40    502s]         cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
[01/21 02:16:40    502s]         cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/21 02:16:40    502s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:40    502s]         wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.597pF, total=0.661pF
[01/21 02:16:40    502s]         wire lengths     : top=0.000um, trunk=785.700um, leaf=7328.830um, total=8114.530um
[01/21 02:16:40    502s]         hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.720um, total=3043.380um
[01/21 02:16:40    502s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[01/21 02:16:40    502s]         Remaining Transition : {count=4, worst=[0.005ns, 0.004ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.013ns
[01/21 02:16:40    502s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[01/21 02:16:40    502s]         Trunk : target=0.200ns count=4 avg=0.177ns sd=0.010ns min=0.163ns max=0.185ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:16:40    502s]         Leaf  : target=0.200ns count=39 avg=0.178ns sd=0.027ns min=0.112ns max=0.205ns {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:16:40    502s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[01/21 02:16:40    502s]          Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
[01/21 02:16:40    502s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 6615105268357429073 13095759733866887868
[01/21 02:16:40    502s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[01/21 02:16:40    502s]         delay calculator: calls=11133, total_wall_time=0.599s, mean_wall_time=0.054ms
[01/21 02:16:40    502s]         legalizer: calls=3390, total_wall_time=0.069s, mean_wall_time=0.020ms
[01/21 02:16:40    502s]         steiner router: calls=9143, total_wall_time=1.907s, mean_wall_time=0.209ms
[01/21 02:16:40    502s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[01/21 02:16:40    502s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443], skew [0.043 vs 0.200]
[01/21 02:16:40    502s]             min path sink: cpuregs_reg[2][10]/CK
[01/21 02:16:40    502s]             max path sink: decoder_pseudo_trigger_reg/CK
[01/21 02:16:40    502s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[01/21 02:16:40    502s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443], skew [0.043 vs 0.200]
[01/21 02:16:40    502s]       Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:40    502s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:40    502s]     Recomputing CTS skew targets...
[01/21 02:16:40    502s]     Resolving skew group constraints...
[01/21 02:16:40    502s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/21 02:16:40    502s]     Resolving skew group constraints done.
[01/21 02:16:40    502s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:16:40    502s]     PostConditioning Fixing DRVs...
[01/21 02:16:40    502s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 6615105268357429073 13095759733866887868
[01/21 02:16:40    502s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[01/21 02:16:40    502s]         delay calculator: calls=11133, total_wall_time=0.599s, mean_wall_time=0.054ms
[01/21 02:16:40    502s]         legalizer: calls=3390, total_wall_time=0.069s, mean_wall_time=0.020ms
[01/21 02:16:40    502s]         steiner router: calls=9143, total_wall_time=1.907s, mean_wall_time=0.209ms
[01/21 02:16:40    502s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/21 02:16:41    502s]       CCOpt-PostConditioning: considered: 43, tested: 43, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
[01/21 02:16:41    502s]       
[01/21 02:16:41    502s]       Statistics: Fix DRVs (cell sizing):
[01/21 02:16:41    502s]       ===================================
[01/21 02:16:41    502s]       
[01/21 02:16:41    502s]       Cell changes by Net Type:
[01/21 02:16:41    502s]       
[01/21 02:16:41    502s]       -------------------------------------------------------------------------------------------------------------------
[01/21 02:16:41    502s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/21 02:16:41    502s]       -------------------------------------------------------------------------------------------------------------------
[01/21 02:16:41    502s]       top                0                    0           0            0                    0                  0
[01/21 02:16:41    502s]       trunk              0                    0           0            0                    0                  0
[01/21 02:16:41    502s]       leaf               4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[01/21 02:16:41    502s]       -------------------------------------------------------------------------------------------------------------------
[01/21 02:16:41    502s]       Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[01/21 02:16:41    502s]       -------------------------------------------------------------------------------------------------------------------
[01/21 02:16:41    502s]       
[01/21 02:16:41    502s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
[01/21 02:16:41    502s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/21 02:16:41    502s]       
[01/21 02:16:41    502s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[01/21 02:16:41    502s]         cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[01/21 02:16:41    502s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:41    502s]         misc counts      : r=1, pp=0
[01/21 02:16:41    502s]         cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
[01/21 02:16:41    502s]         cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/21 02:16:41    502s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:41    502s]         wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.597pF, total=0.661pF
[01/21 02:16:41    502s]         wire lengths     : top=0.000um, trunk=785.700um, leaf=7328.830um, total=8114.530um
[01/21 02:16:41    502s]         hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.720um, total=3043.380um
[01/21 02:16:41    502s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[01/21 02:16:41    502s]         Remaining Transition : {count=4, worst=[0.005ns, 0.004ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.013ns
[01/21 02:16:41    502s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[01/21 02:16:41    502s]         Trunk : target=0.200ns count=4 avg=0.177ns sd=0.010ns min=0.163ns max=0.185ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:16:41    502s]         Leaf  : target=0.200ns count=39 avg=0.178ns sd=0.027ns min=0.112ns max=0.205ns {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:16:41    502s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[01/21 02:16:41    502s]          Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
[01/21 02:16:41    502s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 6615105268357429073 13095759733866887868
[01/21 02:16:41    502s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[01/21 02:16:41    502s]         delay calculator: calls=11245, total_wall_time=0.607s, mean_wall_time=0.054ms
[01/21 02:16:41    502s]         legalizer: calls=3403, total_wall_time=0.072s, mean_wall_time=0.021ms
[01/21 02:16:41    502s]         steiner router: calls=9143, total_wall_time=1.907s, mean_wall_time=0.209ms
[01/21 02:16:41    502s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[01/21 02:16:41    502s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443], skew [0.043 vs 0.200]
[01/21 02:16:41    502s]             min path sink: cpuregs_reg[2][10]/CK
[01/21 02:16:41    502s]             max path sink: decoder_pseudo_trigger_reg/CK
[01/21 02:16:41    502s]       Skew group summary after 'PostConditioning Fixing DRVs':
[01/21 02:16:41    502s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443], skew [0.043 vs 0.200]
[01/21 02:16:41    502s]       Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:41    502s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:16:41    502s]     Buffering to fix DRVs...
[01/21 02:16:41    502s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[01/21 02:16:41    502s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/21 02:16:41    503s]     Inserted 0 buffers and inverters.
[01/21 02:16:41    503s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[01/21 02:16:41    503s]     CCOpt-PostConditioning: nets considered: 43, nets tested: 43, nets violation detected: 4, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 4, nets unsuccessful: 4, buffered: 0
[01/21 02:16:41    503s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[01/21 02:16:41    503s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[01/21 02:16:41    503s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:41    503s]       misc counts      : r=1, pp=0
[01/21 02:16:41    503s]       cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
[01/21 02:16:41    503s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/21 02:16:41    503s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:41    503s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.597pF, total=0.661pF
[01/21 02:16:41    503s]       wire lengths     : top=0.000um, trunk=785.700um, leaf=7328.830um, total=8114.530um
[01/21 02:16:41    503s]       hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.720um, total=3043.380um
[01/21 02:16:41    503s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[01/21 02:16:41    503s]       Remaining Transition : {count=4, worst=[0.005ns, 0.004ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.013ns
[01/21 02:16:41    503s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[01/21 02:16:41    503s]       Trunk : target=0.200ns count=4 avg=0.177ns sd=0.010ns min=0.163ns max=0.185ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:16:41    503s]       Leaf  : target=0.200ns count=39 avg=0.178ns sd=0.027ns min=0.112ns max=0.205ns {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:16:41    503s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[01/21 02:16:41    503s]        Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
[01/21 02:16:41    503s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 6615105268357429073 13095759733866887868
[01/21 02:16:41    503s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[01/21 02:16:41    503s]       delay calculator: calls=11955, total_wall_time=0.628s, mean_wall_time=0.053ms
[01/21 02:16:41    503s]       legalizer: calls=3441, total_wall_time=0.073s, mean_wall_time=0.021ms
[01/21 02:16:41    503s]       steiner router: calls=9573, total_wall_time=1.912s, mean_wall_time=0.200ms
[01/21 02:16:41    503s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[01/21 02:16:41    503s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
[01/21 02:16:41    503s]           min path sink: cpuregs_reg[2][10]/CK
[01/21 02:16:41    503s]           max path sink: decoder_pseudo_trigger_reg/CK
[01/21 02:16:41    503s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[01/21 02:16:41    503s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
[01/21 02:16:41    503s]     Buffering to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/21 02:16:41    503s]     
[01/21 02:16:41    503s]     Slew Diagnostics: After DRV fixing
[01/21 02:16:41    503s]     ==================================
[01/21 02:16:41    503s]     
[01/21 02:16:41    503s]     Global Causes:
[01/21 02:16:41    503s]     
[01/21 02:16:41    503s]     -----
[01/21 02:16:41    503s]     Cause
[01/21 02:16:41    503s]     -----
[01/21 02:16:41    503s]       (empty table)
[01/21 02:16:41    503s]     -----
[01/21 02:16:41    503s]     
[01/21 02:16:41    503s]     Top 5 overslews:
[01/21 02:16:41    503s]     
[01/21 02:16:41    503s]     -------------------------------------------------------------------------------
[01/21 02:16:41    503s]     Overslew    Causes                                        Driving Pin
[01/21 02:16:41    503s]     -------------------------------------------------------------------------------
[01/21 02:16:41    503s]     0.005ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00021/Y
[01/21 02:16:41    503s]        -        2. Skew would be damaged                                -
[01/21 02:16:41    503s]     0.004ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00002/Y
[01/21 02:16:41    503s]        -        2. Skew would be damaged                                -
[01/21 02:16:41    503s]     0.002ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00027/Y
[01/21 02:16:41    503s]        -        2. Skew would be damaged                                -
[01/21 02:16:41    503s]     0.001ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00017/Y
[01/21 02:16:41    503s]        -        2. Skew would be damaged                                -
[01/21 02:16:41    503s]     -------------------------------------------------------------------------------
[01/21 02:16:41    503s]     
[01/21 02:16:41    503s]     Slew diagnostics counts from the 4 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/21 02:16:41    503s]     
[01/21 02:16:41    503s]     ------------------------------------------
[01/21 02:16:41    503s]     Cause                           Occurences
[01/21 02:16:41    503s]     ------------------------------------------
[01/21 02:16:41    503s]     Inst already optimally sized        4
[01/21 02:16:41    503s]     Skew would be damaged               4
[01/21 02:16:41    503s]     ------------------------------------------
[01/21 02:16:41    503s]     
[01/21 02:16:41    503s]     Violation diagnostics counts from the 4 nodes that have violations:
[01/21 02:16:41    503s]     
[01/21 02:16:41    503s]     ------------------------------------------
[01/21 02:16:41    503s]     Cause                           Occurences
[01/21 02:16:41    503s]     ------------------------------------------
[01/21 02:16:41    503s]     Inst already optimally sized        4
[01/21 02:16:41    503s]     Skew would be damaged               4
[01/21 02:16:41    503s]     ------------------------------------------
[01/21 02:16:41    503s]     
[01/21 02:16:41    503s]     PostConditioning Fixing Skew by cell sizing...
[01/21 02:16:41    503s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 6615105268357429073 13095759733866887868
[01/21 02:16:41    503s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[01/21 02:16:41    503s]         delay calculator: calls=11955, total_wall_time=0.628s, mean_wall_time=0.053ms
[01/21 02:16:41    503s]         legalizer: calls=3441, total_wall_time=0.073s, mean_wall_time=0.021ms
[01/21 02:16:41    503s]         steiner router: calls=9573, total_wall_time=1.912s, mean_wall_time=0.200ms
[01/21 02:16:41    503s]       Path optimization required 0 stage delay updates 
[01/21 02:16:41    503s]       Resized 0 clock insts to decrease delay.
[01/21 02:16:41    503s]       Fixing short paths with downsize only
[01/21 02:16:41    503s]       Path optimization required 0 stage delay updates 
[01/21 02:16:41    503s]       Resized 0 clock insts to increase delay.
[01/21 02:16:41    503s]       
[01/21 02:16:41    503s]       Statistics: Fix Skew (cell sizing):
[01/21 02:16:41    503s]       ===================================
[01/21 02:16:41    503s]       
[01/21 02:16:41    503s]       Cell changes by Net Type:
[01/21 02:16:41    503s]       
[01/21 02:16:41    503s]       -------------------------------------------------------------------------------------------------
[01/21 02:16:41    503s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/21 02:16:41    503s]       -------------------------------------------------------------------------------------------------
[01/21 02:16:41    503s]       top                0            0           0            0                    0                0
[01/21 02:16:41    503s]       trunk              0            0           0            0                    0                0
[01/21 02:16:41    503s]       leaf               0            0           0            0                    0                0
[01/21 02:16:41    503s]       -------------------------------------------------------------------------------------------------
[01/21 02:16:41    503s]       Total              0            0           0            0                    0                0
[01/21 02:16:41    503s]       -------------------------------------------------------------------------------------------------
[01/21 02:16:41    503s]       
[01/21 02:16:41    503s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[01/21 02:16:41    503s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/21 02:16:41    503s]       
[01/21 02:16:41    503s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[01/21 02:16:41    503s]         cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[01/21 02:16:41    503s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:41    503s]         misc counts      : r=1, pp=0
[01/21 02:16:41    503s]         cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
[01/21 02:16:41    503s]         cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/21 02:16:41    503s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:41    503s]         wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.597pF, total=0.661pF
[01/21 02:16:41    503s]         wire lengths     : top=0.000um, trunk=785.700um, leaf=7328.830um, total=8114.530um
[01/21 02:16:41    503s]         hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.720um, total=3043.380um
[01/21 02:16:41    503s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[01/21 02:16:41    503s]         Remaining Transition : {count=4, worst=[0.005ns, 0.004ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.013ns
[01/21 02:16:41    503s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[01/21 02:16:41    503s]         Trunk : target=0.200ns count=4 avg=0.177ns sd=0.010ns min=0.163ns max=0.185ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:16:41    503s]         Leaf  : target=0.200ns count=39 avg=0.178ns sd=0.027ns min=0.112ns max=0.205ns {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:16:41    503s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[01/21 02:16:41    503s]          Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
[01/21 02:16:41    503s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 6615105268357429073 13095759733866887868
[01/21 02:16:41    503s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[01/21 02:16:41    503s]         delay calculator: calls=11955, total_wall_time=0.628s, mean_wall_time=0.053ms
[01/21 02:16:41    503s]         legalizer: calls=3441, total_wall_time=0.073s, mean_wall_time=0.021ms
[01/21 02:16:41    503s]         steiner router: calls=9573, total_wall_time=1.912s, mean_wall_time=0.200ms
[01/21 02:16:41    503s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[01/21 02:16:41    503s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
[01/21 02:16:41    503s]             min path sink: cpuregs_reg[2][10]/CK
[01/21 02:16:41    503s]             max path sink: decoder_pseudo_trigger_reg/CK
[01/21 02:16:41    503s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[01/21 02:16:41    503s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
[01/21 02:16:41    503s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:16:41    503s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:41    503s]     Reconnecting optimized routes...
[01/21 02:16:41    503s]     Reset timing graph...
[01/21 02:16:41    503s] Ignoring AAE DB Resetting ...
[01/21 02:16:41    503s]     Reset timing graph done.
[01/21 02:16:41    503s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:41    503s]     Leaving CCOpt scope - Cleaning up placement interface...
[01/21 02:16:41    503s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2237.0M, EPOCH TIME: 1705796201.605771
[01/21 02:16:41    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/21 02:16:41    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:41    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:41    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:41    503s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:2196.0M, EPOCH TIME: 1705796201.635661
[01/21 02:16:41    503s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:41    503s]     Leaving CCOpt scope - ClockRefiner...
[01/21 02:16:41    503s]     Assigned high priority to 0 instances.
[01/21 02:16:41    503s]     Soft fixed 42 clock instances.
[01/21 02:16:41    503s]     Performing Single Pass Refine Place.
[01/21 02:16:41    503s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[01/21 02:16:41    503s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2196.0M, EPOCH TIME: 1705796201.649348
[01/21 02:16:41    503s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2196.0M, EPOCH TIME: 1705796201.649456
[01/21 02:16:41    503s] Processing tracks to init pin-track alignment.
[01/21 02:16:41    503s] z: 2, totalTracks: 1
[01/21 02:16:41    503s] z: 4, totalTracks: 1
[01/21 02:16:41    503s] z: 6, totalTracks: 1
[01/21 02:16:41    503s] z: 8, totalTracks: 1
[01/21 02:16:41    503s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:16:41    503s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2196.0M, EPOCH TIME: 1705796201.657041
[01/21 02:16:41    503s] Info: 42 insts are soft-fixed.
[01/21 02:16:41    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:41    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:41    503s] 
[01/21 02:16:41    503s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:41    503s] OPERPROF:       Starting CMU at level 4, MEM:2196.0M, EPOCH TIME: 1705796201.685948
[01/21 02:16:41    503s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2196.0M, EPOCH TIME: 1705796201.686914
[01/21 02:16:41    503s] 
[01/21 02:16:41    503s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:16:41    503s] Info: 42 insts are soft-fixed.
[01/21 02:16:41    503s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.031, MEM:2196.0M, EPOCH TIME: 1705796201.688050
[01/21 02:16:41    503s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2196.0M, EPOCH TIME: 1705796201.688098
[01/21 02:16:41    503s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2196.0M, EPOCH TIME: 1705796201.688143
[01/21 02:16:41    503s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2196.0MB).
[01/21 02:16:41    503s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:2196.0M, EPOCH TIME: 1705796201.689426
[01/21 02:16:41    503s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.040, MEM:2196.0M, EPOCH TIME: 1705796201.689477
[01/21 02:16:41    503s] TDRefine: refinePlace mode is spiral
[01/21 02:16:41    503s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.13
[01/21 02:16:41    503s] OPERPROF: Starting RefinePlace at level 1, MEM:2196.0M, EPOCH TIME: 1705796201.689545
[01/21 02:16:41    503s] *** Starting refinePlace (0:08:23 mem=2196.0M) ***
[01/21 02:16:41    503s] Total net bbox length = 1.680e+05 (7.832e+04 8.967e+04) (ext = 1.116e+04)
[01/21 02:16:41    503s] 
[01/21 02:16:41    503s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:41    503s] Info: 42 insts are soft-fixed.
[01/21 02:16:41    503s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:16:41    503s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:16:41    503s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:16:41    503s] (I)      Default pattern map key = picorv32_default.
[01/21 02:16:41    503s] (I)      Default pattern map key = picorv32_default.
[01/21 02:16:41    503s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2196.0M, EPOCH TIME: 1705796201.705070
[01/21 02:16:41    503s] Starting refinePlace ...
[01/21 02:16:41    503s] (I)      Default pattern map key = picorv32_default.
[01/21 02:16:41    503s] One DDP V2 for no tweak run.
[01/21 02:16:41    503s] (I)      Default pattern map key = picorv32_default.
[01/21 02:16:41    503s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2196.0M, EPOCH TIME: 1705796201.723656
[01/21 02:16:41    503s] DDP initSite1 nrRow 124 nrJob 124
[01/21 02:16:41    503s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2196.0M, EPOCH TIME: 1705796201.723743
[01/21 02:16:41    503s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2196.0M, EPOCH TIME: 1705796201.723924
[01/21 02:16:41    503s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2196.0M, EPOCH TIME: 1705796201.723968
[01/21 02:16:41    503s] DDP markSite nrRow 124 nrJob 124
[01/21 02:16:41    503s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2196.0M, EPOCH TIME: 1705796201.724243
[01/21 02:16:41    503s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2196.0M, EPOCH TIME: 1705796201.724287
[01/21 02:16:41    503s]   Spread Effort: high, standalone mode, useDDP on.
[01/21 02:16:41    503s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2196.0MB) @(0:08:23 - 0:08:23).
[01/21 02:16:41    503s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:16:41    503s] wireLenOptFixPriorityInst 1961 inst fixed
[01/21 02:16:41    503s] 
[01/21 02:16:41    503s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:16:42    503s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/21 02:16:42    503s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:16:42    503s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:16:42    503s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2196.0MB) @(0:08:23 - 0:08:24).
[01/21 02:16:42    503s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:16:42    503s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2196.0MB
[01/21 02:16:42    503s] Statistics of distance of Instance movement in refine placement:
[01/21 02:16:42    503s]   maximum (X+Y) =         0.00 um
[01/21 02:16:42    503s]   mean    (X+Y) =         0.00 um
[01/21 02:16:42    503s] Summary Report:
[01/21 02:16:42    503s] Instances move: 0 (out of 10065 movable)
[01/21 02:16:42    503s] Instances flipped: 0
[01/21 02:16:42    503s] Mean displacement: 0.00 um
[01/21 02:16:42    503s] Max displacement: 0.00 um 
[01/21 02:16:42    503s] Total instances moved : 0
[01/21 02:16:42    503s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.340, REAL:0.325, MEM:2196.0M, EPOCH TIME: 1705796202.029675
[01/21 02:16:42    503s] Total net bbox length = 1.680e+05 (7.832e+04 8.967e+04) (ext = 1.116e+04)
[01/21 02:16:42    503s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2196.0MB
[01/21 02:16:42    503s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2196.0MB) @(0:08:23 - 0:08:24).
[01/21 02:16:42    503s] *** Finished refinePlace (0:08:24 mem=2196.0M) ***
[01/21 02:16:42    503s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.13
[01/21 02:16:42    503s] OPERPROF: Finished RefinePlace at level 1, CPU:0.360, REAL:0.346, MEM:2196.0M, EPOCH TIME: 1705796202.035362
[01/21 02:16:42    503s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2196.0M, EPOCH TIME: 1705796202.035456
[01/21 02:16:42    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10065).
[01/21 02:16:42    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:42    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:42    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:42    503s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.050, MEM:2196.0M, EPOCH TIME: 1705796202.085294
[01/21 02:16:42    503s]     ClockRefiner summary
[01/21 02:16:42    503s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2003).
[01/21 02:16:42    503s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 42).
[01/21 02:16:42    503s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1961).
[01/21 02:16:42    503s]     Restoring pStatusCts on 42 clock instances.
[01/21 02:16:42    503s]     Revert refine place priority changes on 0 instances.
[01/21 02:16:42    503s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.4)
[01/21 02:16:42    503s]     Set dirty flag on 1 instances, 2 nets
[01/21 02:16:42    503s]   PostConditioning done.
[01/21 02:16:42    503s] Net route status summary:
[01/21 02:16:42    503s]   Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=43, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:16:42    503s]   Non-clock: 11071 (unrouted=186, trialRouted=10885, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:16:42    503s]   Update timing and DAG stats after post-conditioning...
[01/21 02:16:42    503s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:16:42    503s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/21 02:16:42    503s] End AAE Lib Interpolated Model. (MEM=2196.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:16:42    504s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:42    504s]   Clock DAG stats after post-conditioning:
[01/21 02:16:42    504s]     cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[01/21 02:16:42    504s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:42    504s]     misc counts      : r=1, pp=0
[01/21 02:16:42    504s]     cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
[01/21 02:16:42    504s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/21 02:16:42    504s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:42    504s]     wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.597pF, total=0.661pF
[01/21 02:16:42    504s]     wire lengths     : top=0.000um, trunk=785.700um, leaf=7328.830um, total=8114.530um
[01/21 02:16:42    504s]     hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.720um, total=3043.380um
[01/21 02:16:42    504s]   Clock DAG net violations after post-conditioning:
[01/21 02:16:42    504s]     Remaining Transition : {count=4, worst=[0.005ns, 0.004ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.013ns
[01/21 02:16:42    504s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[01/21 02:16:42    504s]     Trunk : target=0.200ns count=4 avg=0.177ns sd=0.010ns min=0.163ns max=0.185ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:16:42    504s]     Leaf  : target=0.200ns count=39 avg=0.178ns sd=0.027ns min=0.112ns max=0.205ns {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:16:42    504s]   Clock DAG library cell distribution after post-conditioning {count}:
[01/21 02:16:42    504s]      Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
[01/21 02:16:42    504s]   Clock DAG hash after post-conditioning: 6615105268357429073 13095759733866887868
[01/21 02:16:42    504s]   CTS services accumulated run-time stats after post-conditioning:
[01/21 02:16:42    504s]     delay calculator: calls=11998, total_wall_time=0.633s, mean_wall_time=0.053ms
[01/21 02:16:42    504s]     legalizer: calls=3441, total_wall_time=0.073s, mean_wall_time=0.021ms
[01/21 02:16:42    504s]     steiner router: calls=9573, total_wall_time=1.912s, mean_wall_time=0.200ms
[01/21 02:16:42    504s]   Primary reporting skew groups after post-conditioning:
[01/21 02:16:42    504s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
[01/21 02:16:42    504s]         min path sink: cpuregs_reg[2][10]/CK
[01/21 02:16:42    504s]         max path sink: decoder_pseudo_trigger_reg/CK
[01/21 02:16:42    504s]   Skew group summary after post-conditioning:
[01/21 02:16:42    504s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
[01/21 02:16:42    504s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.9 real=0:00:01.9)
[01/21 02:16:42    504s]   Setting CTS place status to fixed for clock tree and sinks.
[01/21 02:16:42    504s]   numClockCells = 44, numClockCellsFixed = 44, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/21 02:16:42    504s]   Post-balance tidy up or trial balance steps...
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Clock DAG stats at end of CTS:
[01/21 02:16:42    504s]   ==============================
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   ---------------------------------------------------------
[01/21 02:16:42    504s]   Cell type                 Count    Area       Capacitance
[01/21 02:16:42    504s]   ---------------------------------------------------------
[01/21 02:16:42    504s]   Buffers                    42      100.206       0.016
[01/21 02:16:42    504s]   Inverters                   0        0.000       0.000
[01/21 02:16:42    504s]   Integrated Clock Gates      0        0.000       0.000
[01/21 02:16:42    504s]   Discrete Clock Gates        0        0.000       0.000
[01/21 02:16:42    504s]   Clock Logic                 0        0.000       0.000
[01/21 02:16:42    504s]   All                        42      100.206       0.016
[01/21 02:16:42    504s]   ---------------------------------------------------------
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Clock DAG sink counts at end of CTS:
[01/21 02:16:42    504s]   ====================================
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   -------------------------
[01/21 02:16:42    504s]   Sink type           Count
[01/21 02:16:42    504s]   -------------------------
[01/21 02:16:42    504s]   Regular             1961
[01/21 02:16:42    504s]   Enable Latch           0
[01/21 02:16:42    504s]   Load Capacitance       0
[01/21 02:16:42    504s]   Antenna Diode          0
[01/21 02:16:42    504s]   Node Sink              0
[01/21 02:16:42    504s]   Total               1961
[01/21 02:16:42    504s]   -------------------------
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Clock DAG wire lengths at end of CTS:
[01/21 02:16:42    504s]   =====================================
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   --------------------
[01/21 02:16:42    504s]   Type     Wire Length
[01/21 02:16:42    504s]   --------------------
[01/21 02:16:42    504s]   Top          0.000
[01/21 02:16:42    504s]   Trunk      785.700
[01/21 02:16:42    504s]   Leaf      7328.830
[01/21 02:16:42    504s]   Total     8114.530
[01/21 02:16:42    504s]   --------------------
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Clock DAG hp wire lengths at end of CTS:
[01/21 02:16:42    504s]   ========================================
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   -----------------------
[01/21 02:16:42    504s]   Type     hp Wire Length
[01/21 02:16:42    504s]   -----------------------
[01/21 02:16:42    504s]   Top            0.000
[01/21 02:16:42    504s]   Trunk        416.660
[01/21 02:16:42    504s]   Leaf        2626.720
[01/21 02:16:42    504s]   Total       3043.380
[01/21 02:16:42    504s]   -----------------------
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Clock DAG capacitances at end of CTS:
[01/21 02:16:42    504s]   =====================================
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   --------------------------------
[01/21 02:16:42    504s]   Type     Gate     Wire     Total
[01/21 02:16:42    504s]   --------------------------------
[01/21 02:16:42    504s]   Top      0.000    0.000    0.000
[01/21 02:16:42    504s]   Trunk    0.016    0.065    0.081
[01/21 02:16:42    504s]   Leaf     0.413    0.597    1.009
[01/21 02:16:42    504s]   Total    0.429    0.661    1.090
[01/21 02:16:42    504s]   --------------------------------
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Clock DAG sink capacitances at end of CTS:
[01/21 02:16:42    504s]   ==========================================
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   -----------------------------------------------
[01/21 02:16:42    504s]   Total    Average    Std. Dev.    Min      Max
[01/21 02:16:42    504s]   -----------------------------------------------
[01/21 02:16:42    504s]   0.413     0.000       0.000      0.000    0.000
[01/21 02:16:42    504s]   -----------------------------------------------
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Clock DAG net violations at end of CTS:
[01/21 02:16:42    504s]   =======================================
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   -------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[01/21 02:16:42    504s]   -------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   Remaining Transition    ns         4       0.003       0.002      0.013    [0.005, 0.004, 0.002, 0.001]
[01/21 02:16:42    504s]   -------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Clock DAG primary half-corner transition distribution at end of CTS:
[01/21 02:16:42    504s]   ====================================================================
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[01/21 02:16:42    504s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   Trunk       0.200       4       0.177       0.010      0.163    0.185    {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}                                        -
[01/21 02:16:42    504s]   Leaf        0.200      39       0.178       0.027      0.112    0.205    {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns}    {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:16:42    504s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Clock DAG library cell distribution at end of CTS:
[01/21 02:16:42    504s]   ==================================================
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   -----------------------------------------
[01/21 02:16:42    504s]   Name        Type      Inst     Inst Area 
[01/21 02:16:42    504s]                         Count    (um^2)
[01/21 02:16:42    504s]   -----------------------------------------
[01/21 02:16:42    504s]   CLKBUFX4    buffer     41        98.154
[01/21 02:16:42    504s]   CLKBUFX3    buffer      1         2.052
[01/21 02:16:42    504s]   -----------------------------------------
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Clock DAG hash at end of CTS: 6615105268357429073 13095759733866887868
[01/21 02:16:42    504s]   CTS services accumulated run-time stats at end of CTS:
[01/21 02:16:42    504s]     delay calculator: calls=11998, total_wall_time=0.633s, mean_wall_time=0.053ms
[01/21 02:16:42    504s]     legalizer: calls=3441, total_wall_time=0.073s, mean_wall_time=0.021ms
[01/21 02:16:42    504s]     steiner router: calls=9573, total_wall_time=1.912s, mean_wall_time=0.200ms
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Primary reporting skew groups summary at end of CTS:
[01/21 02:16:42    504s]   ====================================================
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/21 02:16:42    504s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.400     0.443     0.043       0.200         0.003           0.002           0.428        0.011     100% {0.400, 0.443}
[01/21 02:16:42    504s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Skew group summary at end of CTS:
[01/21 02:16:42    504s]   =================================
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/21 02:16:42    504s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.400     0.443     0.043       0.200         0.003           0.002           0.428        0.011     100% {0.400, 0.443}
[01/21 02:16:42    504s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Found a total of 232 clock tree pins with a slew violation.
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Slew violation summary across all clock trees - Top 10 violating pins:
[01/21 02:16:42    504s]   ======================================================================
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Target and measured clock slews (in ns):
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   -------------------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
[01/21 02:16:42    504s]                                           amount     target  achieved  touch  net?   source    
[01/21 02:16:42    504s]                                                                        net?                    
[01/21 02:16:42    504s]   -------------------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  reg_op2_reg[22]/CK
[01/21 02:16:42    504s]   default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  reg_op2_reg[24]/CK
[01/21 02:16:42    504s]   default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  reg_op2_reg[25]/CK
[01/21 02:16:42    504s]   default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  reg_op2_reg[26]/CK
[01/21 02:16:42    504s]   default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  reg_op2_reg[27]/CK
[01/21 02:16:42    504s]   default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  cpuregs_reg[29][22]/CK
[01/21 02:16:42    504s]   default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  cpuregs_reg[29][24]/CK
[01/21 02:16:42    504s]   default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  cpuregs_reg[29][26]/CK
[01/21 02:16:42    504s]   default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  cpuregs_reg[29][29]/CK
[01/21 02:16:42    504s]   default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  CTS_ccl_a_buf_00021/Y
[01/21 02:16:42    504s]   -------------------------------------------------------------------------------------------------------------------
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Target sources:
[01/21 02:16:42    504s]   auto extracted - target was extracted from SDC.
[01/21 02:16:42    504s]   auto computed - target was computed when balancing trees.
[01/21 02:16:42    504s]   explicit - target is explicitly set via target_max_trans property.
[01/21 02:16:42    504s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[01/21 02:16:42    504s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Found 0 pins on nets marked dont_touch that have slew violations.
[01/21 02:16:42    504s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[01/21 02:16:42    504s]   Found 0 pins on nets marked ideal_network that have slew violations.
[01/21 02:16:42    504s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   
[01/21 02:16:42    504s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:16:42    504s] Synthesizing clock trees done.
[01/21 02:16:42    504s] Tidy Up And Update Timing...
[01/21 02:16:42    504s] External - Set all clocks to propagated mode...
[01/21 02:16:42    504s] Innovus updating I/O latencies
[01/21 02:16:43    505s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 02:16:43    505s] #################################################################################
[01/21 02:16:43    505s] # Design Stage: PreRoute
[01/21 02:16:43    505s] # Design Name: picorv32
[01/21 02:16:43    505s] # Design Mode: 45nm
[01/21 02:16:43    505s] # Analysis Mode: MMMC Non-OCV 
[01/21 02:16:43    505s] # Parasitics Mode: No SPEF/RCDB 
[01/21 02:16:43    505s] # Signoff Settings: SI Off 
[01/21 02:16:43    505s] #################################################################################
[01/21 02:16:43    505s] Calculate delays in Single mode...
[01/21 02:16:43    505s] Topological Sorting (REAL = 0:00:00.0, MEM = 2247.5M, InitMEM = 2247.5M)
[01/21 02:16:43    505s] Start delay calculation (fullDC) (1 T). (MEM=2247.51)
[01/21 02:16:44    505s] End AAE Lib Interpolated Model. (MEM=2259.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:16:44    506s] Total number of fetched objects 10972
[01/21 02:16:44    506s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/21 02:16:44    506s] End delay calculation. (MEM=2282.71 CPU=0:00:00.3 REAL=0:00:00.0)
[01/21 02:16:44    506s] End delay calculation (fullDC). (MEM=2282.71 CPU=0:00:00.9 REAL=0:00:01.0)
[01/21 02:16:44    506s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 2282.7M) ***
[01/21 02:16:45    506s] Setting all clocks to propagated mode.
[01/21 02:16:45    506s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.6 real=0:00:02.6)
[01/21 02:16:45    506s] Clock DAG stats after update timingGraph:
[01/21 02:16:45    506s]   cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[01/21 02:16:45    506s]   sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:16:45    506s]   misc counts      : r=1, pp=0
[01/21 02:16:45    506s]   cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
[01/21 02:16:45    506s]   cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/21 02:16:45    506s]   sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:16:45    506s]   wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.597pF, total=0.661pF
[01/21 02:16:45    506s]   wire lengths     : top=0.000um, trunk=785.700um, leaf=7328.830um, total=8114.530um
[01/21 02:16:45    506s]   hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.720um, total=3043.380um
[01/21 02:16:45    506s] Clock DAG net violations after update timingGraph:
[01/21 02:16:45    506s]   Remaining Transition : {count=4, worst=[0.005ns, 0.004ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.013ns
[01/21 02:16:45    506s] Clock DAG primary half-corner transition distribution after update timingGraph:
[01/21 02:16:45    506s]   Trunk : target=0.200ns count=4 avg=0.177ns sd=0.010ns min=0.163ns max=0.185ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:16:45    506s]   Leaf  : target=0.200ns count=39 avg=0.178ns sd=0.027ns min=0.112ns max=0.205ns {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:16:45    506s] Clock DAG library cell distribution after update timingGraph {count}:
[01/21 02:16:45    506s]    Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
[01/21 02:16:45    506s] Clock DAG hash after update timingGraph: 6615105268357429073 13095759733866887868
[01/21 02:16:45    506s] CTS services accumulated run-time stats after update timingGraph:
[01/21 02:16:45    506s]   delay calculator: calls=11998, total_wall_time=0.633s, mean_wall_time=0.053ms
[01/21 02:16:45    506s]   legalizer: calls=3441, total_wall_time=0.073s, mean_wall_time=0.021ms
[01/21 02:16:45    506s]   steiner router: calls=9573, total_wall_time=1.912s, mean_wall_time=0.200ms
[01/21 02:16:45    506s] Primary reporting skew groups after update timingGraph:
[01/21 02:16:45    506s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
[01/21 02:16:45    506s]       min path sink: cpuregs_reg[2][10]/CK
[01/21 02:16:45    506s]       max path sink: decoder_pseudo_trigger_reg/CK
[01/21 02:16:45    506s] Skew group summary after update timingGraph:
[01/21 02:16:45    506s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
[01/21 02:16:45    506s] Logging CTS constraint violations...
[01/21 02:16:45    506s]   Clock tree clk has 4 slew violations.
[01/21 02:16:45    506s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell CTS_ccl_a_buf_00021 (a lib_cell CLKBUFX4) at (179.200,194.560), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00021/Y with a slew time target of 0.200ns. Achieved a slew time of 0.205ns.
[01/21 02:16:45    506s] 
[01/21 02:16:45    506s] Type 'man IMPCCOPT-1007' for more detail.
[01/21 02:16:45    506s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 55 slew violations below cell CTS_ccl_a_buf_00002 (a lib_cell CLKBUFX4) at (127.600,50.920), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00002/Y with a slew time target of 0.200ns. Achieved a slew time of 0.204ns.
[01/21 02:16:45    506s] 
[01/21 02:16:45    506s] Type 'man IMPCCOPT-1007' for more detail.
[01/21 02:16:45    506s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00027 (a lib_cell CLKBUFX4) at (186.200,47.500), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00027/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.
[01/21 02:16:45    506s] 
[01/21 02:16:45    506s] Type 'man IMPCCOPT-1007' for more detail.
[01/21 02:16:45    506s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 57 slew violations below cell CTS_ccl_a_buf_00017 (a lib_cell CLKBUFX4) at (104.000,97.090), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00017/Y with a slew time target of 0.200ns. Achieved a slew time of 0.201ns.
[01/21 02:16:45    506s] 
[01/21 02:16:45    506s] Type 'man IMPCCOPT-1007' for more detail.
[01/21 02:16:45    506s] Logging CTS constraint violations done.
[01/21 02:16:45    506s] Tidy Up And Update Timing done. (took cpu=0:00:02.7 real=0:00:02.7)
[01/21 02:16:45    506s] Runtime done. (took cpu=0:00:56.0 real=0:00:56.1)
[01/21 02:16:45    506s] Runtime Report Coverage % = 97.8
[01/21 02:16:45    506s] Runtime Summary
[01/21 02:16:45    506s] ===============
[01/21 02:16:45    506s] Clock Runtime:  (39%) Core CTS          21.43 (Init 2.27, Construction 3.90, Implementation 10.50, eGRPC 2.09, PostConditioning 1.42, Other 1.24)
[01/21 02:16:45    506s] Clock Runtime:  (49%) CTS services      27.10 (RefinePlace 1.89, EarlyGlobalClock 1.10, NanoRoute 23.38, ExtractRC 0.73, TimingAnalysis 0.00)
[01/21 02:16:45    506s] Clock Runtime:  (11%) Other CTS          6.32 (Init 1.48, CongRepair/EGR-DP 2.25, TimingUpdate 2.59, Other 0.00)
[01/21 02:16:45    506s] Clock Runtime: (100%) Total             54.84
[01/21 02:16:45    506s] 
[01/21 02:16:45    506s] 
[01/21 02:16:45    506s] Runtime Summary:
[01/21 02:16:45    506s] ================
[01/21 02:16:45    506s] 
[01/21 02:16:45    506s] --------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:45    506s] wall   % time  children  called  name
[01/21 02:16:45    506s] --------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:45    506s] 56.07  100.00   56.07      0       
[01/21 02:16:45    506s] 56.07  100.00   54.84      1     Runtime
[01/21 02:16:45    506s]  0.20    0.36    0.20      1     CCOpt::Phase::Initialization
[01/21 02:16:45    506s]  0.20    0.36    0.20      1       Check Prerequisites
[01/21 02:16:45    506s]  0.20    0.36    0.00      1         Leaving CCOpt scope - CheckPlace
[01/21 02:16:45    506s]  3.46    6.17    3.43      1     CCOpt::Phase::PreparingToBalance
[01/21 02:16:45    506s]  0.01    0.02    0.00      1       Leaving CCOpt scope - Initializing power interface
[01/21 02:16:45    506s]  1.27    2.27    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[01/21 02:16:45    506s]  0.27    0.49    0.22      1       Legalization setup
[01/21 02:16:45    506s]  0.17    0.31    0.00      2         Leaving CCOpt scope - Initializing placement interface
[01/21 02:16:45    506s]  0.05    0.09    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/21 02:16:45    506s]  1.88    3.35    0.00      1       Validating CTS configuration
[01/21 02:16:45    506s]  0.00    0.00    0.00      1         Checking module port directions
[01/21 02:16:45    506s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[01/21 02:16:45    506s]  0.10    0.17    0.08      1     Preparing To Balance
[01/21 02:16:45    506s]  0.04    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/21 02:16:45    506s]  0.04    0.08    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/21 02:16:45    506s]  6.68   11.91    6.68      1     CCOpt::Phase::Construction
[01/21 02:16:45    506s]  4.96    8.85    4.95      1       Stage::Clustering
[01/21 02:16:45    506s]  2.57    4.59    2.51      1         Clustering
[01/21 02:16:45    506s]  0.01    0.02    0.00      1           Initialize for clustering
[01/21 02:16:45    506s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[01/21 02:16:45    506s]  1.62    2.89    0.07      1           Bottom-up phase
[01/21 02:16:45    506s]  0.07    0.12    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/21 02:16:45    506s]  0.88    1.56    0.83      1           Legalizing clock trees
[01/21 02:16:45    506s]  0.66    1.18    0.00      1             Leaving CCOpt scope - ClockRefiner
[01/21 02:16:45    506s]  0.04    0.07    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[01/21 02:16:45    506s]  0.05    0.09    0.00      1             Leaving CCOpt scope - Initializing placement interface
[01/21 02:16:45    506s]  0.08    0.14    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/21 02:16:45    506s]  2.38    4.24    2.24      1         CongRepair After Initial Clustering
[01/21 02:16:45    506s]  1.86    3.32    1.64      1           Leaving CCOpt scope - Early Global Route
[01/21 02:16:45    506s]  0.50    0.89    0.00      1             Early Global Route - eGR only step
[01/21 02:16:45    506s]  1.14    2.04    0.00      1             Congestion Repair
[01/21 02:16:45    506s]  0.25    0.45    0.00      1           Leaving CCOpt scope - extractRC
[01/21 02:16:45    506s]  0.13    0.23    0.00      1           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/21 02:16:45    506s]  0.30    0.54    0.30      1       Stage::DRV Fixing
[01/21 02:16:45    506s]  0.21    0.38    0.00      1         Fixing clock tree slew time and max cap violations
[01/21 02:16:45    506s]  0.09    0.16    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[01/21 02:16:45    506s]  1.42    2.53    1.41      1       Stage::Insertion Delay Reduction
[01/21 02:16:45    506s]  0.04    0.08    0.00      1         Removing unnecessary root buffering
[01/21 02:16:45    506s]  0.04    0.08    0.00      1         Removing unconstrained drivers
[01/21 02:16:45    506s]  0.06    0.11    0.00      1         Reducing insertion delay 1
[01/21 02:16:45    506s]  0.05    0.08    0.00      1         Removing longest path buffering
[01/21 02:16:45    506s]  1.22    2.17    0.00      1         Reducing insertion delay 2
[01/21 02:16:45    506s] 10.60   18.91   10.60      1     CCOpt::Phase::Implementation
[01/21 02:16:45    506s]  0.83    1.48    0.82      1       Stage::Reducing Power
[01/21 02:16:45    506s]  0.10    0.18    0.00      1         Improving clock tree routing
[01/21 02:16:45    506s]  0.64    1.14    0.00      1         Reducing clock tree power 1
[01/21 02:16:45    506s]  0.00    0.01    0.00      2           Legalizing clock trees
[01/21 02:16:45    506s]  0.08    0.14    0.00      1         Reducing clock tree power 2
[01/21 02:16:45    506s]  1.31    2.33    1.23      1       Stage::Balancing
[01/21 02:16:45    506s]  0.78    1.39    0.73      1         Approximately balancing fragments step
[01/21 02:16:45    506s]  0.24    0.43    0.00      1           Resolve constraints - Approximately balancing fragments
[01/21 02:16:45    506s]  0.09    0.15    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[01/21 02:16:45    506s]  0.07    0.13    0.00      1           Moving gates to improve sub-tree skew
[01/21 02:16:45    506s]  0.26    0.47    0.00      1           Approximately balancing fragments bottom up
[01/21 02:16:45    506s]  0.07    0.12    0.00      1           Approximately balancing fragments, wire and cell delays
[01/21 02:16:45    506s]  0.09    0.17    0.00      1         Improving fragments clock skew
[01/21 02:16:45    506s]  0.22    0.40    0.18      1         Approximately balancing step
[01/21 02:16:45    506s]  0.12    0.21    0.00      1           Resolve constraints - Approximately balancing
[01/21 02:16:45    506s]  0.06    0.11    0.00      1           Approximately balancing, wire and cell delays
[01/21 02:16:45    506s]  0.05    0.09    0.00      1         Fixing clock tree overload
[01/21 02:16:45    506s]  0.08    0.15    0.00      1         Approximately balancing paths
[01/21 02:16:45    506s]  8.31   14.82    8.22      1       Stage::Polishing
[01/21 02:16:45    506s]  0.12    0.21    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/21 02:16:45    506s]  0.04    0.08    0.00      1         Merging balancing drivers for power
[01/21 02:16:45    506s]  0.09    0.15    0.00      1         Improving clock skew
[01/21 02:16:45    506s]  5.33    9.51    5.22      1         Moving gates to reduce wire capacitance
[01/21 02:16:45    506s]  0.06    0.11    0.00      2           Artificially removing short and long paths
[01/21 02:16:45    506s]  0.78    1.39    0.01      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[01/21 02:16:45    506s]  0.01    0.01    0.00      1             Legalizing clock trees
[01/21 02:16:45    506s]  2.54    4.53    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[01/21 02:16:45    506s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/21 02:16:45    506s]  0.34    0.60    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[01/21 02:16:45    506s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/21 02:16:45    506s]  1.51    2.70    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[01/21 02:16:45    506s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/21 02:16:45    506s]  0.30    0.53    0.02      1         Reducing clock tree power 3
[01/21 02:16:45    506s]  0.02    0.03    0.00      1           Artificially removing short and long paths
[01/21 02:16:45    506s]  0.00    0.00    0.00      1           Legalizing clock trees
[01/21 02:16:45    506s]  0.07    0.13    0.00      1         Improving insertion delay
[01/21 02:16:45    506s]  2.27    4.05    2.13      1         Wire Opt OverFix
[01/21 02:16:45    506s]  2.09    3.73    2.03      1           Wire Reduction extra effort
[01/21 02:16:45    506s]  0.03    0.06    0.00      1             Artificially removing short and long paths
[01/21 02:16:45    506s]  0.02    0.03    0.00      1             Global shorten wires A0
[01/21 02:16:45    506s]  1.60    2.85    0.00      2             Move For Wirelength - core
[01/21 02:16:45    506s]  0.01    0.02    0.00      1             Global shorten wires A1
[01/21 02:16:45    506s]  0.23    0.40    0.00      1             Global shorten wires B
[01/21 02:16:45    506s]  0.15    0.27    0.00      1             Move For Wirelength - branch
[01/21 02:16:45    506s]  0.03    0.06    0.03      1           Optimizing orientation
[01/21 02:16:45    506s]  0.03    0.06    0.00      1             FlipOpt
[01/21 02:16:45    506s]  0.15    0.27    0.13      1       Stage::Updating netlist
[01/21 02:16:45    506s]  0.03    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/21 02:16:45    506s]  0.10    0.18    0.00      1         Leaving CCOpt scope - ClockRefiner
[01/21 02:16:45    506s]  3.40    6.06    3.06      1     CCOpt::Phase::eGRPC
[01/21 02:16:45    506s]  0.44    0.79    0.38      1       Leaving CCOpt scope - Routing Tools
[01/21 02:16:45    506s]  0.38    0.68    0.00      1         Early Global Route - eGR only step
[01/21 02:16:45    506s]  0.24    0.43    0.00      1       Leaving CCOpt scope - extractRC
[01/21 02:16:45    506s]  0.07    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/21 02:16:45    506s]  0.13    0.23    0.13      1       Reset bufferability constraints
[01/21 02:16:45    506s]  0.13    0.23    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/21 02:16:45    506s]  0.08    0.14    0.03      1       eGRPC Moving buffers
[01/21 02:16:45    506s]  0.03    0.05    0.00      1         Violation analysis
[01/21 02:16:45    506s]  0.14    0.25    0.02      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[01/21 02:16:45    506s]  0.02    0.03    0.00      1         Artificially removing long paths
[01/21 02:16:45    506s]  0.11    0.20    0.00      1       eGRPC Fixing DRVs
[01/21 02:16:45    506s]  0.03    0.05    0.00      1       Reconnecting optimized routes
[01/21 02:16:45    506s]  0.02    0.04    0.00      1       Violation analysis
[01/21 02:16:45    506s]  1.06    1.89    0.00      1       Moving clock insts towards fanout
[01/21 02:16:45    506s]  0.01    0.02    0.00      1       Cloning clock nodes to reduce slew violations.
[01/21 02:16:45    506s]  0.04    0.08    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/21 02:16:45    506s]  0.69    1.23    0.00      1       Leaving CCOpt scope - ClockRefiner
[01/21 02:16:45    506s] 25.74   45.91   25.60      1     CCOpt::Phase::Routing
[01/21 02:16:45    506s] 25.24   45.01   25.00      1       Leaving CCOpt scope - Routing Tools
[01/21 02:16:45    506s]  0.52    0.92    0.00      1         Early Global Route - eGR->Nr High Frequency step
[01/21 02:16:45    506s] 23.38   41.69    0.00      1         NanoRoute
[01/21 02:16:45    506s]  1.11    1.97    0.00      1         Route Remaining Unrouted Nets
[01/21 02:16:45    506s]  0.24    0.43    0.00      1       Leaving CCOpt scope - extractRC
[01/21 02:16:45    506s]  0.13    0.23    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/21 02:16:45    506s]  1.86    3.31    1.69      1     CCOpt::Phase::PostConditioning
[01/21 02:16:45    506s]  0.08    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/21 02:16:45    506s]  0.00    0.00    0.00      1       Reset bufferability constraints
[01/21 02:16:45    506s]  0.15    0.26    0.00      1       PostConditioning Upsizing To Fix DRVs
[01/21 02:16:45    506s]  0.18    0.32    0.00      1       Recomputing CTS skew targets
[01/21 02:16:45    506s]  0.20    0.37    0.00      1       PostConditioning Fixing DRVs
[01/21 02:16:45    506s]  0.43    0.77    0.00      1       Buffering to fix DRVs
[01/21 02:16:45    506s]  0.04    0.07    0.00      1       PostConditioning Fixing Skew by cell sizing
[01/21 02:16:45    506s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[01/21 02:16:45    506s]  0.03    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/21 02:16:45    506s]  0.44    0.79    0.00      1       Leaving CCOpt scope - ClockRefiner
[01/21 02:16:45    506s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[01/21 02:16:45    506s]  0.12    0.22    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/21 02:16:45    506s]  0.10    0.18    0.00      1     Post-balance tidy up or trial balance steps
[01/21 02:16:45    506s]  2.70    4.82    2.59      1     Tidy Up And Update Timing
[01/21 02:16:45    506s]  2.59    4.62    0.00      1       External - Set all clocks to propagated mode
[01/21 02:16:45    506s] --------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:16:45    506s] 
[01/21 02:16:45    506s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/21 02:16:45    506s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:54.6/0:00:54.7 (1.0), totSession cpu/real = 0:08:26.9/0:18:04.7 (0.5), mem = 2263.7M
[01/21 02:16:45    506s] 
[01/21 02:16:45    506s] =============================================================================================
[01/21 02:16:45    506s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.35-s114_1
[01/21 02:16:45    506s] =============================================================================================
[01/21 02:16:45    506s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:16:45    506s] ---------------------------------------------------------------------------------------------
[01/21 02:16:45    506s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:16:45    506s] [ IncrReplace            ]      1   0:00:01.1  (   2.1 % )     0:00:01.1 /  0:00:01.1    1.0
[01/21 02:16:45    506s] [ EarlyGlobalRoute       ]      5   0:00:03.4  (   6.3 % )     0:00:03.4 /  0:00:03.4    1.0
[01/21 02:16:45    506s] [ DetailRoute            ]      1   0:00:13.5  (  24.6 % )     0:00:13.5 /  0:00:13.5    1.0
[01/21 02:16:45    506s] [ ExtractRC              ]      3   0:00:00.7  (   1.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/21 02:16:45    506s] [ FullDelayCalc          ]      1   0:00:01.5  (   2.8 % )     0:00:01.5 /  0:00:01.5    1.0
[01/21 02:16:45    506s] [ MISC                   ]          0:00:34.4  (  62.9 % )     0:00:34.4 /  0:00:34.4    1.0
[01/21 02:16:45    506s] ---------------------------------------------------------------------------------------------
[01/21 02:16:45    506s]  CTS #1 TOTAL                       0:00:54.7  ( 100.0 % )     0:00:54.7 /  0:00:54.6    1.0
[01/21 02:16:45    506s] ---------------------------------------------------------------------------------------------
[01/21 02:16:45    506s] 
[01/21 02:16:45    506s] Synthesizing clock trees with CCOpt done.
[01/21 02:16:45    506s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/21 02:16:45    506s] Type 'man IMPSP-9025' for more detail.
[01/21 02:16:45    506s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1741.8M, totSessionCpu=0:08:27 **
[01/21 02:16:45    506s] GigaOpt running with 1 threads.
[01/21 02:16:45    506s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:26.9/0:18:04.7 (0.5), mem = 2177.7M
[01/21 02:16:45    506s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/21 02:16:45    506s] Need call spDPlaceInit before registerPrioInstLoc.
[01/21 02:16:45    506s] OPERPROF: Starting DPlace-Init at level 1, MEM:2177.7M, EPOCH TIME: 1705796205.216728
[01/21 02:16:45    506s] Processing tracks to init pin-track alignment.
[01/21 02:16:45    506s] z: 2, totalTracks: 1
[01/21 02:16:45    506s] z: 4, totalTracks: 1
[01/21 02:16:45    506s] z: 6, totalTracks: 1
[01/21 02:16:45    506s] z: 8, totalTracks: 1
[01/21 02:16:45    506s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:16:45    506s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2177.7M, EPOCH TIME: 1705796205.229586
[01/21 02:16:45    506s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:45    506s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:45    507s] 
[01/21 02:16:45    507s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:45    507s] OPERPROF:     Starting CMU at level 3, MEM:2177.7M, EPOCH TIME: 1705796205.281116
[01/21 02:16:45    507s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2177.7M, EPOCH TIME: 1705796205.282745
[01/21 02:16:45    507s] 
[01/21 02:16:45    507s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:16:45    507s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.057, MEM:2177.7M, EPOCH TIME: 1705796205.286654
[01/21 02:16:45    507s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2177.7M, EPOCH TIME: 1705796205.286749
[01/21 02:16:45    507s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2177.7M, EPOCH TIME: 1705796205.286829
[01/21 02:16:45    507s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2177.7MB).
[01/21 02:16:45    507s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.072, MEM:2177.7M, EPOCH TIME: 1705796205.289093
[01/21 02:16:45    507s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2177.7M, EPOCH TIME: 1705796205.289197
[01/21 02:16:45    507s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:16:45    507s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:45    507s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:45    507s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:45    507s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.053, MEM:2177.7M, EPOCH TIME: 1705796205.342524
[01/21 02:16:45    507s] 
[01/21 02:16:45    507s] Creating Lib Analyzer ...
[01/21 02:16:45    507s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/21 02:16:45    507s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/21 02:16:45    507s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:16:45    507s] 
[01/21 02:16:45    507s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:16:46    508s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:28 mem=2201.7M
[01/21 02:16:46    508s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:28 mem=2201.7M
[01/21 02:16:46    508s] Creating Lib Analyzer, finished. 
[01/21 02:16:46    508s] Effort level <high> specified for reg2reg path_group
[01/21 02:16:46    508s] Processing average sequential pin duty cycle 
[01/21 02:16:46    508s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1750.2M, totSessionCpu=0:08:29 **
[01/21 02:16:46    508s] *** optDesign -postCTS ***
[01/21 02:16:46    508s] DRC Margin: user margin 0.0; extra margin 0.2
[01/21 02:16:46    508s] Hold Target Slack: user slack 0
[01/21 02:16:46    508s] Setup Target Slack: user slack 0; extra slack 0.0
[01/21 02:16:46    508s] setUsefulSkewMode -ecoRoute false
[01/21 02:16:46    508s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2203.7M, EPOCH TIME: 1705796206.813977
[01/21 02:16:46    508s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:46    508s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:46    508s] 
[01/21 02:16:46    508s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:46    508s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:2203.7M, EPOCH TIME: 1705796206.843361
[01/21 02:16:46    508s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:16:46    508s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:46    508s] Multi-VT timing optimization disabled based on library information.
[01/21 02:16:46    508s] 
[01/21 02:16:46    508s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:16:46    508s] Deleting Lib Analyzer.
[01/21 02:16:46    508s] 
[01/21 02:16:46    508s] TimeStamp Deleting Cell Server End ...
[01/21 02:16:46    508s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/21 02:16:46    508s] 
[01/21 02:16:46    508s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:16:46    508s] Summary for sequential cells identification: 
[01/21 02:16:46    508s]   Identified SBFF number: 104
[01/21 02:16:46    508s]   Identified MBFF number: 0
[01/21 02:16:46    508s]   Identified SB Latch number: 0
[01/21 02:16:46    508s]   Identified MB Latch number: 0
[01/21 02:16:46    508s]   Not identified SBFF number: 16
[01/21 02:16:46    508s]   Not identified MBFF number: 0
[01/21 02:16:46    508s]   Not identified SB Latch number: 0
[01/21 02:16:46    508s]   Not identified MB Latch number: 0
[01/21 02:16:46    508s]   Number of sequential cells which are not FFs: 32
[01/21 02:16:46    508s]  Visiting view : default_emulate_view
[01/21 02:16:46    508s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:16:46    508s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:16:46    508s]  Visiting view : default_emulate_view
[01/21 02:16:46    508s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:16:46    508s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:16:46    508s] TLC MultiMap info (StdDelay):
[01/21 02:16:46    508s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:16:46    508s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:16:46    508s]  Setting StdDelay to: 38ps
[01/21 02:16:46    508s] 
[01/21 02:16:46    508s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:16:46    508s] 
[01/21 02:16:46    508s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:16:46    508s] 
[01/21 02:16:46    508s] TimeStamp Deleting Cell Server End ...
[01/21 02:16:46    508s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2203.7M, EPOCH TIME: 1705796206.924740
[01/21 02:16:46    508s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:46    508s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:46    508s] All LLGs are deleted
[01/21 02:16:46    508s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:46    508s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:46    508s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2203.7M, EPOCH TIME: 1705796206.924853
[01/21 02:16:46    508s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2203.7M, EPOCH TIME: 1705796206.924914
[01/21 02:16:46    508s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2195.7M, EPOCH TIME: 1705796206.925738
[01/21 02:16:46    508s] Start to check current routing status for nets...
[01/21 02:16:46    508s] All nets are already routed correctly.
[01/21 02:16:46    508s] End to check current routing status for nets (mem=2195.7M)
[01/21 02:16:46    508s] All LLGs are deleted
[01/21 02:16:46    508s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:46    508s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:46    508s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2195.7M, EPOCH TIME: 1705796206.993741
[01/21 02:16:46    508s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2195.7M, EPOCH TIME: 1705796206.994015
[01/21 02:16:46    508s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2195.7M, EPOCH TIME: 1705796206.996164
[01/21 02:16:46    508s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:46    508s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:46    508s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2195.7M, EPOCH TIME: 1705796206.997572
[01/21 02:16:46    508s] Max number of tech site patterns supported in site array is 256.
[01/21 02:16:46    508s] Core basic site is CoreSite
[01/21 02:16:47    508s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2195.7M, EPOCH TIME: 1705796207.024861
[01/21 02:16:47    508s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:16:47    508s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:16:47    508s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:2195.7M, EPOCH TIME: 1705796207.029547
[01/21 02:16:47    508s] Fast DP-INIT is on for default
[01/21 02:16:47    508s] Atter site array init, number of instance map data is 0.
[01/21 02:16:47    508s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2195.7M, EPOCH TIME: 1705796207.032530
[01/21 02:16:47    508s] 
[01/21 02:16:47    508s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:47    508s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:2195.7M, EPOCH TIME: 1705796207.034543
[01/21 02:16:47    508s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:16:47    508s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:47    508s] Starting delay calculation for Setup views
[01/21 02:16:47    508s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 02:16:47    508s] #################################################################################
[01/21 02:16:47    508s] # Design Stage: PreRoute
[01/21 02:16:47    508s] # Design Name: picorv32
[01/21 02:16:47    508s] # Design Mode: 45nm
[01/21 02:16:47    508s] # Analysis Mode: MMMC Non-OCV 
[01/21 02:16:47    508s] # Parasitics Mode: No SPEF/RCDB 
[01/21 02:16:47    508s] # Signoff Settings: SI Off 
[01/21 02:16:47    508s] #################################################################################
[01/21 02:16:47    509s] Calculate delays in Single mode...
[01/21 02:16:47    509s] Topological Sorting (REAL = 0:00:00.0, MEM = 2193.7M, InitMEM = 2193.7M)
[01/21 02:16:47    509s] Start delay calculation (fullDC) (1 T). (MEM=2193.69)
[01/21 02:16:47    509s] End AAE Lib Interpolated Model. (MEM=2205.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:16:49    511s] Total number of fetched objects 10972
[01/21 02:16:50    511s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/21 02:16:50    511s] End delay calculation. (MEM=2236.89 CPU=0:00:02.2 REAL=0:00:03.0)
[01/21 02:16:50    511s] End delay calculation (fullDC). (MEM=2236.89 CPU=0:00:02.8 REAL=0:00:03.0)
[01/21 02:16:50    511s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 2236.9M) ***
[01/21 02:16:50    512s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:08:32 mem=2236.9M)
[01/21 02:16:51    512s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.620  |  1.103  |  0.620  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2252.2M, EPOCH TIME: 1705796211.185924
[01/21 02:16:51    512s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:51    512s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:51    513s] 
[01/21 02:16:51    513s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:51    513s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.057, MEM:2252.2M, EPOCH TIME: 1705796211.243121
[01/21 02:16:51    513s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:16:51    513s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:51    513s] Density: 71.340%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1762.9M, totSessionCpu=0:08:33 **
[01/21 02:16:51    513s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:08:33.0/0:18:10.8 (0.5), mem = 2205.2M
[01/21 02:16:51    513s] 
[01/21 02:16:51    513s] =============================================================================================
[01/21 02:16:51    513s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.35-s114_1
[01/21 02:16:51    513s] =============================================================================================
[01/21 02:16:51    513s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:16:51    513s] ---------------------------------------------------------------------------------------------
[01/21 02:16:51    513s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:16:51    513s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.5 % )     0:00:04.3 /  0:00:04.3    1.0
[01/21 02:16:51    513s] [ DrvReport              ]      1   0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:16:51    513s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:16:51    513s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  15.3 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:16:51    513s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:16:51    513s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:16:51    513s] [ TimingUpdate           ]      1   0:00:00.6  (  10.4 % )     0:00:03.6 /  0:00:03.6    1.0
[01/21 02:16:51    513s] [ FullDelayCalc          ]      1   0:00:02.9  (  48.3 % )     0:00:02.9 /  0:00:02.9    1.0
[01/21 02:16:51    513s] [ TimingReport           ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:16:51    513s] [ MISC                   ]          0:00:00.9  (  14.1 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:16:51    513s] ---------------------------------------------------------------------------------------------
[01/21 02:16:51    513s]  InitOpt #1 TOTAL                   0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:06.1    1.0
[01/21 02:16:51    513s] ---------------------------------------------------------------------------------------------
[01/21 02:16:51    513s] 
[01/21 02:16:51    513s] ** INFO : this run is activating low effort ccoptDesign flow
[01/21 02:16:51    513s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:16:51    513s] ### Creating PhyDesignMc. totSessionCpu=0:08:33 mem=2205.2M
[01/21 02:16:51    513s] OPERPROF: Starting DPlace-Init at level 1, MEM:2205.2M, EPOCH TIME: 1705796211.257808
[01/21 02:16:51    513s] Processing tracks to init pin-track alignment.
[01/21 02:16:51    513s] z: 2, totalTracks: 1
[01/21 02:16:51    513s] z: 4, totalTracks: 1
[01/21 02:16:51    513s] z: 6, totalTracks: 1
[01/21 02:16:51    513s] z: 8, totalTracks: 1
[01/21 02:16:51    513s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:16:51    513s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2205.2M, EPOCH TIME: 1705796211.273048
[01/21 02:16:51    513s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:51    513s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:51    513s] 
[01/21 02:16:51    513s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:51    513s] 
[01/21 02:16:51    513s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:16:51    513s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:2205.2M, EPOCH TIME: 1705796211.328981
[01/21 02:16:51    513s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2205.2M, EPOCH TIME: 1705796211.329166
[01/21 02:16:51    513s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2205.2M, EPOCH TIME: 1705796211.329252
[01/21 02:16:51    513s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2205.2MB).
[01/21 02:16:51    513s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:2205.2M, EPOCH TIME: 1705796211.331543
[01/21 02:16:51    513s] InstCnt mismatch: prevInstCnt = 10023, ttlInstCnt = 10065
[01/21 02:16:51    513s] TotalInstCnt at PhyDesignMc Initialization: 10065
[01/21 02:16:51    513s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:33 mem=2205.2M
[01/21 02:16:51    513s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2205.2M, EPOCH TIME: 1705796211.354074
[01/21 02:16:51    513s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:16:51    513s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:51    513s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:51    513s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:51    513s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.052, MEM:2205.2M, EPOCH TIME: 1705796211.406434
[01/21 02:16:51    513s] TotalInstCnt at PhyDesignMc Destruction: 10065
[01/21 02:16:51    513s] OPTC: m1 20.0 20.0
[01/21 02:16:51    513s] #optDebug: fT-E <X 2 0 0 1>
[01/21 02:16:51    513s] -congRepairInPostCTS false                 # bool, default=false, private
[01/21 02:16:52    514s] 
[01/21 02:16:52    514s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:16:52    514s] Summary for sequential cells identification: 
[01/21 02:16:52    514s]   Identified SBFF number: 104
[01/21 02:16:52    514s]   Identified MBFF number: 0
[01/21 02:16:52    514s]   Identified SB Latch number: 0
[01/21 02:16:52    514s]   Identified MB Latch number: 0
[01/21 02:16:52    514s]   Not identified SBFF number: 16
[01/21 02:16:52    514s]   Not identified MBFF number: 0
[01/21 02:16:52    514s]   Not identified SB Latch number: 0
[01/21 02:16:52    514s]   Not identified MB Latch number: 0
[01/21 02:16:52    514s]   Number of sequential cells which are not FFs: 32
[01/21 02:16:52    514s]  Visiting view : default_emulate_view
[01/21 02:16:52    514s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/21 02:16:52    514s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:16:52    514s]  Visiting view : default_emulate_view
[01/21 02:16:52    514s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/21 02:16:52    514s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:16:52    514s] TLC MultiMap info (StdDelay):
[01/21 02:16:52    514s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:16:52    514s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/21 02:16:52    514s]  Setting StdDelay to: 41.7ps
[01/21 02:16:52    514s] 
[01/21 02:16:52    514s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:16:52    514s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[01/21 02:16:52    514s] Begin: GigaOpt Route Type Constraints Refinement
[01/21 02:16:52    514s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:34.1/0:18:11.8 (0.5), mem = 2209.2M
[01/21 02:16:52    514s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.19
[01/21 02:16:52    514s] ### Creating RouteCongInterface, started
[01/21 02:16:52    514s] 
[01/21 02:16:52    514s] Creating Lib Analyzer ...
[01/21 02:16:52    514s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:16:52    514s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:16:52    514s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:16:52    514s] 
[01/21 02:16:52    514s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:16:52    514s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:35 mem=2231.2M
[01/21 02:16:52    514s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:35 mem=2231.2M
[01/21 02:16:52    514s] Creating Lib Analyzer, finished. 
[01/21 02:16:52    514s] #optDebug: Start CG creation (mem=2231.2M)
[01/21 02:16:52    514s]  ...initializing CG  maxDriveDist 1527.216500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 152.721500 
[01/21 02:16:53    514s] (cpu=0:00:00.1, mem=2351.5M)
[01/21 02:16:53    514s]  ...processing cgPrt (cpu=0:00:00.1, mem=2351.5M)
[01/21 02:16:53    514s]  ...processing cgEgp (cpu=0:00:00.1, mem=2351.5M)
[01/21 02:16:53    514s]  ...processing cgPbk (cpu=0:00:00.1, mem=2351.5M)
[01/21 02:16:53    514s]  ...processing cgNrb(cpu=0:00:00.1, mem=2351.5M)
[01/21 02:16:53    514s]  ...processing cgObs (cpu=0:00:00.1, mem=2351.5M)
[01/21 02:16:53    514s]  ...processing cgCon (cpu=0:00:00.1, mem=2351.5M)
[01/21 02:16:53    514s]  ...processing cgPdm (cpu=0:00:00.1, mem=2351.5M)
[01/21 02:16:53    514s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2351.5M)
[01/21 02:16:53    514s] {MMLU 43 43 10972}
[01/21 02:16:53    514s] ### Creating LA Mngr. totSessionCpu=0:08:35 mem=2351.5M
[01/21 02:16:53    514s] ### Creating LA Mngr, finished. totSessionCpu=0:08:35 mem=2351.5M
[01/21 02:16:53    514s] 
[01/21 02:16:53    514s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:16:53    514s] 
[01/21 02:16:53    514s] #optDebug: {0, 1.000}
[01/21 02:16:53    514s] ### Creating RouteCongInterface, finished
[01/21 02:16:53    514s] Updated routing constraints on 0 nets.
[01/21 02:16:53    514s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.19
[01/21 02:16:53    514s] Bottom Preferred Layer:
[01/21 02:16:53    514s] +---------------+------------+----------+
[01/21 02:16:53    514s] |     Layer     |    CLK     |   Rule   |
[01/21 02:16:53    514s] +---------------+------------+----------+
[01/21 02:16:53    514s] | Metal5 (z=5)  |         39 | default  |
[01/21 02:16:53    514s] +---------------+------------+----------+
[01/21 02:16:53    514s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/21 02:16:53    514s] +---------------+------------+----------+
[01/21 02:16:53    514s] Via Pillar Rule:
[01/21 02:16:53    514s]     None
[01/21 02:16:53    514s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:08:34.8/0:18:12.6 (0.5), mem = 2351.5M
[01/21 02:16:53    514s] 
[01/21 02:16:53    514s] =============================================================================================
[01/21 02:16:53    514s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.35-s114_1
[01/21 02:16:53    514s] =============================================================================================
[01/21 02:16:53    514s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:16:53    514s] ---------------------------------------------------------------------------------------------
[01/21 02:16:53    514s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  77.4 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:16:53    514s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  21.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/21 02:16:53    514s] [ MISC                   ]          0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.6
[01/21 02:16:53    514s] ---------------------------------------------------------------------------------------------
[01/21 02:16:53    514s]  CongRefineRouteType #1 TOTAL       0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/21 02:16:53    514s] ---------------------------------------------------------------------------------------------
[01/21 02:16:53    514s] 
[01/21 02:16:53    514s] End: GigaOpt Route Type Constraints Refinement
[01/21 02:16:53    514s] *** Starting optimizing excluded clock nets MEM= 2351.5M) ***
[01/21 02:16:53    514s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2351.5M) ***
[01/21 02:16:53    514s] *** Starting optimizing excluded clock nets MEM= 2351.5M) ***
[01/21 02:16:53    514s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2351.5M) ***
[01/21 02:16:53    514s] Info: Done creating the CCOpt slew target map.
[01/21 02:16:53    514s] Begin: GigaOpt high fanout net optimization
[01/21 02:16:53    514s] GigaOpt HFN: use maxLocalDensity 1.2
[01/21 02:16:53    514s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/21 02:16:53    514s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:34.9/0:18:12.6 (0.5), mem = 2351.5M
[01/21 02:16:53    514s] Info: 43 nets with fixed/cover wires excluded.
[01/21 02:16:53    514s] Info: 43 clock nets excluded from IPO operation.
[01/21 02:16:53    514s] Processing average sequential pin duty cycle 
[01/21 02:16:53    514s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.20
[01/21 02:16:53    514s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:16:53    514s] ### Creating PhyDesignMc. totSessionCpu=0:08:35 mem=2351.5M
[01/21 02:16:53    514s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/21 02:16:53    514s] OPERPROF: Starting DPlace-Init at level 1, MEM:2351.5M, EPOCH TIME: 1705796213.149188
[01/21 02:16:53    514s] Processing tracks to init pin-track alignment.
[01/21 02:16:53    514s] z: 2, totalTracks: 1
[01/21 02:16:53    514s] z: 4, totalTracks: 1
[01/21 02:16:53    514s] z: 6, totalTracks: 1
[01/21 02:16:53    514s] z: 8, totalTracks: 1
[01/21 02:16:53    514s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:16:53    514s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2351.5M, EPOCH TIME: 1705796213.157365
[01/21 02:16:53    514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:53    514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:53    514s] 
[01/21 02:16:53    514s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:53    514s] 
[01/21 02:16:53    514s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:16:53    514s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2351.5M, EPOCH TIME: 1705796213.191482
[01/21 02:16:53    514s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2351.5M, EPOCH TIME: 1705796213.191609
[01/21 02:16:53    514s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2351.5M, EPOCH TIME: 1705796213.191659
[01/21 02:16:53    514s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2351.5MB).
[01/21 02:16:53    514s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2351.5M, EPOCH TIME: 1705796213.192973
[01/21 02:16:53    515s] TotalInstCnt at PhyDesignMc Initialization: 10065
[01/21 02:16:53    515s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:35 mem=2351.5M
[01/21 02:16:53    515s] ### Creating RouteCongInterface, started
[01/21 02:16:53    515s] 
[01/21 02:16:53    515s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/21 02:16:53    515s] 
[01/21 02:16:53    515s] #optDebug: {0, 1.000}
[01/21 02:16:53    515s] ### Creating RouteCongInterface, finished
[01/21 02:16:53    515s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:16:53    515s] ### Creating LA Mngr. totSessionCpu=0:08:35 mem=2351.5M
[01/21 02:16:53    515s] ### Creating LA Mngr, finished. totSessionCpu=0:08:35 mem=2351.5M
[01/21 02:16:53    515s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:16:53    515s] Total-nets :: 10928, Stn-nets :: 2, ratio :: 0.0183016 %, Total-len 200469, Stn-len 372.395
[01/21 02:16:53    515s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2389.6M, EPOCH TIME: 1705796213.745892
[01/21 02:16:53    515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:16:53    515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:53    515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:53    515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:53    515s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:2333.6M, EPOCH TIME: 1705796213.796499
[01/21 02:16:53    515s] TotalInstCnt at PhyDesignMc Destruction: 10065
[01/21 02:16:53    515s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.20
[01/21 02:16:53    515s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:08:35.6/0:18:13.3 (0.5), mem = 2333.6M
[01/21 02:16:53    515s] 
[01/21 02:16:53    515s] =============================================================================================
[01/21 02:16:53    515s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.35-s114_1
[01/21 02:16:53    515s] =============================================================================================
[01/21 02:16:53    515s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:16:53    515s] ---------------------------------------------------------------------------------------------
[01/21 02:16:53    515s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:16:53    515s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  14.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:16:53    515s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 02:16:53    515s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:16:53    515s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:16:53    515s] [ MISC                   ]          0:00:00.5  (  78.9 % )     0:00:00.5 /  0:00:00.6    1.0
[01/21 02:16:53    515s] ---------------------------------------------------------------------------------------------
[01/21 02:16:53    515s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/21 02:16:53    515s] ---------------------------------------------------------------------------------------------
[01/21 02:16:53    515s] 
[01/21 02:16:53    515s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/21 02:16:53    515s] End: GigaOpt high fanout net optimization
[01/21 02:16:54    516s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:16:54    516s] Deleting Lib Analyzer.
[01/21 02:16:54    516s] Begin: GigaOpt Global Optimization
[01/21 02:16:54    516s] *info: use new DP (enabled)
[01/21 02:16:54    516s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/21 02:16:54    516s] Info: 43 nets with fixed/cover wires excluded.
[01/21 02:16:54    516s] Info: 43 clock nets excluded from IPO operation.
[01/21 02:16:54    516s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:36.0/0:18:13.8 (0.5), mem = 2333.6M
[01/21 02:16:54    516s] Processing average sequential pin duty cycle 
[01/21 02:16:54    516s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.21
[01/21 02:16:54    516s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:16:54    516s] ### Creating PhyDesignMc. totSessionCpu=0:08:36 mem=2333.6M
[01/21 02:16:54    516s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/21 02:16:54    516s] OPERPROF: Starting DPlace-Init at level 1, MEM:2333.6M, EPOCH TIME: 1705796214.282025
[01/21 02:16:54    516s] Processing tracks to init pin-track alignment.
[01/21 02:16:54    516s] z: 2, totalTracks: 1
[01/21 02:16:54    516s] z: 4, totalTracks: 1
[01/21 02:16:54    516s] z: 6, totalTracks: 1
[01/21 02:16:54    516s] z: 8, totalTracks: 1
[01/21 02:16:54    516s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:16:54    516s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2333.6M, EPOCH TIME: 1705796214.294547
[01/21 02:16:54    516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:54    516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:54    516s] 
[01/21 02:16:54    516s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:54    516s] 
[01/21 02:16:54    516s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:16:54    516s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.063, MEM:2333.6M, EPOCH TIME: 1705796214.357937
[01/21 02:16:54    516s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2333.6M, EPOCH TIME: 1705796214.359976
[01/21 02:16:54    516s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2333.6M, EPOCH TIME: 1705796214.360063
[01/21 02:16:54    516s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2333.6MB).
[01/21 02:16:54    516s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:2333.6M, EPOCH TIME: 1705796214.362355
[01/21 02:16:54    516s] TotalInstCnt at PhyDesignMc Initialization: 10065
[01/21 02:16:54    516s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:36 mem=2333.6M
[01/21 02:16:54    516s] ### Creating RouteCongInterface, started
[01/21 02:16:54    516s] 
[01/21 02:16:54    516s] Creating Lib Analyzer ...
[01/21 02:16:54    516s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:16:54    516s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:16:54    516s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:16:54    516s] 
[01/21 02:16:54    516s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:16:55    517s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:37 mem=2333.6M
[01/21 02:16:55    517s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:37 mem=2333.6M
[01/21 02:16:55    517s] Creating Lib Analyzer, finished. 
[01/21 02:16:55    517s] 
[01/21 02:16:55    517s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:16:55    517s] 
[01/21 02:16:55    517s] #optDebug: {0, 1.000}
[01/21 02:16:55    517s] ### Creating RouteCongInterface, finished
[01/21 02:16:55    517s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:16:55    517s] ### Creating LA Mngr. totSessionCpu=0:08:37 mem=2333.6M
[01/21 02:16:55    517s] ### Creating LA Mngr, finished. totSessionCpu=0:08:37 mem=2333.6M
[01/21 02:16:55    517s] *info: 43 clock nets excluded
[01/21 02:16:55    517s] *info: 35 no-driver nets excluded.
[01/21 02:16:55    517s] *info: 43 nets with fixed/cover wires excluded.
[01/21 02:16:56    517s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2390.9M, EPOCH TIME: 1705796216.053963
[01/21 02:16:56    517s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2390.9M, EPOCH TIME: 1705796216.054291
[01/21 02:16:56    518s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/21 02:16:56    518s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/21 02:16:56    518s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[01/21 02:16:56    518s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/21 02:16:56    518s] |   0.000|   0.000|   71.34%|   0:00:00.0| 2390.9M|default_emulate_view|       NA| NA                                          |
[01/21 02:16:56    518s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/21 02:16:56    518s] 
[01/21 02:16:56    518s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2390.9M) ***
[01/21 02:16:56    518s] 
[01/21 02:16:56    518s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2390.9M) ***
[01/21 02:16:56    518s] Bottom Preferred Layer:
[01/21 02:16:56    518s] +---------------+------------+----------+
[01/21 02:16:56    518s] |     Layer     |    CLK     |   Rule   |
[01/21 02:16:56    518s] +---------------+------------+----------+
[01/21 02:16:56    518s] | Metal5 (z=5)  |         39 | default  |
[01/21 02:16:56    518s] +---------------+------------+----------+
[01/21 02:16:56    518s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/21 02:16:56    518s] +---------------+------------+----------+
[01/21 02:16:56    518s] Via Pillar Rule:
[01/21 02:16:56    518s]     None
[01/21 02:16:56    518s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/21 02:16:56    518s] Total-nets :: 10928, Stn-nets :: 2, ratio :: 0.0183016 %, Total-len 200469, Stn-len 372.395
[01/21 02:16:56    518s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2371.8M, EPOCH TIME: 1705796216.491734
[01/21 02:16:56    518s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10065).
[01/21 02:16:56    518s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:56    518s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:56    518s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:56    518s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.049, MEM:2331.8M, EPOCH TIME: 1705796216.540912
[01/21 02:16:56    518s] TotalInstCnt at PhyDesignMc Destruction: 10065
[01/21 02:16:56    518s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.21
[01/21 02:16:56    518s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:08:38.3/0:18:16.1 (0.5), mem = 2331.8M
[01/21 02:16:56    518s] 
[01/21 02:16:56    518s] =============================================================================================
[01/21 02:16:56    518s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.35-s114_1
[01/21 02:16:56    518s] =============================================================================================
[01/21 02:16:56    518s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:16:56    518s] ---------------------------------------------------------------------------------------------
[01/21 02:16:56    518s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:16:56    518s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  41.8 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:16:56    518s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:16:56    518s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:16:56    518s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/21 02:16:56    518s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.5 % )     0:00:01.0 /  0:00:01.0    1.0
[01/21 02:16:56    518s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:16:56    518s] [ TransformInit          ]      1   0:00:00.5  (  23.3 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:16:56    518s] [ MISC                   ]          0:00:00.4  (  17.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:16:56    518s] ---------------------------------------------------------------------------------------------
[01/21 02:16:56    518s]  GlobalOpt #1 TOTAL                 0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[01/21 02:16:56    518s] ---------------------------------------------------------------------------------------------
[01/21 02:16:56    518s] 
[01/21 02:16:56    518s] End: GigaOpt Global Optimization
[01/21 02:16:56    518s] *** Timing Is met
[01/21 02:16:56    518s] *** Check timing (0:00:00.0)
[01/21 02:16:56    518s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:16:56    518s] Deleting Lib Analyzer.
[01/21 02:16:56    518s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/21 02:16:56    518s] Info: 43 nets with fixed/cover wires excluded.
[01/21 02:16:56    518s] Info: 43 clock nets excluded from IPO operation.
[01/21 02:16:56    518s] ### Creating LA Mngr. totSessionCpu=0:08:38 mem=2331.8M
[01/21 02:16:56    518s] ### Creating LA Mngr, finished. totSessionCpu=0:08:38 mem=2331.8M
[01/21 02:16:56    518s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/21 02:16:56    518s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2331.8M, EPOCH TIME: 1705796216.609929
[01/21 02:16:56    518s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:56    518s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:56    518s] 
[01/21 02:16:56    518s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:56    518s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.052, MEM:2331.8M, EPOCH TIME: 1705796216.662005
[01/21 02:16:56    518s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:16:56    518s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:57    518s] **INFO: Flow update: Design timing is met.
[01/21 02:16:57    518s] **INFO: Flow update: Design timing is met.
[01/21 02:16:57    519s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[01/21 02:16:57    519s] Info: 43 nets with fixed/cover wires excluded.
[01/21 02:16:57    519s] Info: 43 clock nets excluded from IPO operation.
[01/21 02:16:57    519s] ### Creating LA Mngr. totSessionCpu=0:08:39 mem=2327.8M
[01/21 02:16:57    519s] ### Creating LA Mngr, finished. totSessionCpu=0:08:39 mem=2327.8M
[01/21 02:16:57    519s] Processing average sequential pin duty cycle 
[01/21 02:16:57    519s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:16:57    519s] ### Creating PhyDesignMc. totSessionCpu=0:08:39 mem=2385.0M
[01/21 02:16:57    519s] OPERPROF: Starting DPlace-Init at level 1, MEM:2385.0M, EPOCH TIME: 1705796217.334395
[01/21 02:16:57    519s] Processing tracks to init pin-track alignment.
[01/21 02:16:57    519s] z: 2, totalTracks: 1
[01/21 02:16:57    519s] z: 4, totalTracks: 1
[01/21 02:16:57    519s] z: 6, totalTracks: 1
[01/21 02:16:57    519s] z: 8, totalTracks: 1
[01/21 02:16:57    519s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:16:57    519s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2385.0M, EPOCH TIME: 1705796217.349480
[01/21 02:16:57    519s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:57    519s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:16:57    519s] 
[01/21 02:16:57    519s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:16:57    519s] 
[01/21 02:16:57    519s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:16:57    519s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:2385.0M, EPOCH TIME: 1705796217.401314
[01/21 02:16:57    519s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2385.0M, EPOCH TIME: 1705796217.401530
[01/21 02:16:57    519s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2385.0M, EPOCH TIME: 1705796217.401618
[01/21 02:16:57    519s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2385.0MB).
[01/21 02:16:57    519s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:2385.0M, EPOCH TIME: 1705796217.403937
[01/21 02:16:57    519s] TotalInstCnt at PhyDesignMc Initialization: 10065
[01/21 02:16:57    519s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:39 mem=2385.0M
[01/21 02:16:57    519s] Begin: Area Reclaim Optimization
[01/21 02:16:57    519s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:39.2/0:18:17.0 (0.5), mem = 2385.0M
[01/21 02:16:57    519s] 
[01/21 02:16:57    519s] Creating Lib Analyzer ...
[01/21 02:16:57    519s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:16:57    519s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:16:57    519s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:16:57    519s] 
[01/21 02:16:57    519s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:16:58    520s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:40 mem=2391.1M
[01/21 02:16:58    520s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:40 mem=2391.1M
[01/21 02:16:58    520s] Creating Lib Analyzer, finished. 
[01/21 02:16:58    520s] Processing average sequential pin duty cycle 
[01/21 02:16:58    520s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.22
[01/21 02:16:58    520s] ### Creating RouteCongInterface, started
[01/21 02:16:58    520s] 
[01/21 02:16:58    520s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/21 02:16:58    520s] 
[01/21 02:16:58    520s] #optDebug: {0, 1.000}
[01/21 02:16:58    520s] ### Creating RouteCongInterface, finished
[01/21 02:16:58    520s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:16:58    520s] ### Creating LA Mngr. totSessionCpu=0:08:40 mem=2391.1M
[01/21 02:16:58    520s] ### Creating LA Mngr, finished. totSessionCpu=0:08:40 mem=2391.1M
[01/21 02:16:58    520s] Usable buffer cells for single buffer setup transform:
[01/21 02:16:58    520s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/21 02:16:58    520s] Number of usable buffer cells above: 10
[01/21 02:16:58    520s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2391.1M, EPOCH TIME: 1705796218.612563
[01/21 02:16:58    520s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2391.1M, EPOCH TIME: 1705796218.612746
[01/21 02:16:58    520s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.34
[01/21 02:16:58    520s] +---------+---------+--------+--------+------------+--------+
[01/21 02:16:58    520s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/21 02:16:58    520s] +---------+---------+--------+--------+------------+--------+
[01/21 02:16:58    520s] |   71.34%|        -|   0.000|   0.000|   0:00:00.0| 2391.1M|
[01/21 02:16:58    520s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:17:07    529s] |   71.31%|       16|   0.000|   0.000|   0:00:09.0| 2443.8M|
[01/21 02:17:07    529s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:17:07    529s] +---------+---------+--------+--------+------------+--------+
[01/21 02:17:07    529s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.31
[01/21 02:17:07    529s] 
[01/21 02:17:07    529s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/21 02:17:07    529s] --------------------------------------------------------------
[01/21 02:17:07    529s] |                                   | Total     | Sequential |
[01/21 02:17:07    529s] --------------------------------------------------------------
[01/21 02:17:07    529s] | Num insts resized                 |       0  |       0    |
[01/21 02:17:07    529s] | Num insts undone                  |       0  |       0    |
[01/21 02:17:07    529s] | Num insts Downsized               |       0  |       0    |
[01/21 02:17:07    529s] | Num insts Samesized               |       0  |       0    |
[01/21 02:17:07    529s] | Num insts Upsized                 |       0  |       0    |
[01/21 02:17:07    529s] | Num multiple commits+uncommits    |       0  |       -    |
[01/21 02:17:07    529s] --------------------------------------------------------------
[01/21 02:17:07    529s] Bottom Preferred Layer:
[01/21 02:17:07    529s] +---------------+------------+----------+
[01/21 02:17:07    529s] |     Layer     |    CLK     |   Rule   |
[01/21 02:17:07    529s] +---------------+------------+----------+
[01/21 02:17:07    529s] | Metal5 (z=5)  |         39 | default  |
[01/21 02:17:07    529s] +---------------+------------+----------+
[01/21 02:17:07    529s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/21 02:17:07    529s] +---------------+------------+----------+
[01/21 02:17:07    529s] Via Pillar Rule:
[01/21 02:17:07    529s]     None
[01/21 02:17:07    529s] 
[01/21 02:17:07    529s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/21 02:17:07    529s] End: Core Area Reclaim Optimization (cpu = 0:00:10.4) (real = 0:00:10.0) **
[01/21 02:17:07    529s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.22
[01/21 02:17:07    529s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:10.4/0:00:10.5 (1.0), totSession cpu/real = 0:08:49.6/0:18:27.5 (0.5), mem = 2443.8M
[01/21 02:17:07    529s] 
[01/21 02:17:07    529s] =============================================================================================
[01/21 02:17:07    529s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.35-s114_1
[01/21 02:17:07    529s] =============================================================================================
[01/21 02:17:07    529s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:17:07    529s] ---------------------------------------------------------------------------------------------
[01/21 02:17:07    529s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:17:07    529s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   8.6 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:17:07    529s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:07    529s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[01/21 02:17:07    529s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[01/21 02:17:07    529s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:07    529s] [ OptimizationStep       ]      1   0:00:00.1  (   0.8 % )     0:00:09.2 /  0:00:09.1    1.0
[01/21 02:17:07    529s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:09.1 /  0:00:09.1    1.0
[01/21 02:17:07    529s] [ OptGetWeight           ]     45   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:07    529s] [ OptEval                ]     45   0:00:08.2  (  78.8 % )     0:00:08.2 /  0:00:08.2    1.0
[01/21 02:17:07    529s] [ OptCommit              ]     45   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[01/21 02:17:07    529s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:17:07    529s] [ IncrDelayCalc          ]     53   0:00:00.4  (   4.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:17:07    529s] [ IncrTimingUpdate       ]     12   0:00:00.4  (   3.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:17:07    529s] [ MISC                   ]          0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:17:07    529s] ---------------------------------------------------------------------------------------------
[01/21 02:17:07    529s]  AreaOpt #1 TOTAL                   0:00:10.5  ( 100.0 % )     0:00:10.5 /  0:00:10.4    1.0
[01/21 02:17:07    529s] ---------------------------------------------------------------------------------------------
[01/21 02:17:07    529s] 
[01/21 02:17:07    529s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2424.7M, EPOCH TIME: 1705796227.959783
[01/21 02:17:07    529s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10057).
[01/21 02:17:07    529s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:08    529s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:08    529s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:08    529s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.066, MEM:2345.7M, EPOCH TIME: 1705796228.025375
[01/21 02:17:08    529s] TotalInstCnt at PhyDesignMc Destruction: 10057
[01/21 02:17:08    529s] End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=2345.70M, totSessionCpu=0:08:50).
[01/21 02:17:08    529s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/21 02:17:08    529s] Info: 43 nets with fixed/cover wires excluded.
[01/21 02:17:08    529s] Info: 43 clock nets excluded from IPO operation.
[01/21 02:17:08    529s] ### Creating LA Mngr. totSessionCpu=0:08:50 mem=2345.7M
[01/21 02:17:08    529s] ### Creating LA Mngr, finished. totSessionCpu=0:08:50 mem=2345.7M
[01/21 02:17:08    529s] Processing average sequential pin duty cycle 
[01/21 02:17:08    529s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:17:08    529s] ### Creating PhyDesignMc. totSessionCpu=0:08:50 mem=2402.9M
[01/21 02:17:08    529s] OPERPROF: Starting DPlace-Init at level 1, MEM:2402.9M, EPOCH TIME: 1705796228.114991
[01/21 02:17:08    529s] Processing tracks to init pin-track alignment.
[01/21 02:17:08    529s] z: 2, totalTracks: 1
[01/21 02:17:08    529s] z: 4, totalTracks: 1
[01/21 02:17:08    529s] z: 6, totalTracks: 1
[01/21 02:17:08    529s] z: 8, totalTracks: 1
[01/21 02:17:08    529s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:17:08    529s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2402.9M, EPOCH TIME: 1705796228.130137
[01/21 02:17:08    529s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:08    529s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:08    529s] 
[01/21 02:17:08    529s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:08    529s] 
[01/21 02:17:08    529s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:17:08    529s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.054, MEM:2402.9M, EPOCH TIME: 1705796228.184119
[01/21 02:17:08    529s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2402.9M, EPOCH TIME: 1705796228.184301
[01/21 02:17:08    529s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2402.9M, EPOCH TIME: 1705796228.184384
[01/21 02:17:08    529s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2402.9MB).
[01/21 02:17:08    529s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:2402.9M, EPOCH TIME: 1705796228.186651
[01/21 02:17:08    529s] TotalInstCnt at PhyDesignMc Initialization: 10057
[01/21 02:17:08    529s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:50 mem=2402.9M
[01/21 02:17:08    529s] Begin: Area Reclaim Optimization
[01/21 02:17:08    529s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:50.0/0:18:27.8 (0.5), mem = 2402.9M
[01/21 02:17:08    529s] Processing average sequential pin duty cycle 
[01/21 02:17:08    529s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.23
[01/21 02:17:08    529s] ### Creating RouteCongInterface, started
[01/21 02:17:08    530s] 
[01/21 02:17:08    530s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:17:08    530s] 
[01/21 02:17:08    530s] #optDebug: {0, 1.000}
[01/21 02:17:08    530s] ### Creating RouteCongInterface, finished
[01/21 02:17:08    530s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:17:08    530s] ### Creating LA Mngr. totSessionCpu=0:08:50 mem=2402.9M
[01/21 02:17:08    530s] ### Creating LA Mngr, finished. totSessionCpu=0:08:50 mem=2402.9M
[01/21 02:17:08    530s] Usable buffer cells for single buffer setup transform:
[01/21 02:17:08    530s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/21 02:17:08    530s] Number of usable buffer cells above: 10
[01/21 02:17:08    530s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2402.9M, EPOCH TIME: 1705796228.513791
[01/21 02:17:08    530s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2402.9M, EPOCH TIME: 1705796228.514002
[01/21 02:17:08    530s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 71.31
[01/21 02:17:08    530s] +---------+---------+--------+--------+------------+--------+
[01/21 02:17:08    530s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/21 02:17:08    530s] +---------+---------+--------+--------+------------+--------+
[01/21 02:17:08    530s] |   71.31%|        -|   0.083|   0.000|   0:00:00.0| 2402.9M|
[01/21 02:17:09    531s] |   71.31%|        0|   0.083|   0.000|   0:00:01.0| 2402.9M|
[01/21 02:17:09    531s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:17:09    531s] |   71.31%|        0|   0.083|   0.000|   0:00:00.0| 2402.9M|
[01/21 02:17:10    532s] |   71.29%|        6|   0.083|   0.000|   0:00:01.0| 2422.0M|
[01/21 02:17:11    533s] |   71.27%|       16|   0.083|   0.000|   0:00:01.0| 2422.0M|
[01/21 02:17:11    533s] |   71.27%|        0|   0.083|   0.000|   0:00:00.0| 2422.0M|
[01/21 02:17:11    533s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:17:11    533s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/21 02:17:11    533s] |   71.27%|        0|   0.083|   0.000|   0:00:00.0| 2422.0M|
[01/21 02:17:11    533s] +---------+---------+--------+--------+------------+--------+
[01/21 02:17:11    533s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 71.27
[01/21 02:17:11    533s] 
[01/21 02:17:11    533s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 1 Resize = 16 **
[01/21 02:17:11    533s] --------------------------------------------------------------
[01/21 02:17:11    533s] |                                   | Total     | Sequential |
[01/21 02:17:11    533s] --------------------------------------------------------------
[01/21 02:17:11    533s] | Num insts resized                 |      16  |       2    |
[01/21 02:17:11    533s] | Num insts undone                  |       0  |       0    |
[01/21 02:17:11    533s] | Num insts Downsized               |      16  |       2    |
[01/21 02:17:11    533s] | Num insts Samesized               |       0  |       0    |
[01/21 02:17:11    533s] | Num insts Upsized                 |       0  |       0    |
[01/21 02:17:11    533s] | Num multiple commits+uncommits    |       0  |       -    |
[01/21 02:17:11    533s] --------------------------------------------------------------
[01/21 02:17:11    533s] Bottom Preferred Layer:
[01/21 02:17:11    533s] +---------------+------------+----------+
[01/21 02:17:11    533s] |     Layer     |    CLK     |   Rule   |
[01/21 02:17:11    533s] +---------------+------------+----------+
[01/21 02:17:11    533s] | Metal5 (z=5)  |         39 | default  |
[01/21 02:17:11    533s] +---------------+------------+----------+
[01/21 02:17:11    533s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/21 02:17:11    533s] +---------------+------------+----------+
[01/21 02:17:11    533s] Via Pillar Rule:
[01/21 02:17:11    533s]     None
[01/21 02:17:11    533s] 
[01/21 02:17:11    533s] Number of times islegalLocAvaiable called = 20 skipped = 0, called in commitmove = 16, skipped in commitmove = 0
[01/21 02:17:11    533s] End: Core Area Reclaim Optimization (cpu = 0:00:03.6) (real = 0:00:03.0) **
[01/21 02:17:11    533s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2422.0M, EPOCH TIME: 1705796231.843594
[01/21 02:17:11    533s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10051).
[01/21 02:17:11    533s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:11    533s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:11    533s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:11    533s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.055, MEM:2422.0M, EPOCH TIME: 1705796231.898382
[01/21 02:17:11    533s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2422.0M, EPOCH TIME: 1705796231.905810
[01/21 02:17:11    533s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2422.0M, EPOCH TIME: 1705796231.905985
[01/21 02:17:11    533s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2422.0M, EPOCH TIME: 1705796231.918428
[01/21 02:17:11    533s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:11    533s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:11    533s] 
[01/21 02:17:11    533s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:11    533s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.052, MEM:2422.0M, EPOCH TIME: 1705796231.970730
[01/21 02:17:11    533s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2422.0M, EPOCH TIME: 1705796231.970878
[01/21 02:17:11    533s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.002, MEM:2422.0M, EPOCH TIME: 1705796231.972853
[01/21 02:17:11    533s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2422.0M, EPOCH TIME: 1705796231.975032
[01/21 02:17:11    533s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2422.0M, EPOCH TIME: 1705796231.975282
[01/21 02:17:11    533s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.069, MEM:2422.0M, EPOCH TIME: 1705796231.975426
[01/21 02:17:11    533s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.070, MEM:2422.0M, EPOCH TIME: 1705796231.975510
[01/21 02:17:11    533s] TDRefine: refinePlace mode is spiral
[01/21 02:17:11    533s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.14
[01/21 02:17:11    533s] OPERPROF: Starting RefinePlace at level 1, MEM:2422.0M, EPOCH TIME: 1705796231.975619
[01/21 02:17:11    533s] *** Starting refinePlace (0:08:54 mem=2422.0M) ***
[01/21 02:17:11    533s] Total net bbox length = 1.678e+05 (7.822e+04 8.963e+04) (ext = 1.116e+04)
[01/21 02:17:11    533s] 
[01/21 02:17:11    533s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:11    533s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:17:11    533s] (I)      Default pattern map key = picorv32_default.
[01/21 02:17:11    533s] (I)      Default pattern map key = picorv32_default.
[01/21 02:17:11    533s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2422.0M, EPOCH TIME: 1705796231.999471
[01/21 02:17:11    533s] Starting refinePlace ...
[01/21 02:17:11    533s] (I)      Default pattern map key = picorv32_default.
[01/21 02:17:12    533s] One DDP V2 for no tweak run.
[01/21 02:17:12    533s] 
[01/21 02:17:12    533s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:17:12    534s] Move report: legalization moves 13 insts, mean move: 0.96 um, max move: 2.40 um spiral
[01/21 02:17:12    534s] 	Max move on inst (FE_OFC230_n_2277): (195.80, 112.48) --> (193.40, 112.48)
[01/21 02:17:12    534s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:17:12    534s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:17:12    534s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2425.1MB) @(0:08:54 - 0:08:54).
[01/21 02:17:12    534s] Move report: Detail placement moves 13 insts, mean move: 0.96 um, max move: 2.40 um 
[01/21 02:17:12    534s] 	Max move on inst (FE_OFC230_n_2277): (195.80, 112.48) --> (193.40, 112.48)
[01/21 02:17:12    534s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2425.1MB
[01/21 02:17:12    534s] Statistics of distance of Instance movement in refine placement:
[01/21 02:17:12    534s]   maximum (X+Y) =         2.40 um
[01/21 02:17:12    534s]   inst (FE_OFC230_n_2277) with max move: (195.8, 112.48) -> (193.4, 112.48)
[01/21 02:17:12    534s]   mean    (X+Y) =         0.96 um
[01/21 02:17:12    534s] Summary Report:
[01/21 02:17:12    534s] Instances move: 13 (out of 10009 movable)
[01/21 02:17:12    534s] Instances flipped: 0
[01/21 02:17:12    534s] Mean displacement: 0.96 um
[01/21 02:17:12    534s] Max displacement: 2.40 um (Instance: FE_OFC230_n_2277) (195.8, 112.48) -> (193.4, 112.48)
[01/21 02:17:12    534s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/21 02:17:12    534s] Total instances moved : 13
[01/21 02:17:12    534s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.425, MEM:2425.1M, EPOCH TIME: 1705796232.424885
[01/21 02:17:12    534s] Total net bbox length = 1.679e+05 (7.822e+04 8.963e+04) (ext = 1.116e+04)
[01/21 02:17:12    534s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2425.1MB
[01/21 02:17:12    534s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2425.1MB) @(0:08:54 - 0:08:54).
[01/21 02:17:12    534s] *** Finished refinePlace (0:08:54 mem=2425.1M) ***
[01/21 02:17:12    534s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.14
[01/21 02:17:12    534s] OPERPROF: Finished RefinePlace at level 1, CPU:0.470, REAL:0.455, MEM:2425.1M, EPOCH TIME: 1705796232.430919
[01/21 02:17:12    534s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2425.1M, EPOCH TIME: 1705796232.512638
[01/21 02:17:12    534s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10051).
[01/21 02:17:12    534s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:12    534s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:12    534s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:12    534s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.055, MEM:2422.1M, EPOCH TIME: 1705796232.567804
[01/21 02:17:12    534s] *** maximum move = 2.40 um ***
[01/21 02:17:12    534s] *** Finished re-routing un-routed nets (2422.1M) ***
[01/21 02:17:12    534s] OPERPROF: Starting DPlace-Init at level 1, MEM:2422.1M, EPOCH TIME: 1705796232.598929
[01/21 02:17:12    534s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2422.1M, EPOCH TIME: 1705796232.611473
[01/21 02:17:12    534s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:12    534s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:12    534s] 
[01/21 02:17:12    534s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:12    534s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:2422.1M, EPOCH TIME: 1705796232.664660
[01/21 02:17:12    534s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2422.1M, EPOCH TIME: 1705796232.664790
[01/21 02:17:12    534s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2422.1M, EPOCH TIME: 1705796232.664870
[01/21 02:17:12    534s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2422.1M, EPOCH TIME: 1705796232.667047
[01/21 02:17:12    534s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2422.1M, EPOCH TIME: 1705796232.667295
[01/21 02:17:12    534s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.069, MEM:2422.1M, EPOCH TIME: 1705796232.667439
[01/21 02:17:12    534s] 
[01/21 02:17:12    534s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2422.1M) ***
[01/21 02:17:12    534s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.23
[01/21 02:17:12    534s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:08:54.5/0:18:32.3 (0.5), mem = 2422.1M
[01/21 02:17:12    534s] 
[01/21 02:17:12    534s] =============================================================================================
[01/21 02:17:12    534s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.35-s114_1
[01/21 02:17:12    534s] =============================================================================================
[01/21 02:17:12    534s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:17:12    534s] ---------------------------------------------------------------------------------------------
[01/21 02:17:12    534s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:17:12    534s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:12    534s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 02:17:12    534s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:17:12    534s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:12    534s] [ OptimizationStep       ]      1   0:00:00.4  (   8.2 % )     0:00:03.2 /  0:00:03.2    1.0
[01/21 02:17:12    534s] [ OptSingleIteration     ]      6   0:00:00.1  (   3.0 % )     0:00:02.8 /  0:00:02.9    1.0
[01/21 02:17:12    534s] [ OptGetWeight           ]    182   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[01/21 02:17:12    534s] [ OptEval                ]    182   0:00:02.0  (  45.5 % )     0:00:02.0 /  0:00:02.1    1.0
[01/21 02:17:12    534s] [ OptCommit              ]    182   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 02:17:12    534s] [ PostCommitDelayUpdate  ]    182   0:00:00.1  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:17:12    534s] [ IncrDelayCalc          ]     42   0:00:00.4  (   8.5 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:17:12    534s] [ RefinePlace            ]      1   0:00:00.9  (  20.2 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:17:12    534s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[01/21 02:17:12    534s] [ IncrTimingUpdate       ]     12   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:17:12    534s] [ MISC                   ]          0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.1
[01/21 02:17:12    534s] ---------------------------------------------------------------------------------------------
[01/21 02:17:12    534s]  AreaOpt #2 TOTAL                   0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[01/21 02:17:12    534s] ---------------------------------------------------------------------------------------------
[01/21 02:17:12    534s] 
[01/21 02:17:12    534s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2403.0M, EPOCH TIME: 1705796232.769906
[01/21 02:17:12    534s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:17:12    534s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:12    534s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:12    534s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:12    534s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.054, MEM:2346.0M, EPOCH TIME: 1705796232.823729
[01/21 02:17:12    534s] TotalInstCnt at PhyDesignMc Destruction: 10051
[01/21 02:17:12    534s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=2345.98M, totSessionCpu=0:08:55).
[01/21 02:17:12    534s] postCtsLateCongRepair #1 0
[01/21 02:17:12    534s] postCtsLateCongRepair #1 0
[01/21 02:17:12    534s] postCtsLateCongRepair #1 0
[01/21 02:17:12    534s] postCtsLateCongRepair #1 0
[01/21 02:17:12    534s] Starting local wire reclaim
[01/21 02:17:12    534s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2346.0M, EPOCH TIME: 1705796232.887139
[01/21 02:17:12    534s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2346.0M, EPOCH TIME: 1705796232.887334
[01/21 02:17:12    534s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2346.0M, EPOCH TIME: 1705796232.887538
[01/21 02:17:12    534s] Processing tracks to init pin-track alignment.
[01/21 02:17:12    534s] z: 2, totalTracks: 1
[01/21 02:17:12    534s] z: 4, totalTracks: 1
[01/21 02:17:12    534s] z: 6, totalTracks: 1
[01/21 02:17:12    534s] z: 8, totalTracks: 1
[01/21 02:17:12    534s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:17:12    534s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2346.0M, EPOCH TIME: 1705796232.902282
[01/21 02:17:12    534s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:12    534s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:12    534s] 
[01/21 02:17:12    534s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:12    534s] 
[01/21 02:17:12    534s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:17:12    534s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.053, MEM:2346.0M, EPOCH TIME: 1705796232.955283
[01/21 02:17:12    534s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2346.0M, EPOCH TIME: 1705796232.955488
[01/21 02:17:12    534s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2346.0M, EPOCH TIME: 1705796232.955587
[01/21 02:17:12    534s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2346.0MB).
[01/21 02:17:12    534s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.070, MEM:2346.0M, EPOCH TIME: 1705796232.957828
[01/21 02:17:12    534s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.072, MEM:2346.0M, EPOCH TIME: 1705796232.959769
[01/21 02:17:12    534s] TDRefine: refinePlace mode is spiral
[01/21 02:17:12    534s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.15
[01/21 02:17:12    534s] OPERPROF:   Starting RefinePlace at level 2, MEM:2346.0M, EPOCH TIME: 1705796232.959881
[01/21 02:17:12    534s] *** Starting refinePlace (0:08:55 mem=2346.0M) ***
[01/21 02:17:12    534s] Total net bbox length = 1.679e+05 (7.822e+04 8.963e+04) (ext = 1.116e+04)
[01/21 02:17:12    534s] 
[01/21 02:17:12    534s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:12    534s] (I)      Default pattern map key = picorv32_default.
[01/21 02:17:12    534s] (I)      Default pattern map key = picorv32_default.
[01/21 02:17:12    534s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2346.0M, EPOCH TIME: 1705796232.979730
[01/21 02:17:12    534s] Starting refinePlace ...
[01/21 02:17:12    534s] (I)      Default pattern map key = picorv32_default.
[01/21 02:17:12    534s] One DDP V2 for no tweak run.
[01/21 02:17:12    534s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2346.0M, EPOCH TIME: 1705796232.987098
[01/21 02:17:13    534s] OPERPROF:         Starting spMPad at level 5, MEM:2352.3M, EPOCH TIME: 1705796233.016340
[01/21 02:17:13    534s] OPERPROF:           Starting spContextMPad at level 6, MEM:2352.3M, EPOCH TIME: 1705796233.017578
[01/21 02:17:13    534s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2352.3M, EPOCH TIME: 1705796233.017666
[01/21 02:17:13    534s] MP Top (10009): mp=1.050. U=0.712.
[01/21 02:17:13    534s] OPERPROF:         Finished spMPad at level 5, CPU:0.020, REAL:0.007, MEM:2352.3M, EPOCH TIME: 1705796233.023250
[01/21 02:17:13    534s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2352.3M, EPOCH TIME: 1705796233.025830
[01/21 02:17:13    534s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2352.3M, EPOCH TIME: 1705796233.025938
[01/21 02:17:13    534s] OPERPROF:             Starting InitSKP at level 7, MEM:2352.3M, EPOCH TIME: 1705796233.026391
[01/21 02:17:13    534s] no activity file in design. spp won't run.
[01/21 02:17:13    534s] no activity file in design. spp won't run.
[01/21 02:17:14    535s] *** Finished SKP initialization (cpu=0:00:01.0, real=0:00:01.0)***
[01/21 02:17:14    535s] OPERPROF:             Finished InitSKP at level 7, CPU:0.980, REAL:0.987, MEM:2361.1M, EPOCH TIME: 1705796234.013126
[01/21 02:17:14    535s] Timing cost in AAE based: 1282.2358099201564983
[01/21 02:17:14    535s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:1.150, REAL:1.159, MEM:2371.0M, EPOCH TIME: 1705796234.184570
[01/21 02:17:14    535s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:1.160, REAL:1.160, MEM:2371.0M, EPOCH TIME: 1705796234.186284
[01/21 02:17:14    535s] SKP cleared!
[01/21 02:17:14    535s] AAE Timing clean up.
[01/21 02:17:14    535s] Tweakage: fix icg 1, fix clk 0.
[01/21 02:17:14    535s] Tweakage: density cost 1, scale 0.4.
[01/21 02:17:14    535s] Tweakage: activity cost 0, scale 1.0.
[01/21 02:17:14    535s] Tweakage: timing cost on, scale 1.0.
[01/21 02:17:14    535s] OPERPROF:         Starting CoreOperation at level 5, MEM:2371.0M, EPOCH TIME: 1705796234.190449
[01/21 02:17:14    535s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2371.0M, EPOCH TIME: 1705796234.199719
[01/21 02:17:14    536s] Tweakage swap 838 pairs.
[01/21 02:17:15    536s] Tweakage swap 98 pairs.
[01/21 02:17:15    537s] Tweakage swap 87 pairs.
[01/21 02:17:15    537s] Tweakage swap 9 pairs.
[01/21 02:17:16    538s] Tweakage swap 71 pairs.
[01/21 02:17:16    538s] Tweakage swap 3 pairs.
[01/21 02:17:17    538s] Tweakage swap 2 pairs.
[01/21 02:17:17    539s] Tweakage swap 0 pairs.
[01/21 02:17:18    539s] Tweakage swap 15 pairs.
[01/21 02:17:18    540s] Tweakage swap 0 pairs.
[01/21 02:17:18    540s] Tweakage swap 0 pairs.
[01/21 02:17:18    540s] Tweakage swap 0 pairs.
[01/21 02:17:19    541s] Tweakage swap 384 pairs.
[01/21 02:17:19    541s] Tweakage swap 48 pairs.
[01/21 02:17:19    541s] Tweakage swap 23 pairs.
[01/21 02:17:20    541s] Tweakage swap 0 pairs.
[01/21 02:17:20    542s] Tweakage swap 45 pairs.
[01/21 02:17:20    542s] Tweakage swap 1 pairs.
[01/21 02:17:21    542s] Tweakage swap 2 pairs.
[01/21 02:17:21    542s] Tweakage swap 0 pairs.
[01/21 02:17:21    543s] Tweakage swap 11 pairs.
[01/21 02:17:21    543s] Tweakage swap 0 pairs.
[01/21 02:17:22    543s] Tweakage swap 0 pairs.
[01/21 02:17:22    543s] Tweakage swap 0 pairs.
[01/21 02:17:22    544s] Tweakage move 291 insts.
[01/21 02:17:22    544s] Tweakage move 57 insts.
[01/21 02:17:22    544s] Tweakage move 8 insts.
[01/21 02:17:22    544s] Tweakage move 0 insts.
[01/21 02:17:22    544s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:8.180, REAL:8.185, MEM:2371.0M, EPOCH TIME: 1705796242.385020
[01/21 02:17:22    544s] OPERPROF:         Finished CoreOperation at level 5, CPU:8.200, REAL:8.198, MEM:2371.0M, EPOCH TIME: 1705796242.388347
[01/21 02:17:22    544s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:9.400, REAL:9.404, MEM:2371.0M, EPOCH TIME: 1705796242.390669
[01/21 02:17:22    544s] Move report: Congestion aware Tweak moves 2050 insts, mean move: 2.81 um, max move: 33.40 um 
[01/21 02:17:22    544s] 	Max move on inst (FE_OFC665_n_2383): (186.40, 64.60) --> (153.00, 64.60)
[01/21 02:17:22    544s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:09.4, real=0:00:10.0, mem=2371.0mb) @(0:08:55 - 0:09:04).
[01/21 02:17:22    544s] 
[01/21 02:17:22    544s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:17:22    544s] Move report: legalization moves 151 insts, mean move: 2.09 um, max move: 11.11 um spiral
[01/21 02:17:22    544s] 	Max move on inst (FE_OFC654_n_2149): (166.20, 114.19) --> (175.60, 112.48)
[01/21 02:17:22    544s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:17:22    544s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:17:22    544s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2371.0MB) @(0:09:04 - 0:09:04).
[01/21 02:17:22    544s] Move report: Detail placement moves 2083 insts, mean move: 2.79 um, max move: 33.40 um 
[01/21 02:17:22    544s] 	Max move on inst (FE_OFC665_n_2383): (186.40, 64.60) --> (153.00, 64.60)
[01/21 02:17:22    544s] 	Runtime: CPU: 0:00:09.7 REAL: 0:00:10.0 MEM: 2371.0MB
[01/21 02:17:22    544s] Statistics of distance of Instance movement in refine placement:
[01/21 02:17:22    544s]   maximum (X+Y) =        33.40 um
[01/21 02:17:22    544s]   inst (FE_OFC665_n_2383) with max move: (186.4, 64.6) -> (153, 64.6)
[01/21 02:17:22    544s]   mean    (X+Y) =         2.79 um
[01/21 02:17:22    544s] Summary Report:
[01/21 02:17:22    544s] Instances move: 2083 (out of 10009 movable)
[01/21 02:17:22    544s] Instances flipped: 0
[01/21 02:17:22    544s] Mean displacement: 2.79 um
[01/21 02:17:22    544s] Max displacement: 33.40 um (Instance: FE_OFC665_n_2383) (186.4, 64.6) -> (153, 64.6)
[01/21 02:17:22    544s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/21 02:17:22    544s] Total instances moved : 2083
[01/21 02:17:22    544s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:9.720, REAL:9.713, MEM:2371.0M, EPOCH TIME: 1705796242.692266
[01/21 02:17:22    544s] Total net bbox length = 1.671e+05 (7.765e+04 8.944e+04) (ext = 1.110e+04)
[01/21 02:17:22    544s] Runtime: CPU: 0:00:09.7 REAL: 0:00:10.0 MEM: 2371.0MB
[01/21 02:17:22    544s] [CPU] RefinePlace/total (cpu=0:00:09.7, real=0:00:10.0, mem=2371.0MB) @(0:08:55 - 0:09:04).
[01/21 02:17:22    544s] *** Finished refinePlace (0:09:04 mem=2371.0M) ***
[01/21 02:17:22    544s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.15
[01/21 02:17:22    544s] OPERPROF:   Finished RefinePlace at level 2, CPU:9.740, REAL:9.736, MEM:2371.0M, EPOCH TIME: 1705796242.695502
[01/21 02:17:22    544s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2371.0M, EPOCH TIME: 1705796242.695556
[01/21 02:17:22    544s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10051).
[01/21 02:17:22    544s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:22    544s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:22    544s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:22    544s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.040, MEM:2353.0M, EPOCH TIME: 1705796242.735421
[01/21 02:17:22    544s] OPERPROF: Finished RefinePlace2 at level 1, CPU:9.860, REAL:9.848, MEM:2353.0M, EPOCH TIME: 1705796242.735632
[01/21 02:17:22    544s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 02:17:22    544s] #################################################################################
[01/21 02:17:22    544s] # Design Stage: PreRoute
[01/21 02:17:22    544s] # Design Name: picorv32
[01/21 02:17:22    544s] # Design Mode: 45nm
[01/21 02:17:22    544s] # Analysis Mode: MMMC Non-OCV 
[01/21 02:17:22    544s] # Parasitics Mode: No SPEF/RCDB 
[01/21 02:17:22    544s] # Signoff Settings: SI Off 
[01/21 02:17:22    544s] #################################################################################
[01/21 02:17:23    545s] Calculate delays in Single mode...
[01/21 02:17:23    545s] Topological Sorting (REAL = 0:00:00.0, MEM = 2333.5M, InitMEM = 2333.5M)
[01/21 02:17:23    545s] Start delay calculation (fullDC) (1 T). (MEM=2333.47)
[01/21 02:17:23    545s] End AAE Lib Interpolated Model. (MEM=2344.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:17:26    547s] Total number of fetched objects 10958
[01/21 02:17:26    547s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/21 02:17:26    547s] End delay calculation. (MEM=2361.41 CPU=0:00:02.2 REAL=0:00:03.0)
[01/21 02:17:26    547s] End delay calculation (fullDC). (MEM=2361.41 CPU=0:00:02.8 REAL=0:00:03.0)
[01/21 02:17:26    547s] *** CDM Built up (cpu=0:00:03.2  real=0:00:04.0  mem= 2361.4M) ***
[01/21 02:17:27    548s] eGR doReRoute: optGuide
[01/21 02:17:27    548s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2361.4M, EPOCH TIME: 1705796247.130092
[01/21 02:17:27    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:27    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:27    548s] All LLGs are deleted
[01/21 02:17:27    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:27    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:27    548s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2361.4M, EPOCH TIME: 1705796247.130280
[01/21 02:17:27    548s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2361.4M, EPOCH TIME: 1705796247.130403
[01/21 02:17:27    548s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2315.4M, EPOCH TIME: 1705796247.131286
[01/21 02:17:27    548s] {MMLU 0 43 10958}
[01/21 02:17:27    548s] ### Creating LA Mngr. totSessionCpu=0:09:09 mem=2315.4M
[01/21 02:17:27    548s] ### Creating LA Mngr, finished. totSessionCpu=0:09:09 mem=2315.4M
[01/21 02:17:27    548s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2315.41 MB )
[01/21 02:17:27    548s] (I)      ==================== Layers =====================
[01/21 02:17:27    548s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:17:27    548s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:17:27    548s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:17:27    548s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:17:27    548s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:17:27    548s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:17:27    548s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:17:27    548s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:17:27    548s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:17:27    548s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:17:27    548s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:17:27    548s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:17:27    548s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:17:27    548s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:17:27    548s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:17:27    548s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:17:27    548s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:17:27    548s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:17:27    548s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:17:27    548s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:17:27    548s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:17:27    548s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:17:27    548s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:17:27    548s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:17:27    548s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:17:27    548s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:17:27    548s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:17:27    548s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:17:27    548s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:17:27    548s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:17:27    548s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:17:27    548s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:17:27    548s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:17:27    548s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:17:27    548s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:17:27    548s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:17:27    548s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:17:27    548s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:17:27    548s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:17:27    548s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:17:27    548s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:17:27    548s] (I)      Started Import and model ( Curr Mem: 2315.41 MB )
[01/21 02:17:27    548s] (I)      Default pattern map key = picorv32_default.
[01/21 02:17:27    548s] (I)      == Non-default Options ==
[01/21 02:17:27    548s] (I)      Maximum routing layer                              : 11
[01/21 02:17:27    548s] (I)      Minimum routing layer                              : 1
[01/21 02:17:27    548s] (I)      Number of threads                                  : 1
[01/21 02:17:27    548s] (I)      Method to set GCell size                           : row
[01/21 02:17:27    548s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:17:27    548s] (I)      Use row-based GCell size
[01/21 02:17:27    548s] (I)      Use row-based GCell align
[01/21 02:17:27    548s] (I)      layer 0 area = 80000
[01/21 02:17:27    548s] (I)      layer 1 area = 80000
[01/21 02:17:27    548s] (I)      layer 2 area = 80000
[01/21 02:17:27    548s] (I)      layer 3 area = 80000
[01/21 02:17:27    548s] (I)      layer 4 area = 80000
[01/21 02:17:27    548s] (I)      layer 5 area = 80000
[01/21 02:17:27    548s] (I)      layer 6 area = 80000
[01/21 02:17:27    548s] (I)      layer 7 area = 80000
[01/21 02:17:27    548s] (I)      layer 8 area = 80000
[01/21 02:17:27    548s] (I)      layer 9 area = 400000
[01/21 02:17:27    548s] (I)      layer 10 area = 400000
[01/21 02:17:27    548s] (I)      GCell unit size   : 3420
[01/21 02:17:27    548s] (I)      GCell multiplier  : 1
[01/21 02:17:27    548s] (I)      GCell row height  : 3420
[01/21 02:17:27    548s] (I)      Actual row height : 3420
[01/21 02:17:27    548s] (I)      GCell align ref   : 30000 30020
[01/21 02:17:27    548s] [NR-eGR] Track table information for default rule: 
[01/21 02:17:27    548s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:17:27    548s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:17:27    548s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:17:27    548s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:17:27    548s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:17:27    548s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:17:27    548s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:17:27    548s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:17:27    548s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:17:27    548s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:17:27    548s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:17:27    548s] (I)      ================== Default via ===================
[01/21 02:17:27    548s] (I)      +----+------------------+------------------------+
[01/21 02:17:27    548s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/21 02:17:27    548s] (I)      +----+------------------+------------------------+
[01/21 02:17:27    548s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/21 02:17:27    548s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/21 02:17:27    548s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/21 02:17:27    548s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/21 02:17:27    548s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/21 02:17:27    548s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/21 02:17:27    548s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/21 02:17:27    548s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/21 02:17:27    548s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/21 02:17:27    548s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/21 02:17:27    548s] (I)      +----+------------------+------------------------+
[01/21 02:17:27    549s] [NR-eGR] Read 4929 PG shapes
[01/21 02:17:27    549s] [NR-eGR] Read 0 clock shapes
[01/21 02:17:27    549s] [NR-eGR] Read 0 other shapes
[01/21 02:17:27    549s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:17:27    549s] [NR-eGR] #Instance Blockages : 400452
[01/21 02:17:27    549s] [NR-eGR] #PG Blockages       : 4929
[01/21 02:17:27    549s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:17:27    549s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:17:27    549s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:17:27    549s] [NR-eGR] #Other Blockages    : 0
[01/21 02:17:27    549s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:17:27    549s] [NR-eGR] Num Prerouted Nets = 43  Num Prerouted Wires = 8994
[01/21 02:17:27    549s] [NR-eGR] Read 10914 nets ( ignored 43 )
[01/21 02:17:27    549s] (I)      early_global_route_priority property id does not exist.
[01/21 02:17:27    549s] (I)      Read Num Blocks=405381  Num Prerouted Wires=8994  Num CS=0
[01/21 02:17:27    549s] (I)      Layer 0 (H) : #blockages 401077 : #preroutes 2005
[01/21 02:17:27    549s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 2916
[01/21 02:17:27    549s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 1929
[01/21 02:17:27    549s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 1172
[01/21 02:17:27    549s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 845
[01/21 02:17:27    549s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 127
[01/21 02:17:27    549s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:17:27    549s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:17:27    549s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:17:27    549s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:17:27    549s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:17:27    549s] (I)      Number of ignored nets                =     43
[01/21 02:17:27    549s] (I)      Number of connected nets              =      0
[01/21 02:17:27    549s] (I)      Number of fixed nets                  =     43.  Ignored: Yes
[01/21 02:17:27    549s] (I)      Number of clock nets                  =     43.  Ignored: No
[01/21 02:17:27    549s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:17:27    549s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:17:27    549s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:17:27    549s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:17:27    549s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:17:27    549s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:17:27    549s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:17:27    549s] (I)      Ndr track 0 does not exist
[01/21 02:17:27    549s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:17:27    549s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:17:27    549s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:17:27    549s] (I)      Site width          :   400  (dbu)
[01/21 02:17:27    549s] (I)      Row height          :  3420  (dbu)
[01/21 02:17:27    549s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:17:27    549s] (I)      GCell width         :  3420  (dbu)
[01/21 02:17:27    549s] (I)      GCell height        :  3420  (dbu)
[01/21 02:17:27    549s] (I)      Grid                :   142   141    11
[01/21 02:17:27    549s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:17:27    549s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:17:27    549s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:17:27    549s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:17:27    549s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:17:27    549s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:17:27    549s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/21 02:17:27    549s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:17:27    549s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:17:27    549s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:17:27    549s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:17:27    549s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:17:27    549s] (I)      --------------------------------------------------------
[01/21 02:17:27    549s] 
[01/21 02:17:27    549s] [NR-eGR] ============ Routing rule table ============
[01/21 02:17:27    549s] [NR-eGR] Rule id: 0  Nets: 10871
[01/21 02:17:27    549s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:17:27    549s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/21 02:17:27    549s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:17:27    549s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/21 02:17:27    549s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/21 02:17:27    549s] [NR-eGR] ========================================
[01/21 02:17:27    549s] [NR-eGR] 
[01/21 02:17:27    549s] (I)      =============== Blocked Tracks ===============
[01/21 02:17:27    549s] (I)      +-------+---------+----------+---------------+
[01/21 02:17:27    549s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:17:27    549s] (I)      +-------+---------+----------+---------------+
[01/21 02:17:27    549s] (I)      |     1 |  180908 |   133903 |        74.02% |
[01/21 02:17:27    549s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:17:27    549s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:17:27    549s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:17:27    549s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:17:27    549s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:17:27    549s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:17:27    549s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:17:27    549s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:17:27    549s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:17:27    549s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:17:27    549s] (I)      +-------+---------+----------+---------------+
[01/21 02:17:27    549s] (I)      Finished Import and model ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 2339.54 MB )
[01/21 02:17:27    549s] (I)      Reset routing kernel
[01/21 02:17:27    549s] (I)      Started Global Routing ( Curr Mem: 2339.54 MB )
[01/21 02:17:27    549s] (I)      totalPins=37437  totalGlobalPin=36151 (96.56%)
[01/21 02:17:27    549s] (I)      total 2D Cap : 1567703 = (825856 H, 741847 V)
[01/21 02:17:27    549s] [NR-eGR] Layer group 1: route 10871 net(s) in layer range [1, 11]
[01/21 02:17:27    549s] (I)      
[01/21 02:17:27    549s] (I)      ============  Phase 1a Route ============
[01/21 02:17:27    549s] (I)      Usage: 107090 = (51167 H, 55923 V) = (6.20% H, 7.54% V) = (8.750e+04um H, 9.563e+04um V)
[01/21 02:17:27    549s] (I)      
[01/21 02:17:27    549s] (I)      ============  Phase 1b Route ============
[01/21 02:17:27    549s] (I)      Usage: 107090 = (51167 H, 55923 V) = (6.20% H, 7.54% V) = (8.750e+04um H, 9.563e+04um V)
[01/21 02:17:27    549s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831239e+05um
[01/21 02:17:27    549s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:17:27    549s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:17:27    549s] (I)      
[01/21 02:17:27    549s] (I)      ============  Phase 1c Route ============
[01/21 02:17:27    549s] (I)      Usage: 107090 = (51167 H, 55923 V) = (6.20% H, 7.54% V) = (8.750e+04um H, 9.563e+04um V)
[01/21 02:17:27    549s] (I)      
[01/21 02:17:27    549s] (I)      ============  Phase 1d Route ============
[01/21 02:17:27    549s] (I)      Usage: 107090 = (51167 H, 55923 V) = (6.20% H, 7.54% V) = (8.750e+04um H, 9.563e+04um V)
[01/21 02:17:27    549s] (I)      
[01/21 02:17:27    549s] (I)      ============  Phase 1e Route ============
[01/21 02:17:27    549s] (I)      Usage: 107090 = (51167 H, 55923 V) = (6.20% H, 7.54% V) = (8.750e+04um H, 9.563e+04um V)
[01/21 02:17:27    549s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831239e+05um
[01/21 02:17:27    549s] (I)      
[01/21 02:17:27    549s] (I)      ============  Phase 1l Route ============
[01/21 02:17:27    549s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:17:27    549s] (I)      Layer  1:      47179       125        44      121968       56961    (68.17%) 
[01/21 02:17:27    549s] (I)      Layer  2:     168365     47832         1           0      169974    ( 0.00%) 
[01/21 02:17:27    549s] (I)      Layer  3:     178441     41484         0           0      178929    ( 0.00%) 
[01/21 02:17:27    549s] (I)      Layer  4:     168365     17035         0           0      169974    ( 0.00%) 
[01/21 02:17:27    549s] (I)      Layer  5:     178441      7568         0           0      178929    ( 0.00%) 
[01/21 02:17:27    549s] (I)      Layer  6:     168365      2494         0           0      169974    ( 0.00%) 
[01/21 02:17:27    549s] (I)      Layer  7:     178441       278         0           0      178929    ( 0.00%) 
[01/21 02:17:27    549s] (I)      Layer  8:     168365       254         0           0      169974    ( 0.00%) 
[01/21 02:17:27    549s] (I)      Layer  9:     177485        45         0           0      178929    ( 0.00%) 
[01/21 02:17:27    549s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:17:27    549s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:17:27    549s] (I)      Total:       1557073    117120        45      134473     1579627    ( 7.85%) 
[01/21 02:17:27    549s] (I)      
[01/21 02:17:27    549s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:17:27    549s] [NR-eGR]                        OverCon           OverCon            
[01/21 02:17:27    549s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/21 02:17:27    549s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/21 02:17:27    549s] [NR-eGR] ---------------------------------------------------------------
[01/21 02:17:27    549s] [NR-eGR]  Metal1 ( 1)        39( 0.62%)         0( 0.00%)   ( 0.62%) 
[01/21 02:17:27    549s] [NR-eGR]  Metal2 ( 2)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/21 02:17:27    549s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:17:27    549s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:17:27    549s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:17:27    549s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:17:27    549s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:17:27    549s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:17:27    549s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:17:27    549s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:17:27    549s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:17:27    549s] [NR-eGR] ---------------------------------------------------------------
[01/21 02:17:27    549s] [NR-eGR]        Total        40( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/21 02:17:27    549s] [NR-eGR] 
[01/21 02:17:27    549s] (I)      Finished Global Routing ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2347.54 MB )
[01/21 02:17:27    549s] (I)      total 2D Cap : 1569119 = (826512 H, 742607 V)
[01/21 02:17:27    549s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:17:27    549s] (I)      ============= Track Assignment ============
[01/21 02:17:27    549s] (I)      Started Track Assignment (1T) ( Curr Mem: 2347.54 MB )
[01/21 02:17:27    549s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 02:17:27    549s] (I)      Run Multi-thread track assignment
[01/21 02:17:28    549s] (I)      Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2347.54 MB )
[01/21 02:17:28    549s] (I)      Started Export ( Curr Mem: 2347.54 MB )
[01/21 02:17:28    549s] [NR-eGR]                  Length (um)   Vias 
[01/21 02:17:28    549s] [NR-eGR] ------------------------------------
[01/21 02:17:28    549s] [NR-eGR]  Metal1   (1H)         14637  40662 
[01/21 02:17:28    549s] [NR-eGR]  Metal2   (2V)         69981  26656 
[01/21 02:17:28    549s] [NR-eGR]  Metal3   (3H)         68275   5225 
[01/21 02:17:28    549s] [NR-eGR]  Metal4   (4V)         28611   1958 
[01/21 02:17:28    549s] [NR-eGR]  Metal5   (5H)         12919    666 
[01/21 02:17:28    549s] [NR-eGR]  Metal6   (6V)          4250     62 
[01/21 02:17:28    549s] [NR-eGR]  Metal7   (7H)           491     40 
[01/21 02:17:28    549s] [NR-eGR]  Metal8   (8V)           440     23 
[01/21 02:17:28    549s] [NR-eGR]  Metal9   (9H)            61     11 
[01/21 02:17:28    549s] [NR-eGR]  Metal10  (10V)            2      6 
[01/21 02:17:28    549s] [NR-eGR]  Metal11  (11H)           10      0 
[01/21 02:17:28    549s] [NR-eGR] ------------------------------------
[01/21 02:17:28    549s] [NR-eGR]           Total       199676  75309 
[01/21 02:17:28    549s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:17:28    549s] [NR-eGR] Total half perimeter of net bounding box: 167093um
[01/21 02:17:28    549s] [NR-eGR] Total length: 199676um, number of vias: 75309
[01/21 02:17:28    549s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:17:28    549s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/21 02:17:28    549s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:17:28    550s] (I)      Finished Export ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2338.02 MB )
[01/21 02:17:28    550s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 1.29 sec, Curr Mem: 2319.02 MB )
[01/21 02:17:28    550s] (I)      ===================================== Runtime Summary ======================================
[01/21 02:17:28    550s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/21 02:17:28    550s] (I)      --------------------------------------------------------------------------------------------
[01/21 02:17:28    550s] (I)       Early Global Route kernel              100.00%  673.72 sec  675.01 sec  1.29 sec  1.28 sec 
[01/21 02:17:28    550s] (I)       +-Import and model                      33.53%  673.73 sec  674.16 sec  0.43 sec  0.43 sec 
[01/21 02:17:28    550s] (I)       | +-Create place DB                      5.13%  673.73 sec  673.80 sec  0.07 sec  0.07 sec 
[01/21 02:17:28    550s] (I)       | | +-Import place data                  5.11%  673.73 sec  673.80 sec  0.07 sec  0.07 sec 
[01/21 02:17:28    550s] (I)       | | | +-Read instances and placement     1.09%  673.73 sec  673.75 sec  0.01 sec  0.01 sec 
[01/21 02:17:28    550s] (I)       | | | +-Read nets                        3.98%  673.75 sec  673.80 sec  0.05 sec  0.06 sec 
[01/21 02:17:28    550s] (I)       | +-Create route DB                     27.54%  673.80 sec  674.15 sec  0.35 sec  0.34 sec 
[01/21 02:17:28    550s] (I)       | | +-Import route data (1T)            27.49%  673.80 sec  674.15 sec  0.35 sec  0.34 sec 
[01/21 02:17:28    550s] (I)       | | | +-Read blockages ( Layer 1-11 )   18.25%  673.81 sec  674.04 sec  0.23 sec  0.23 sec 
[01/21 02:17:28    550s] (I)       | | | | +-Read routing blockages         0.00%  673.81 sec  673.81 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | | | +-Read instance blockages       17.96%  673.81 sec  674.04 sec  0.23 sec  0.22 sec 
[01/21 02:17:28    550s] (I)       | | | | +-Read PG blockages              0.10%  674.04 sec  674.04 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | | | +-Read clock blockages           0.01%  674.04 sec  674.04 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | | | +-Read other blockages           0.01%  674.04 sec  674.04 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | | | +-Read halo blockages            0.02%  674.04 sec  674.04 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | | | +-Read boundary cut boxes        0.00%  674.04 sec  674.04 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | | +-Read blackboxes                  0.00%  674.04 sec  674.04 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | | +-Read prerouted                   1.07%  674.04 sec  674.06 sec  0.01 sec  0.01 sec 
[01/21 02:17:28    550s] (I)       | | | +-Read unlegalized nets            0.38%  674.06 sec  674.06 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | | +-Read nets                        0.55%  674.06 sec  674.07 sec  0.01 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | | +-Set up via pillars               0.01%  674.07 sec  674.07 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | | +-Initialize 3D grid graph         0.05%  674.07 sec  674.07 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | | +-Model blockage capacity          6.04%  674.07 sec  674.15 sec  0.08 sec  0.07 sec 
[01/21 02:17:28    550s] (I)       | | | | +-Initialize 3D capacity         5.84%  674.07 sec  674.15 sec  0.08 sec  0.07 sec 
[01/21 02:17:28    550s] (I)       | +-Read aux data                        0.00%  674.15 sec  674.15 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | +-Others data preparation              0.08%  674.15 sec  674.15 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | +-Create route kernel                  0.56%  674.15 sec  674.16 sec  0.01 sec  0.01 sec 
[01/21 02:17:28    550s] (I)       +-Global Routing                        20.72%  674.16 sec  674.43 sec  0.27 sec  0.27 sec 
[01/21 02:17:28    550s] (I)       | +-Initialization                       0.24%  674.16 sec  674.17 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | +-Net group 1                         19.01%  674.17 sec  674.41 sec  0.24 sec  0.24 sec 
[01/21 02:17:28    550s] (I)       | | +-Generate topology                  1.31%  674.17 sec  674.19 sec  0.02 sec  0.01 sec 
[01/21 02:17:28    550s] (I)       | | +-Phase 1a                           3.65%  674.19 sec  674.24 sec  0.05 sec  0.04 sec 
[01/21 02:17:28    550s] (I)       | | | +-Pattern routing (1T)             3.15%  674.19 sec  674.23 sec  0.04 sec  0.04 sec 
[01/21 02:17:28    550s] (I)       | | | +-Add via demand to 2D             0.42%  674.23 sec  674.24 sec  0.01 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | +-Phase 1b                           0.01%  674.24 sec  674.24 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | +-Phase 1c                           0.00%  674.24 sec  674.24 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | +-Phase 1d                           0.00%  674.24 sec  674.24 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | +-Phase 1e                           0.03%  674.24 sec  674.24 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | | +-Route legalization               0.00%  674.24 sec  674.24 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | | +-Phase 1l                          13.54%  674.24 sec  674.41 sec  0.17 sec  0.18 sec 
[01/21 02:17:28    550s] (I)       | | | +-Layer assignment (1T)           13.27%  674.24 sec  674.41 sec  0.17 sec  0.17 sec 
[01/21 02:17:28    550s] (I)       | +-Clean cong LA                        0.00%  674.41 sec  674.41 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       +-Export 3D cong map                     0.71%  674.43 sec  674.44 sec  0.01 sec  0.01 sec 
[01/21 02:17:28    550s] (I)       | +-Export 2D cong map                   0.06%  674.44 sec  674.44 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       +-Extract Global 3D Wires                0.60%  674.46 sec  674.47 sec  0.01 sec  0.01 sec 
[01/21 02:17:28    550s] (I)       +-Track Assignment (1T)                 16.52%  674.47 sec  674.68 sec  0.21 sec  0.21 sec 
[01/21 02:17:28    550s] (I)       | +-Initialization                       0.07%  674.47 sec  674.47 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       | +-Track Assignment Kernel             16.04%  674.47 sec  674.68 sec  0.21 sec  0.21 sec 
[01/21 02:17:28    550s] (I)       | +-Free Memory                          0.01%  674.68 sec  674.68 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)       +-Export                                24.72%  674.68 sec  675.00 sec  0.32 sec  0.32 sec 
[01/21 02:17:28    550s] (I)       | +-Export DB wires                      7.86%  674.68 sec  674.78 sec  0.10 sec  0.10 sec 
[01/21 02:17:28    550s] (I)       | | +-Export all nets                    5.87%  674.69 sec  674.77 sec  0.08 sec  0.07 sec 
[01/21 02:17:28    550s] (I)       | | +-Set wire vias                      1.29%  674.77 sec  674.78 sec  0.02 sec  0.02 sec 
[01/21 02:17:28    550s] (I)       | +-Report wirelength                    3.29%  674.79 sec  674.83 sec  0.04 sec  0.04 sec 
[01/21 02:17:28    550s] (I)       | +-Update net boxes                     4.00%  674.83 sec  674.88 sec  0.05 sec  0.06 sec 
[01/21 02:17:28    550s] (I)       | +-Update timing                        9.47%  674.88 sec  675.00 sec  0.12 sec  0.12 sec 
[01/21 02:17:28    550s] (I)       +-Postprocess design                     0.31%  675.00 sec  675.01 sec  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)      ===================== Summary by functions =====================
[01/21 02:17:28    550s] (I)       Lv  Step                                 %      Real       CPU 
[01/21 02:17:28    550s] (I)      ----------------------------------------------------------------
[01/21 02:17:28    550s] (I)        0  Early Global Route kernel      100.00%  1.29 sec  1.28 sec 
[01/21 02:17:28    550s] (I)        1  Import and model                33.53%  0.43 sec  0.43 sec 
[01/21 02:17:28    550s] (I)        1  Export                          24.72%  0.32 sec  0.32 sec 
[01/21 02:17:28    550s] (I)        1  Global Routing                  20.72%  0.27 sec  0.27 sec 
[01/21 02:17:28    550s] (I)        1  Track Assignment (1T)           16.52%  0.21 sec  0.21 sec 
[01/21 02:17:28    550s] (I)        1  Export 3D cong map               0.71%  0.01 sec  0.01 sec 
[01/21 02:17:28    550s] (I)        1  Extract Global 3D Wires          0.60%  0.01 sec  0.01 sec 
[01/21 02:17:28    550s] (I)        1  Postprocess design               0.31%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        2  Create route DB                 27.54%  0.35 sec  0.34 sec 
[01/21 02:17:28    550s] (I)        2  Net group 1                     19.01%  0.24 sec  0.24 sec 
[01/21 02:17:28    550s] (I)        2  Track Assignment Kernel         16.04%  0.21 sec  0.21 sec 
[01/21 02:17:28    550s] (I)        2  Update timing                    9.47%  0.12 sec  0.12 sec 
[01/21 02:17:28    550s] (I)        2  Export DB wires                  7.86%  0.10 sec  0.10 sec 
[01/21 02:17:28    550s] (I)        2  Create place DB                  5.13%  0.07 sec  0.07 sec 
[01/21 02:17:28    550s] (I)        2  Update net boxes                 4.00%  0.05 sec  0.06 sec 
[01/21 02:17:28    550s] (I)        2  Report wirelength                3.29%  0.04 sec  0.04 sec 
[01/21 02:17:28    550s] (I)        2  Create route kernel              0.56%  0.01 sec  0.01 sec 
[01/21 02:17:28    550s] (I)        2  Initialization                   0.32%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        2  Others data preparation          0.08%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        3  Import route data (1T)          27.49%  0.35 sec  0.34 sec 
[01/21 02:17:28    550s] (I)        3  Phase 1l                        13.54%  0.17 sec  0.18 sec 
[01/21 02:17:28    550s] (I)        3  Export all nets                  5.87%  0.08 sec  0.07 sec 
[01/21 02:17:28    550s] (I)        3  Import place data                5.11%  0.07 sec  0.07 sec 
[01/21 02:17:28    550s] (I)        3  Phase 1a                         3.65%  0.05 sec  0.04 sec 
[01/21 02:17:28    550s] (I)        3  Generate topology                1.31%  0.02 sec  0.01 sec 
[01/21 02:17:28    550s] (I)        3  Set wire vias                    1.29%  0.02 sec  0.02 sec 
[01/21 02:17:28    550s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        3  Phase 1b                         0.01%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        4  Read blockages ( Layer 1-11 )   18.25%  0.23 sec  0.23 sec 
[01/21 02:17:28    550s] (I)        4  Layer assignment (1T)           13.27%  0.17 sec  0.17 sec 
[01/21 02:17:28    550s] (I)        4  Model blockage capacity          6.04%  0.08 sec  0.07 sec 
[01/21 02:17:28    550s] (I)        4  Read nets                        4.53%  0.06 sec  0.06 sec 
[01/21 02:17:28    550s] (I)        4  Pattern routing (1T)             3.15%  0.04 sec  0.04 sec 
[01/21 02:17:28    550s] (I)        4  Read instances and placement     1.09%  0.01 sec  0.01 sec 
[01/21 02:17:28    550s] (I)        4  Read prerouted                   1.07%  0.01 sec  0.01 sec 
[01/21 02:17:28    550s] (I)        4  Add via demand to 2D             0.42%  0.01 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        4  Read unlegalized nets            0.38%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        5  Read instance blockages         17.96%  0.23 sec  0.22 sec 
[01/21 02:17:28    550s] (I)        5  Initialize 3D capacity           5.84%  0.08 sec  0.07 sec 
[01/21 02:17:28    550s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/21 02:17:28    550s] Extraction called for design 'picorv32' of instances=10051 and nets=11100 using extraction engine 'preRoute' .
[01/21 02:17:28    550s] PreRoute RC Extraction called for design picorv32.
[01/21 02:17:28    550s] RC Extraction called in multi-corner(1) mode.
[01/21 02:17:28    550s] RCMode: PreRoute
[01/21 02:17:28    550s]       RC Corner Indexes            0   
[01/21 02:17:28    550s] Capacitance Scaling Factor   : 1.00000 
[01/21 02:17:28    550s] Resistance Scaling Factor    : 1.00000 
[01/21 02:17:28    550s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 02:17:28    550s] Clock Res. Scaling Factor    : 1.00000 
[01/21 02:17:28    550s] Shrink Factor                : 1.00000
[01/21 02:17:28    550s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 02:17:28    550s] Using Quantus QRC technology file ...
[01/21 02:17:28    550s] 
[01/21 02:17:28    550s] Trim Metal Layers:
[01/21 02:17:28    550s] LayerId::1 widthSet size::2
[01/21 02:17:28    550s] LayerId::2 widthSet size::2
[01/21 02:17:28    550s] LayerId::3 widthSet size::2
[01/21 02:17:28    550s] LayerId::4 widthSet size::2
[01/21 02:17:28    550s] LayerId::5 widthSet size::2
[01/21 02:17:28    550s] LayerId::6 widthSet size::2
[01/21 02:17:28    550s] LayerId::7 widthSet size::2
[01/21 02:17:28    550s] LayerId::8 widthSet size::2
[01/21 02:17:28    550s] LayerId::9 widthSet size::2
[01/21 02:17:28    550s] LayerId::10 widthSet size::2
[01/21 02:17:28    550s] LayerId::11 widthSet size::2
[01/21 02:17:28    550s] Updating RC grid for preRoute extraction ...
[01/21 02:17:28    550s] eee: pegSigSF::1.070000
[01/21 02:17:28    550s] Initializing multi-corner resistance tables ...
[01/21 02:17:28    550s] eee: l::1 avDens::0.133993 usedTrk::2568.637547 availTrk::19170.000000 sigTrk::2568.637547
[01/21 02:17:28    550s] eee: l::2 avDens::0.267525 usedTrk::4117.214402 availTrk::15390.000000 sigTrk::4117.214402
[01/21 02:17:28    550s] eee: l::3 avDens::0.244689 usedTrk::4008.006887 availTrk::16380.000000 sigTrk::4008.006887
[01/21 02:17:28    550s] eee: l::4 avDens::0.117686 usedTrk::1690.442691 availTrk::14364.000000 sigTrk::1690.442691
[01/21 02:17:28    550s] eee: l::5 avDens::0.051942 usedTrk::766.656811 availTrk::14760.000000 sigTrk::766.656811
[01/21 02:17:28    550s] eee: l::6 avDens::0.021068 usedTrk::259.383129 availTrk::12312.000000 sigTrk::259.383129
[01/21 02:17:28    550s] eee: l::7 avDens::0.015130 usedTrk::35.403509 availTrk::2340.000000 sigTrk::35.403509
[01/21 02:17:28    550s] eee: l::8 avDens::0.011930 usedTrk::28.560293 availTrk::2394.000000 sigTrk::28.560293
[01/21 02:17:28    550s] eee: l::9 avDens::0.006787 usedTrk::3.664971 availTrk::540.000000 sigTrk::3.664971
[01/21 02:17:28    550s] eee: l::10 avDens::0.069917 usedTrk::105.211725 availTrk::1504.800000 sigTrk::105.211725
[01/21 02:17:28    550s] eee: l::11 avDens::0.046907 usedTrk::150.290293 availTrk::3204.000000 sigTrk::150.290293
[01/21 02:17:28    550s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:17:28    550s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.261691 uaWl=1.000000 uaWlH=0.220890 aWlH=0.000000 lMod=0 pMax=0.817300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:17:28    550s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2313.023M)
[01/21 02:17:29    550s] Compute RC Scale Done ...
[01/21 02:17:29    550s] OPERPROF: Starting HotSpotCal at level 1, MEM:2332.1M, EPOCH TIME: 1705796249.136276
[01/21 02:17:29    550s] [hotspot] +------------+---------------+---------------+
[01/21 02:17:29    550s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 02:17:29    550s] [hotspot] +------------+---------------+---------------+
[01/21 02:17:29    550s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 02:17:29    550s] [hotspot] +------------+---------------+---------------+
[01/21 02:17:29    550s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:17:29    550s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 02:17:29    550s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2332.1M, EPOCH TIME: 1705796249.138630
[01/21 02:17:29    550s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[01/21 02:17:29    550s] Begin: GigaOpt Route Type Constraints Refinement
[01/21 02:17:29    550s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:10.9/0:18:48.7 (0.5), mem = 2332.1M
[01/21 02:17:29    550s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.24
[01/21 02:17:29    550s] ### Creating RouteCongInterface, started
[01/21 02:17:29    550s] 
[01/21 02:17:29    550s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:17:29    550s] 
[01/21 02:17:29    550s] #optDebug: {0, 1.000}
[01/21 02:17:29    550s] ### Creating RouteCongInterface, finished
[01/21 02:17:29    550s] Updated routing constraints on 0 nets.
[01/21 02:17:29    550s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.24
[01/21 02:17:29    550s] Bottom Preferred Layer:
[01/21 02:17:29    550s] +---------------+------------+----------+
[01/21 02:17:29    550s] |     Layer     |    CLK     |   Rule   |
[01/21 02:17:29    550s] +---------------+------------+----------+
[01/21 02:17:29    550s] | Metal5 (z=5)  |         39 | default  |
[01/21 02:17:29    550s] +---------------+------------+----------+
[01/21 02:17:29    550s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/21 02:17:29    550s] +---------------+------------+----------+
[01/21 02:17:29    550s] Via Pillar Rule:
[01/21 02:17:29    550s]     None
[01/21 02:17:29    550s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:09:11.0/0:18:48.7 (0.5), mem = 2332.1M
[01/21 02:17:29    550s] 
[01/21 02:17:29    550s] =============================================================================================
[01/21 02:17:29    550s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.35-s114_1
[01/21 02:17:29    550s] =============================================================================================
[01/21 02:17:29    550s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:17:29    550s] ---------------------------------------------------------------------------------------------
[01/21 02:17:29    550s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  77.5 % )     0:00:00.0 /  0:00:00.1    1.0
[01/21 02:17:29    550s] [ MISC                   ]          0:00:00.0  (  22.5 % )     0:00:00.0 /  0:00:00.0    0.7
[01/21 02:17:29    550s] ---------------------------------------------------------------------------------------------
[01/21 02:17:29    550s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:17:29    550s] ---------------------------------------------------------------------------------------------
[01/21 02:17:29    550s] 
[01/21 02:17:29    550s] End: GigaOpt Route Type Constraints Refinement
[01/21 02:17:29    550s] skip EGR on cluster skew clock nets.
[01/21 02:17:29    551s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 02:17:29    551s] #################################################################################
[01/21 02:17:29    551s] # Design Stage: PreRoute
[01/21 02:17:29    551s] # Design Name: picorv32
[01/21 02:17:29    551s] # Design Mode: 45nm
[01/21 02:17:29    551s] # Analysis Mode: MMMC Non-OCV 
[01/21 02:17:29    551s] # Parasitics Mode: No SPEF/RCDB 
[01/21 02:17:29    551s] # Signoff Settings: SI Off 
[01/21 02:17:29    551s] #################################################################################
[01/21 02:17:29    551s] Calculate delays in Single mode...
[01/21 02:17:29    551s] Topological Sorting (REAL = 0:00:00.0, MEM = 2330.1M, InitMEM = 2330.1M)
[01/21 02:17:29    551s] Start delay calculation (fullDC) (1 T). (MEM=2330.1)
[01/21 02:17:29    551s] End AAE Lib Interpolated Model. (MEM=2341.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:17:32    554s] Total number of fetched objects 10958
[01/21 02:17:32    554s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/21 02:17:32    554s] End delay calculation. (MEM=2371.77 CPU=0:00:02.3 REAL=0:00:02.0)
[01/21 02:17:32    554s] End delay calculation (fullDC). (MEM=2371.77 CPU=0:00:02.9 REAL=0:00:03.0)
[01/21 02:17:32    554s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 2371.8M) ***
[01/21 02:17:33    554s] Begin: GigaOpt postEco DRV Optimization
[01/21 02:17:33    554s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/21 02:17:33    554s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:14.9/0:18:52.7 (0.5), mem = 2371.8M
[01/21 02:17:33    554s] Info: 43 nets with fixed/cover wires excluded.
[01/21 02:17:33    554s] Info: 43 clock nets excluded from IPO operation.
[01/21 02:17:33    554s] Processing average sequential pin duty cycle 
[01/21 02:17:33    554s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.25
[01/21 02:17:33    554s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:17:33    554s] ### Creating PhyDesignMc. totSessionCpu=0:09:15 mem=2371.8M
[01/21 02:17:33    554s] OPERPROF: Starting DPlace-Init at level 1, MEM:2371.8M, EPOCH TIME: 1705796253.206109
[01/21 02:17:33    554s] Processing tracks to init pin-track alignment.
[01/21 02:17:33    554s] z: 2, totalTracks: 1
[01/21 02:17:33    554s] z: 4, totalTracks: 1
[01/21 02:17:33    554s] z: 6, totalTracks: 1
[01/21 02:17:33    554s] z: 8, totalTracks: 1
[01/21 02:17:33    554s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:17:33    555s] All LLGs are deleted
[01/21 02:17:33    555s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:33    555s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:33    555s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2371.8M, EPOCH TIME: 1705796253.215760
[01/21 02:17:33    555s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2371.8M, EPOCH TIME: 1705796253.216097
[01/21 02:17:33    555s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2371.8M, EPOCH TIME: 1705796253.219517
[01/21 02:17:33    555s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:33    555s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:33    555s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2371.8M, EPOCH TIME: 1705796253.221828
[01/21 02:17:33    555s] Max number of tech site patterns supported in site array is 256.
[01/21 02:17:33    555s] Core basic site is CoreSite
[01/21 02:17:33    555s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2371.8M, EPOCH TIME: 1705796253.267232
[01/21 02:17:33    555s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:17:33    555s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:17:33    555s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2371.8M, EPOCH TIME: 1705796253.269640
[01/21 02:17:33    555s] Fast DP-INIT is on for default
[01/21 02:17:33    555s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:17:33    555s] Atter site array init, number of instance map data is 0.
[01/21 02:17:33    555s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.053, MEM:2371.8M, EPOCH TIME: 1705796253.274511
[01/21 02:17:33    555s] 
[01/21 02:17:33    555s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:33    555s] 
[01/21 02:17:33    555s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:17:33    555s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:2371.8M, EPOCH TIME: 1705796253.279819
[01/21 02:17:33    555s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2371.8M, EPOCH TIME: 1705796253.279915
[01/21 02:17:33    555s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2371.8M, EPOCH TIME: 1705796253.279995
[01/21 02:17:33    555s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2371.8MB).
[01/21 02:17:33    555s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.076, MEM:2371.8M, EPOCH TIME: 1705796253.282215
[01/21 02:17:33    555s] TotalInstCnt at PhyDesignMc Initialization: 10051
[01/21 02:17:33    555s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:15 mem=2371.8M
[01/21 02:17:33    555s] ### Creating RouteCongInterface, started
[01/21 02:17:33    555s] 
[01/21 02:17:33    555s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/21 02:17:33    555s] 
[01/21 02:17:33    555s] #optDebug: {0, 1.000}
[01/21 02:17:33    555s] ### Creating RouteCongInterface, finished
[01/21 02:17:33    555s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:17:33    555s] ### Creating LA Mngr. totSessionCpu=0:09:15 mem=2371.8M
[01/21 02:17:33    555s] ### Creating LA Mngr, finished. totSessionCpu=0:09:15 mem=2371.8M
[01/21 02:17:34    555s] [GPS-DRV] Optimizer parameters ============================= 
[01/21 02:17:34    555s] [GPS-DRV] maxDensity (design): 0.95
[01/21 02:17:34    555s] [GPS-DRV] maxLocalDensity: 0.98
[01/21 02:17:34    555s] [GPS-DRV] All active and enabled setup views
[01/21 02:17:34    555s] [GPS-DRV]     default_emulate_view
[01/21 02:17:34    555s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:17:34    555s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:17:34    555s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/21 02:17:34    555s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/21 02:17:34    555s] [GPS-DRV] timing-driven DRV settings
[01/21 02:17:34    555s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/21 02:17:34    555s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2406.1M, EPOCH TIME: 1705796254.092166
[01/21 02:17:34    555s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2406.1M, EPOCH TIME: 1705796254.092443
[01/21 02:17:34    556s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:17:34    556s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/21 02:17:34    556s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:17:34    556s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/21 02:17:34    556s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:17:34    556s] Info: violation cost 4.489286 (cap = 0.000000, tran = 4.489286, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:17:34    556s] |    23|    74|    -0.11|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|       0|       0|       0| 71.27%|          |         |
[01/21 02:17:35    556s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:17:35    556s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|      20|       0|       6| 71.35%| 0:00:01.0|  2460.3M|
[01/21 02:17:35    556s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:17:35    556s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|       0|       0|       0| 71.35%| 0:00:00.0|  2460.3M|
[01/21 02:17:35    556s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:17:35    556s] Bottom Preferred Layer:
[01/21 02:17:35    556s] +---------------+------------+----------+
[01/21 02:17:35    556s] |     Layer     |    CLK     |   Rule   |
[01/21 02:17:35    556s] +---------------+------------+----------+
[01/21 02:17:35    556s] | Metal5 (z=5)  |         39 | default  |
[01/21 02:17:35    556s] +---------------+------------+----------+
[01/21 02:17:35    556s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/21 02:17:35    556s] +---------------+------------+----------+
[01/21 02:17:35    556s] Via Pillar Rule:
[01/21 02:17:35    556s]     None
[01/21 02:17:35    556s] 
[01/21 02:17:35    556s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2460.3M) ***
[01/21 02:17:35    556s] 
[01/21 02:17:35    556s] Total-nets :: 10934, Stn-nets :: 2, ratio :: 0.0182916 %, Total-len 199677, Stn-len 372.395
[01/21 02:17:35    556s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2441.2M, EPOCH TIME: 1705796255.212672
[01/21 02:17:35    556s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10071).
[01/21 02:17:35    556s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:35    557s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:35    557s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:35    557s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.057, MEM:2352.2M, EPOCH TIME: 1705796255.269747
[01/21 02:17:35    557s] TotalInstCnt at PhyDesignMc Destruction: 10071
[01/21 02:17:35    557s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.25
[01/21 02:17:35    557s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:09:17.0/0:18:54.8 (0.5), mem = 2352.2M
[01/21 02:17:35    557s] 
[01/21 02:17:35    557s] =============================================================================================
[01/21 02:17:35    557s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.35-s114_1
[01/21 02:17:35    557s] =============================================================================================
[01/21 02:17:35    557s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:17:35    557s] ---------------------------------------------------------------------------------------------
[01/21 02:17:35    557s] [ SlackTraversorInit     ]      1   0:00:00.4  (  20.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:17:35    557s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:17:35    557s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:17:35    557s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:17:35    557s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:17:35    557s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:35    557s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:17:35    557s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.4    1.0
[01/21 02:17:35    557s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:35    557s] [ OptEval                ]      2   0:00:00.2  (  10.0 % )     0:00:00.2 /  0:00:00.2    0.9
[01/21 02:17:35    557s] [ OptCommit              ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 02:17:35    557s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:17:35    557s] [ IncrDelayCalc          ]      9   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.1
[01/21 02:17:35    557s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:17:35    557s] [ DrvComputeSummary      ]      3   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.2
[01/21 02:17:35    557s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:17:35    557s] [ MISC                   ]          0:00:00.8  (  36.7 % )     0:00:00.8 /  0:00:00.8    1.0
[01/21 02:17:35    557s] ---------------------------------------------------------------------------------------------
[01/21 02:17:35    557s]  DrvOpt #2 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[01/21 02:17:35    557s] ---------------------------------------------------------------------------------------------
[01/21 02:17:35    557s] 
[01/21 02:17:35    557s] End: GigaOpt postEco DRV Optimization
[01/21 02:17:35    557s] **INFO: Flow update: Design timing is met.
[01/21 02:17:35    557s] Running refinePlace -preserveRouting true -hardFence false
[01/21 02:17:35    557s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2352.2M, EPOCH TIME: 1705796255.281806
[01/21 02:17:35    557s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2352.2M, EPOCH TIME: 1705796255.281901
[01/21 02:17:35    557s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2352.2M, EPOCH TIME: 1705796255.282012
[01/21 02:17:35    557s] Processing tracks to init pin-track alignment.
[01/21 02:17:35    557s] z: 2, totalTracks: 1
[01/21 02:17:35    557s] z: 4, totalTracks: 1
[01/21 02:17:35    557s] z: 6, totalTracks: 1
[01/21 02:17:35    557s] z: 8, totalTracks: 1
[01/21 02:17:35    557s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:17:35    557s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2352.2M, EPOCH TIME: 1705796255.293239
[01/21 02:17:35    557s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:35    557s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:35    557s] 
[01/21 02:17:35    557s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:35    557s] 
[01/21 02:17:35    557s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:17:35    557s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.047, MEM:2352.2M, EPOCH TIME: 1705796255.340439
[01/21 02:17:35    557s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2352.2M, EPOCH TIME: 1705796255.340628
[01/21 02:17:35    557s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2352.2M, EPOCH TIME: 1705796255.340704
[01/21 02:17:35    557s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2352.2MB).
[01/21 02:17:35    557s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.061, MEM:2352.2M, EPOCH TIME: 1705796255.342847
[01/21 02:17:35    557s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.061, MEM:2352.2M, EPOCH TIME: 1705796255.342911
[01/21 02:17:35    557s] TDRefine: refinePlace mode is spiral
[01/21 02:17:35    557s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.16
[01/21 02:17:35    557s] OPERPROF:   Starting RefinePlace at level 2, MEM:2352.2M, EPOCH TIME: 1705796255.343001
[01/21 02:17:35    557s] *** Starting refinePlace (0:09:17 mem=2352.2M) ***
[01/21 02:17:35    557s] Total net bbox length = 1.672e+05 (7.774e+04 8.948e+04) (ext = 1.112e+04)
[01/21 02:17:35    557s] 
[01/21 02:17:35    557s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:35    557s] (I)      Default pattern map key = picorv32_default.
[01/21 02:17:35    557s] (I)      Default pattern map key = picorv32_default.
[01/21 02:17:35    557s] 
[01/21 02:17:35    557s] Starting Small incrNP...
[01/21 02:17:35    557s] User Input Parameters:
[01/21 02:17:35    557s] - Congestion Driven    : Off
[01/21 02:17:35    557s] - Timing Driven        : Off
[01/21 02:17:35    557s] - Area-Violation Based : Off
[01/21 02:17:35    557s] - Start Rollback Level : -5
[01/21 02:17:35    557s] - Legalized            : On
[01/21 02:17:35    557s] - Window Based         : Off
[01/21 02:17:35    557s] - eDen incr mode       : Off
[01/21 02:17:35    557s] - Small incr mode      : On
[01/21 02:17:35    557s] 
[01/21 02:17:35    557s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2352.2M, EPOCH TIME: 1705796255.364724
[01/21 02:17:35    557s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2352.2M, EPOCH TIME: 1705796255.366908
[01/21 02:17:35    557s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.004, MEM:2352.2M, EPOCH TIME: 1705796255.370673
[01/21 02:17:35    557s] default core: bins with density > 0.750 = 50.89 % ( 86 / 169 )
[01/21 02:17:35    557s] Density distribution unevenness ratio = 8.512%
[01/21 02:17:35    557s] Density distribution unevenness ratio (U70) = 8.512%
[01/21 02:17:35    557s] Density distribution unevenness ratio (U80) = 1.879%
[01/21 02:17:35    557s] Density distribution unevenness ratio (U90) = 0.023%
[01/21 02:17:35    557s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.006, MEM:2352.2M, EPOCH TIME: 1705796255.370817
[01/21 02:17:35    557s] cost 0.913953, thresh 1.000000
[01/21 02:17:35    557s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2352.2M)
[01/21 02:17:35    557s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:17:35    557s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2352.2M, EPOCH TIME: 1705796255.371389
[01/21 02:17:35    557s] Starting refinePlace ...
[01/21 02:17:35    557s] (I)      Default pattern map key = picorv32_default.
[01/21 02:17:35    557s] One DDP V2 for no tweak run.
[01/21 02:17:35    557s] (I)      Default pattern map key = picorv32_default.
[01/21 02:17:35    557s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2352.2M, EPOCH TIME: 1705796255.399936
[01/21 02:17:35    557s] DDP initSite1 nrRow 124 nrJob 124
[01/21 02:17:35    557s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2352.2M, EPOCH TIME: 1705796255.400061
[01/21 02:17:35    557s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2352.2M, EPOCH TIME: 1705796255.400322
[01/21 02:17:35    557s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2352.2M, EPOCH TIME: 1705796255.400385
[01/21 02:17:35    557s] DDP markSite nrRow 124 nrJob 124
[01/21 02:17:35    557s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2352.2M, EPOCH TIME: 1705796255.400802
[01/21 02:17:35    557s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2352.2M, EPOCH TIME: 1705796255.400866
[01/21 02:17:35    557s]   Spread Effort: high, pre-route mode, useDDP on.
[01/21 02:17:35    557s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2352.2MB) @(0:09:17 - 0:09:17).
[01/21 02:17:35    557s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:17:35    557s] wireLenOptFixPriorityInst 1961 inst fixed
[01/21 02:17:35    557s] 
[01/21 02:17:35    557s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:17:35    557s] Move report: legalization moves 31 insts, mean move: 2.27 um, max move: 8.44 um spiral
[01/21 02:17:35    557s] 	Max move on inst (FE_OFC622_n_2039): (185.40, 64.60) --> (187.00, 71.44)
[01/21 02:17:35    557s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:17:35    557s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:17:35    557s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2355.2MB) @(0:09:17 - 0:09:18).
[01/21 02:17:35    557s] Move report: Detail placement moves 31 insts, mean move: 2.27 um, max move: 8.44 um 
[01/21 02:17:35    557s] 	Max move on inst (FE_OFC622_n_2039): (185.40, 64.60) --> (187.00, 71.44)
[01/21 02:17:35    557s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2355.2MB
[01/21 02:17:35    557s] Statistics of distance of Instance movement in refine placement:
[01/21 02:17:35    557s]   maximum (X+Y) =         8.44 um
[01/21 02:17:35    557s]   inst (FE_OFC622_n_2039) with max move: (185.4, 64.6) -> (187, 71.44)
[01/21 02:17:35    557s]   mean    (X+Y) =         2.27 um
[01/21 02:17:35    557s] Summary Report:
[01/21 02:17:35    557s] Instances move: 31 (out of 10029 movable)
[01/21 02:17:35    557s] Instances flipped: 0
[01/21 02:17:35    557s] Mean displacement: 2.27 um
[01/21 02:17:35    557s] Max displacement: 8.44 um (Instance: FE_OFC622_n_2039) (185.4, 64.6) -> (187, 71.44)
[01/21 02:17:35    557s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/21 02:17:35    557s] Total instances moved : 31
[01/21 02:17:35    557s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.470, REAL:0.467, MEM:2355.2M, EPOCH TIME: 1705796255.838862
[01/21 02:17:35    557s] Total net bbox length = 1.673e+05 (7.776e+04 8.951e+04) (ext = 1.112e+04)
[01/21 02:17:35    557s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2355.2MB
[01/21 02:17:35    557s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2355.2MB) @(0:09:17 - 0:09:18).
[01/21 02:17:35    557s] *** Finished refinePlace (0:09:18 mem=2355.2M) ***
[01/21 02:17:35    557s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.16
[01/21 02:17:35    557s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.500, REAL:0.502, MEM:2355.2M, EPOCH TIME: 1705796255.844773
[01/21 02:17:35    557s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2355.2M, EPOCH TIME: 1705796255.844863
[01/21 02:17:35    557s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10071).
[01/21 02:17:35    557s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:35    557s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:35    557s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:35    557s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.060, MEM:2352.2M, EPOCH TIME: 1705796255.905126
[01/21 02:17:35    557s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.620, REAL:0.624, MEM:2352.2M, EPOCH TIME: 1705796255.905333
[01/21 02:17:35    557s] **INFO: Flow update: Design timing is met.
[01/21 02:17:35    557s] **INFO: Flow update: Design timing is met.
[01/21 02:17:35    557s] **INFO: Flow update: Design timing is met.
[01/21 02:17:35    557s] #optDebug: fT-D <X 1 0 0 0>
[01/21 02:17:35    557s] Register exp ratio and priority group on 0 nets on 10978 nets : 
[01/21 02:17:36    557s] 
[01/21 02:17:36    557s] Active setup views:
[01/21 02:17:36    557s]  default_emulate_view
[01/21 02:17:36    557s]   Dominating endpoints: 0
[01/21 02:17:36    557s]   Dominating TNS: -0.000
[01/21 02:17:36    557s] 
[01/21 02:17:36    558s] Extraction called for design 'picorv32' of instances=10071 and nets=11120 using extraction engine 'preRoute' .
[01/21 02:17:36    558s] PreRoute RC Extraction called for design picorv32.
[01/21 02:17:36    558s] RC Extraction called in multi-corner(1) mode.
[01/21 02:17:36    558s] RCMode: PreRoute
[01/21 02:17:36    558s]       RC Corner Indexes            0   
[01/21 02:17:36    558s] Capacitance Scaling Factor   : 1.00000 
[01/21 02:17:36    558s] Resistance Scaling Factor    : 1.00000 
[01/21 02:17:36    558s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 02:17:36    558s] Clock Res. Scaling Factor    : 1.00000 
[01/21 02:17:36    558s] Shrink Factor                : 1.00000
[01/21 02:17:36    558s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 02:17:36    558s] Using Quantus QRC technology file ...
[01/21 02:17:36    558s] 
[01/21 02:17:36    558s] Trim Metal Layers:
[01/21 02:17:36    558s] LayerId::1 widthSet size::2
[01/21 02:17:36    558s] LayerId::2 widthSet size::2
[01/21 02:17:36    558s] LayerId::3 widthSet size::2
[01/21 02:17:36    558s] LayerId::4 widthSet size::2
[01/21 02:17:36    558s] LayerId::5 widthSet size::2
[01/21 02:17:36    558s] LayerId::6 widthSet size::2
[01/21 02:17:36    558s] LayerId::7 widthSet size::2
[01/21 02:17:36    558s] LayerId::8 widthSet size::2
[01/21 02:17:36    558s] LayerId::9 widthSet size::2
[01/21 02:17:36    558s] LayerId::10 widthSet size::2
[01/21 02:17:36    558s] LayerId::11 widthSet size::2
[01/21 02:17:36    558s] Updating RC grid for preRoute extraction ...
[01/21 02:17:36    558s] eee: pegSigSF::1.070000
[01/21 02:17:36    558s] Initializing multi-corner resistance tables ...
[01/21 02:17:36    558s] eee: l::1 avDens::0.133993 usedTrk::2568.651462 availTrk::19170.000000 sigTrk::2568.651462
[01/21 02:17:36    558s] eee: l::2 avDens::0.267526 usedTrk::4117.230485 availTrk::15390.000000 sigTrk::4117.230485
[01/21 02:17:36    558s] eee: l::3 avDens::0.244689 usedTrk::4008.006887 availTrk::16380.000000 sigTrk::4008.006887
[01/21 02:17:36    558s] eee: l::4 avDens::0.117687 usedTrk::1690.458772 availTrk::14364.000000 sigTrk::1690.458772
[01/21 02:17:36    558s] eee: l::5 avDens::0.051943 usedTrk::766.678155 availTrk::14760.000000 sigTrk::766.678155
[01/21 02:17:36    558s] eee: l::6 avDens::0.021068 usedTrk::259.383129 availTrk::12312.000000 sigTrk::259.383129
[01/21 02:17:36    558s] eee: l::7 avDens::0.015130 usedTrk::35.403509 availTrk::2340.000000 sigTrk::35.403509
[01/21 02:17:36    558s] eee: l::8 avDens::0.011930 usedTrk::28.560293 availTrk::2394.000000 sigTrk::28.560293
[01/21 02:17:36    558s] eee: l::9 avDens::0.006787 usedTrk::3.664971 availTrk::540.000000 sigTrk::3.664971
[01/21 02:17:36    558s] eee: l::10 avDens::0.069917 usedTrk::105.211725 availTrk::1504.800000 sigTrk::105.211725
[01/21 02:17:36    558s] eee: l::11 avDens::0.046907 usedTrk::150.290293 availTrk::3204.000000 sigTrk::150.290293
[01/21 02:17:36    558s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:17:36    558s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.261687 uaWl=1.000000 uaWlH=0.220892 aWlH=0.000000 lMod=0 pMax=0.817300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:17:36    558s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2338.891M)
[01/21 02:17:36    558s] Starting delay calculation for Setup views
[01/21 02:17:36    558s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 02:17:36    558s] #################################################################################
[01/21 02:17:36    558s] # Design Stage: PreRoute
[01/21 02:17:36    558s] # Design Name: picorv32
[01/21 02:17:36    558s] # Design Mode: 45nm
[01/21 02:17:36    558s] # Analysis Mode: MMMC Non-OCV 
[01/21 02:17:36    558s] # Parasitics Mode: No SPEF/RCDB 
[01/21 02:17:36    558s] # Signoff Settings: SI Off 
[01/21 02:17:36    558s] #################################################################################
[01/21 02:17:37    559s] Calculate delays in Single mode...
[01/21 02:17:37    559s] Topological Sorting (REAL = 0:00:00.0, MEM = 2340.9M, InitMEM = 2340.9M)
[01/21 02:17:37    559s] Start delay calculation (fullDC) (1 T). (MEM=2340.91)
[01/21 02:17:37    559s] End AAE Lib Interpolated Model. (MEM=2352.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:17:40    561s] Total number of fetched objects 10978
[01/21 02:17:40    562s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/21 02:17:40    562s] End delay calculation. (MEM=2368.85 CPU=0:00:02.3 REAL=0:00:03.0)
[01/21 02:17:40    562s] End delay calculation (fullDC). (MEM=2368.85 CPU=0:00:02.9 REAL=0:00:03.0)
[01/21 02:17:40    562s] *** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 2368.8M) ***
[01/21 02:17:40    562s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:09:23 mem=2368.8M)
[01/21 02:17:40    562s] Reported timing to dir ./timingReports
[01/21 02:17:40    562s] **optDesign ... cpu = 0:00:56, real = 0:00:55, mem = 1872.0M, totSessionCpu=0:09:23 **
[01/21 02:17:40    562s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2317.9M, EPOCH TIME: 1705796260.801948
[01/21 02:17:40    562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:40    562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:40    562s] 
[01/21 02:17:40    562s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:40    562s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.054, MEM:2317.9M, EPOCH TIME: 1705796260.855551
[01/21 02:17:40    562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:17:40    562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:45    564s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.660  |  1.107  |  0.660  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2333.3M, EPOCH TIME: 1705796265.194717
[01/21 02:17:45    564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:45    564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:45    564s] 
[01/21 02:17:45    564s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:45    564s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.051, MEM:2333.3M, EPOCH TIME: 1705796265.246083
[01/21 02:17:45    564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:17:45    564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:45    564s] Density: 71.348%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2333.3M, EPOCH TIME: 1705796265.267657
[01/21 02:17:45    564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:45    564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:45    564s] 
[01/21 02:17:45    564s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:45    564s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.051, MEM:2333.3M, EPOCH TIME: 1705796265.318884
[01/21 02:17:45    564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:17:45    564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:45    564s] **optDesign ... cpu = 0:00:58, real = 0:01:00, mem = 1873.8M, totSessionCpu=0:09:25 **
[01/21 02:17:45    564s] 
[01/21 02:17:45    564s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:17:45    564s] Deleting Lib Analyzer.
[01/21 02:17:45    564s] 
[01/21 02:17:45    564s] TimeStamp Deleting Cell Server End ...
[01/21 02:17:45    564s] *** Finished optDesign ***
[01/21 02:17:45    564s] 
[01/21 02:17:45    564s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:05 real=  0:01:08)
[01/21 02:17:45    564s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[01/21 02:17:45    564s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.9 real=0:00:04.9)
[01/21 02:17:45    564s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:06.7 real=0:00:06.7)
[01/21 02:17:45    564s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:17:45    564s] Info: Destroy the CCOpt slew target map.
[01/21 02:17:45    564s] clean pInstBBox. size 0
[01/21 02:17:45    564s] Set place::cacheFPlanSiteMark to 0
[01/21 02:17:45    564s] All LLGs are deleted
[01/21 02:17:45    564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:45    564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:45    564s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2333.3M, EPOCH TIME: 1705796265.431891
[01/21 02:17:45    564s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2333.3M, EPOCH TIME: 1705796265.432077
[01/21 02:17:45    564s] Info: pop threads available for lower-level modules during optimization.
[01/21 02:17:45    564s] 
[01/21 02:17:45    564s] *** Summary of all messages that are not suppressed in this session:
[01/21 02:17:45    564s] Severity  ID               Count  Summary                                  
[01/21 02:17:45    564s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/21 02:17:45    564s] WARNING   IMPCCOPT-1007        4  Did not meet the max transition constrai...
[01/21 02:17:45    564s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[01/21 02:17:45    564s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[01/21 02:17:45    564s] *** Message Summary: 19 warning(s), 0 error(s)
[01/21 02:17:45    564s] 
[01/21 02:17:45    564s] *** ccopt_design #1 [finish] : cpu/real = 0:01:53.8/0:01:56.4 (1.0), totSession cpu/real = 0:09:24.7/0:19:05.0 (0.5), mem = 2333.3M
[01/21 02:17:45    564s] 
[01/21 02:17:45    564s] =============================================================================================
[01/21 02:17:45    564s]  Final TAT Report : ccopt_design #1                                             21.35-s114_1
[01/21 02:17:45    564s] =============================================================================================
[01/21 02:17:45    564s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:17:45    564s] ---------------------------------------------------------------------------------------------
[01/21 02:17:45    564s] [ InitOpt                ]      1   0:00:01.8  (   1.5 % )     0:00:06.1 /  0:00:06.1    1.0
[01/21 02:17:45    564s] [ GlobalOpt              ]      1   0:00:02.3  (   2.0 % )     0:00:02.3 /  0:00:02.3    1.0
[01/21 02:17:45    564s] [ DrvOpt                 ]      2   0:00:02.8  (   2.4 % )     0:00:02.8 /  0:00:02.8    1.0
[01/21 02:17:45    564s] [ AreaOpt                ]      2   0:00:14.0  (  12.0 % )     0:00:14.9 /  0:00:14.9    1.0
[01/21 02:17:45    564s] [ ViewPruning            ]      8   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:17:45    564s] [ OptSummaryReport       ]      2   0:00:00.4  (   0.3 % )     0:00:08.8 /  0:00:06.2    0.7
[01/21 02:17:45    564s] [ DrvReport              ]      2   0:00:03.5  (   3.0 % )     0:00:03.5 /  0:00:01.0    0.3
[01/21 02:17:45    564s] [ CongRefineRouteType    ]      2   0:00:00.9  (   0.7 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:17:45    564s] [ SlackTraversorInit     ]      4   0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:17:45    564s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[01/21 02:17:45    564s] [ PowerInterfaceInit     ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/21 02:17:45    564s] [ PlacerInterfaceInit    ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:17:45    564s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:45    564s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:17:45    564s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:17:45    564s] [ IncrReplace            ]      1   0:00:01.1  (   1.0 % )     0:00:01.1 /  0:00:01.1    1.0
[01/21 02:17:45    564s] [ RefinePlace            ]      2   0:00:01.5  (   1.3 % )     0:00:01.6 /  0:00:01.6    1.0
[01/21 02:17:45    564s] [ CTS                    ]      1   0:00:47.9  (  41.1 % )     0:00:54.7 /  0:00:54.6    1.0
[01/21 02:17:45    564s] [ EarlyGlobalRoute       ]      6   0:00:04.7  (   4.1 % )     0:00:04.7 /  0:00:04.7    1.0
[01/21 02:17:45    564s] [ ExtractRC              ]      5   0:00:01.2  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[01/21 02:17:45    564s] [ TimingUpdate           ]     23   0:00:03.0  (   2.6 % )     0:00:09.5 /  0:00:09.6    1.0
[01/21 02:17:45    564s] [ FullDelayCalc          ]      5   0:00:14.5  (  12.5 % )     0:00:14.5 /  0:00:14.6    1.0
[01/21 02:17:45    564s] [ TimingReport           ]      2   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:17:45    564s] [ GenerateReports        ]      1   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:17:45    564s] [ MISC                   ]          0:00:13.8  (  11.9 % )     0:00:13.8 /  0:00:13.8    1.0
[01/21 02:17:45    564s] ---------------------------------------------------------------------------------------------
[01/21 02:17:45    564s]  ccopt_design #1 TOTAL              0:01:56.4  ( 100.0 % )     0:01:56.4 /  0:01:53.8    1.0
[01/21 02:17:45    564s] ---------------------------------------------------------------------------------------------
[01/21 02:17:45    564s] 
[01/21 02:17:45    564s] #% End ccopt_design (date=01/21 02:17:45, total cpu=0:01:54, real=0:01:56, peak res=1923.9M, current mem=1761.2M)
[01/21 02:17:51    565s] <CMD> optDesign -postCTS
[01/21 02:17:51    565s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1761.3M, totSessionCpu=0:09:26 **
[01/21 02:17:51    565s] *** optDesign #1 [begin] : totSession cpu/real = 0:09:25.5/0:19:11.4 (0.5), mem = 2237.4M
[01/21 02:17:51    565s] Info: 1 threads available for lower-level modules during optimization.
[01/21 02:17:51    565s] GigaOpt running with 1 threads.
[01/21 02:17:51    565s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:25.5/0:19:11.4 (0.5), mem = 2237.4M
[01/21 02:17:51    565s] **INFO: User settings:
[01/21 02:17:51    565s] setDesignMode -process                              45
[01/21 02:17:51    565s] setExtractRCMode -coupling_c_th                     0.1
[01/21 02:17:51    565s] setExtractRCMode -engine                            preRoute
[01/21 02:17:51    565s] setExtractRCMode -relative_c_th                     1
[01/21 02:17:51    565s] setExtractRCMode -total_c_th                        0
[01/21 02:17:51    565s] setUsefulSkewMode -ecoRoute                         false
[01/21 02:17:51    565s] setUsefulSkewMode -maxAllowedDelay                  1
[01/21 02:17:51    565s] setUsefulSkewMode -noBoundary                       false
[01/21 02:17:51    565s] setDelayCalMode -enable_high_fanout                 true
[01/21 02:17:51    565s] setDelayCalMode -engine                             aae
[01/21 02:17:51    565s] setDelayCalMode -ignoreNetLoad                      false
[01/21 02:17:51    565s] setDelayCalMode -socv_accuracy_mode                 low
[01/21 02:17:51    565s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/21 02:17:51    565s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/21 02:17:51    565s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/21 02:17:51    565s] setOptMode -drcMargin                               0
[01/21 02:17:51    565s] setOptMode -fixDrc                                  true
[01/21 02:17:51    565s] setOptMode -optimizeFF                              true
[01/21 02:17:51    565s] setOptMode -preserveAllSequential                   false
[01/21 02:17:51    565s] setOptMode -setupTargetSlack                        0
[01/21 02:17:51    565s] setPlaceMode -place_detail_check_route              false
[01/21 02:17:51    565s] setPlaceMode -place_detail_preserve_routing         true
[01/21 02:17:51    565s] setPlaceMode -place_detail_remove_affected_routing  false
[01/21 02:17:51    565s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/21 02:17:51    565s] setPlaceMode -place_global_clock_gate_aware         true
[01/21 02:17:51    565s] setPlaceMode -place_global_cong_effort              high
[01/21 02:17:51    565s] setPlaceMode -place_global_ignore_scan              true
[01/21 02:17:51    565s] setPlaceMode -place_global_ignore_spare             false
[01/21 02:17:51    565s] setPlaceMode -place_global_module_aware_spare       false
[01/21 02:17:51    565s] setPlaceMode -place_global_place_io_pins            true
[01/21 02:17:51    565s] setPlaceMode -place_global_reorder_scan             true
[01/21 02:17:51    565s] setPlaceMode -powerDriven                           false
[01/21 02:17:51    565s] setPlaceMode -timingDriven                          true
[01/21 02:17:51    565s] setAnalysisMode -analysisType                       single
[01/21 02:17:51    565s] setAnalysisMode -checkType                          setup
[01/21 02:17:51    565s] setAnalysisMode -clkSrcPath                         true
[01/21 02:17:51    565s] setAnalysisMode -clockPropagation                   sdcControl
[01/21 02:17:51    565s] setAnalysisMode -usefulSkew                         true
[01/21 02:17:51    565s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/21 02:17:51    565s] setRouteMode -earlyGlobalMaxRouteLayer              11
[01/21 02:17:51    565s] setRouteMode -earlyGlobalMinRouteLayer              1
[01/21 02:17:51    565s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/21 02:17:51    565s] 
[01/21 02:17:51    565s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/21 02:17:52    565s] 
[01/21 02:17:52    565s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:17:52    565s] Summary for sequential cells identification: 
[01/21 02:17:52    565s]   Identified SBFF number: 104
[01/21 02:17:52    565s]   Identified MBFF number: 0
[01/21 02:17:52    565s]   Identified SB Latch number: 0
[01/21 02:17:52    565s]   Identified MB Latch number: 0
[01/21 02:17:52    565s]   Not identified SBFF number: 16
[01/21 02:17:52    565s]   Not identified MBFF number: 0
[01/21 02:17:52    565s]   Not identified SB Latch number: 0
[01/21 02:17:52    565s]   Not identified MB Latch number: 0
[01/21 02:17:52    565s]   Number of sequential cells which are not FFs: 32
[01/21 02:17:52    565s]  Visiting view : default_emulate_view
[01/21 02:17:52    565s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:17:52    565s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:17:52    565s]  Visiting view : default_emulate_view
[01/21 02:17:52    565s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:17:52    565s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:17:52    565s] TLC MultiMap info (StdDelay):
[01/21 02:17:52    565s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:17:52    565s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:17:52    565s]  Setting StdDelay to: 38ps
[01/21 02:17:52    565s] 
[01/21 02:17:52    565s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:17:52    565s] Need call spDPlaceInit before registerPrioInstLoc.
[01/21 02:17:52    565s] OPERPROF: Starting DPlace-Init at level 1, MEM:2241.4M, EPOCH TIME: 1705796272.188326
[01/21 02:17:52    565s] Processing tracks to init pin-track alignment.
[01/21 02:17:52    565s] z: 2, totalTracks: 1
[01/21 02:17:52    565s] z: 4, totalTracks: 1
[01/21 02:17:52    565s] z: 6, totalTracks: 1
[01/21 02:17:52    565s] z: 8, totalTracks: 1
[01/21 02:17:52    565s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:17:52    565s] All LLGs are deleted
[01/21 02:17:52    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:52    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:52    565s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2241.4M, EPOCH TIME: 1705796272.199727
[01/21 02:17:52    565s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2241.4M, EPOCH TIME: 1705796272.200068
[01/21 02:17:52    565s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2241.4M, EPOCH TIME: 1705796272.203507
[01/21 02:17:52    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:52    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:52    565s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2241.4M, EPOCH TIME: 1705796272.205831
[01/21 02:17:52    565s] Max number of tech site patterns supported in site array is 256.
[01/21 02:17:52    565s] Core basic site is CoreSite
[01/21 02:17:52    565s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2241.4M, EPOCH TIME: 1705796272.251280
[01/21 02:17:52    565s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:17:52    565s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:17:52    565s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2241.4M, EPOCH TIME: 1705796272.253999
[01/21 02:17:52    565s] Fast DP-INIT is on for default
[01/21 02:17:52    565s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:17:52    565s] Atter site array init, number of instance map data is 0.
[01/21 02:17:52    565s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.053, MEM:2241.4M, EPOCH TIME: 1705796272.258811
[01/21 02:17:52    565s] 
[01/21 02:17:52    565s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:52    565s] OPERPROF:     Starting CMU at level 3, MEM:2241.4M, EPOCH TIME: 1705796272.260705
[01/21 02:17:52    565s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2241.4M, EPOCH TIME: 1705796272.262236
[01/21 02:17:52    565s] 
[01/21 02:17:52    565s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:17:52    565s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:2241.4M, EPOCH TIME: 1705796272.263879
[01/21 02:17:52    565s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2241.4M, EPOCH TIME: 1705796272.263965
[01/21 02:17:52    565s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2241.4M, EPOCH TIME: 1705796272.264042
[01/21 02:17:52    565s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2241.4MB).
[01/21 02:17:52    565s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.083, MEM:2241.4M, EPOCH TIME: 1705796272.271339
[01/21 02:17:52    565s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2241.4M, EPOCH TIME: 1705796272.271443
[01/21 02:17:52    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:17:52    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:52    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:52    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:52    565s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.052, MEM:2237.4M, EPOCH TIME: 1705796272.323602
[01/21 02:17:52    565s] 
[01/21 02:17:52    565s] Creating Lib Analyzer ...
[01/21 02:17:52    566s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/21 02:17:52    566s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/21 02:17:52    566s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:17:52    566s] 
[01/21 02:17:52    566s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:17:53    567s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:27 mem=2261.4M
[01/21 02:17:53    567s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:27 mem=2261.4M
[01/21 02:17:53    567s] Creating Lib Analyzer, finished. 
[01/21 02:17:53    567s] Effort level <high> specified for reg2reg path_group
[01/21 02:17:54    567s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1769.1M, totSessionCpu=0:09:28 **
[01/21 02:17:54    567s] *** optDesign -postCTS ***
[01/21 02:17:54    567s] DRC Margin: user margin 0.0; extra margin 0.2
[01/21 02:17:54    567s] Hold Target Slack: user slack 0
[01/21 02:17:54    567s] Setup Target Slack: user slack 0; extra slack 0.0
[01/21 02:17:54    567s] setUsefulSkewMode -ecoRoute false
[01/21 02:17:54    567s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2263.4M, EPOCH TIME: 1705796274.153414
[01/21 02:17:54    567s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:54    567s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:54    567s] 
[01/21 02:17:54    567s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:54    567s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.032, MEM:2263.4M, EPOCH TIME: 1705796274.184989
[01/21 02:17:54    567s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:17:54    567s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:54    567s] Multi-VT timing optimization disabled based on library information.
[01/21 02:17:54    567s] 
[01/21 02:17:54    567s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:17:54    567s] Deleting Lib Analyzer.
[01/21 02:17:54    567s] 
[01/21 02:17:54    567s] TimeStamp Deleting Cell Server End ...
[01/21 02:17:54    567s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/21 02:17:54    567s] 
[01/21 02:17:54    567s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:17:54    567s] Summary for sequential cells identification: 
[01/21 02:17:54    567s]   Identified SBFF number: 104
[01/21 02:17:54    567s]   Identified MBFF number: 0
[01/21 02:17:54    567s]   Identified SB Latch number: 0
[01/21 02:17:54    567s]   Identified MB Latch number: 0
[01/21 02:17:54    567s]   Not identified SBFF number: 16
[01/21 02:17:54    567s]   Not identified MBFF number: 0
[01/21 02:17:54    567s]   Not identified SB Latch number: 0
[01/21 02:17:54    567s]   Not identified MB Latch number: 0
[01/21 02:17:54    567s]   Number of sequential cells which are not FFs: 32
[01/21 02:17:54    567s]  Visiting view : default_emulate_view
[01/21 02:17:54    567s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:17:54    567s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:17:54    567s]  Visiting view : default_emulate_view
[01/21 02:17:54    567s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:17:54    567s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:17:54    567s] TLC MultiMap info (StdDelay):
[01/21 02:17:54    567s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:17:54    567s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:17:54    567s]  Setting StdDelay to: 38ps
[01/21 02:17:54    567s] 
[01/21 02:17:54    567s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:17:54    567s] 
[01/21 02:17:54    567s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:17:54    567s] 
[01/21 02:17:54    567s] TimeStamp Deleting Cell Server End ...
[01/21 02:17:54    567s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2263.4M, EPOCH TIME: 1705796274.273217
[01/21 02:17:54    567s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:54    567s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:54    567s] All LLGs are deleted
[01/21 02:17:54    567s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:54    567s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:54    567s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2263.4M, EPOCH TIME: 1705796274.273406
[01/21 02:17:54    567s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2263.4M, EPOCH TIME: 1705796274.273479
[01/21 02:17:54    567s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.001, MEM:2255.4M, EPOCH TIME: 1705796274.274340
[01/21 02:17:54    567s] Start to check current routing status for nets...
[01/21 02:17:54    567s] All nets are already routed correctly.
[01/21 02:17:54    567s] End to check current routing status for nets (mem=2255.4M)
[01/21 02:17:54    567s] 
[01/21 02:17:54    567s] Creating Lib Analyzer ...
[01/21 02:17:54    567s] 
[01/21 02:17:54    567s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:17:54    567s] Summary for sequential cells identification: 
[01/21 02:17:54    567s]   Identified SBFF number: 104
[01/21 02:17:54    567s]   Identified MBFF number: 0
[01/21 02:17:54    567s]   Identified SB Latch number: 0
[01/21 02:17:54    567s]   Identified MB Latch number: 0
[01/21 02:17:54    567s]   Not identified SBFF number: 16
[01/21 02:17:54    567s]   Not identified MBFF number: 0
[01/21 02:17:54    567s]   Not identified SB Latch number: 0
[01/21 02:17:54    567s]   Not identified MB Latch number: 0
[01/21 02:17:54    567s]   Number of sequential cells which are not FFs: 32
[01/21 02:17:54    567s]  Visiting view : default_emulate_view
[01/21 02:17:54    567s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/21 02:17:54    567s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:17:54    567s]  Visiting view : default_emulate_view
[01/21 02:17:54    567s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/21 02:17:54    567s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:17:54    567s] TLC MultiMap info (StdDelay):
[01/21 02:17:54    567s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:17:54    567s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/21 02:17:54    567s]  Setting StdDelay to: 41.7ps
[01/21 02:17:54    567s] 
[01/21 02:17:54    567s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:17:54    568s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:17:54    568s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:17:54    568s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:17:54    568s] 
[01/21 02:17:54    568s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:17:54    568s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:29 mem=2265.4M
[01/21 02:17:54    568s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:29 mem=2265.4M
[01/21 02:17:54    568s] Creating Lib Analyzer, finished. 
[01/21 02:17:54    568s] #optDebug: Start CG creation (mem=2294.0M)
[01/21 02:17:54    568s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[01/21 02:17:54    568s] (cpu=0:00:00.1, mem=2400.3M)
[01/21 02:17:54    568s]  ...processing cgPrt (cpu=0:00:00.1, mem=2400.3M)
[01/21 02:17:54    568s]  ...processing cgEgp (cpu=0:00:00.1, mem=2400.3M)
[01/21 02:17:54    568s]  ...processing cgPbk (cpu=0:00:00.1, mem=2400.3M)
[01/21 02:17:54    568s]  ...processing cgNrb(cpu=0:00:00.1, mem=2400.3M)
[01/21 02:17:54    568s]  ...processing cgObs (cpu=0:00:00.1, mem=2400.3M)
[01/21 02:17:54    568s]  ...processing cgCon (cpu=0:00:00.1, mem=2400.3M)
[01/21 02:17:54    568s]  ...processing cgPdm (cpu=0:00:00.1, mem=2400.3M)
[01/21 02:17:54    568s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2400.3M)
[01/21 02:17:55    568s] Compute RC Scale Done ...
[01/21 02:17:55    568s] All LLGs are deleted
[01/21 02:17:55    568s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:55    568s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:55    568s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2390.8M, EPOCH TIME: 1705796275.277470
[01/21 02:17:55    568s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2390.8M, EPOCH TIME: 1705796275.277713
[01/21 02:17:55    568s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2390.8M, EPOCH TIME: 1705796275.279735
[01/21 02:17:55    568s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:55    568s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:55    568s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2390.8M, EPOCH TIME: 1705796275.281140
[01/21 02:17:55    568s] Max number of tech site patterns supported in site array is 256.
[01/21 02:17:55    568s] Core basic site is CoreSite
[01/21 02:17:55    568s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2390.8M, EPOCH TIME: 1705796275.308362
[01/21 02:17:55    568s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:17:55    568s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:17:55    568s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2390.8M, EPOCH TIME: 1705796275.312790
[01/21 02:17:55    568s] Fast DP-INIT is on for default
[01/21 02:17:55    568s] Atter site array init, number of instance map data is 0.
[01/21 02:17:55    568s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2390.8M, EPOCH TIME: 1705796275.315810
[01/21 02:17:55    568s] 
[01/21 02:17:55    568s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:55    568s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:2390.8M, EPOCH TIME: 1705796275.317824
[01/21 02:17:55    568s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:17:55    568s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:55    569s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.660  |  1.107  |  0.660  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2409.8M, EPOCH TIME: 1705796275.772700
[01/21 02:17:55    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:55    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:55    569s] 
[01/21 02:17:55    569s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:55    569s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:2409.8M, EPOCH TIME: 1705796275.807976
[01/21 02:17:55    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:17:55    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:55    569s] Density: 71.348%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1872.2M, totSessionCpu=0:09:29 **
[01/21 02:17:55    569s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:09:29.5/0:19:15.3 (0.5), mem = 2350.8M
[01/21 02:17:55    569s] 
[01/21 02:17:55    569s] =============================================================================================
[01/21 02:17:55    569s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.35-s114_1
[01/21 02:17:55    569s] =============================================================================================
[01/21 02:17:55    569s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:17:55    569s] ---------------------------------------------------------------------------------------------
[01/21 02:17:55    569s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:55    569s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:17:55    569s] [ DrvReport              ]      1   0:00:00.3  (   7.5 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:17:55    569s] [ CellServerInit         ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[01/21 02:17:55    569s] [ LibAnalyzerInit        ]      2   0:00:01.6  (  40.6 % )     0:00:01.6 /  0:00:01.6    1.0
[01/21 02:17:55    569s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:55    569s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:17:55    569s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:55    569s] [ TimingUpdate           ]      2   0:00:00.4  (  10.8 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:17:55    569s] [ TimingReport           ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:17:55    569s] [ MISC                   ]          0:00:01.2  (  30.8 % )     0:00:01.2 /  0:00:01.2    1.0
[01/21 02:17:55    569s] ---------------------------------------------------------------------------------------------
[01/21 02:17:55    569s]  InitOpt #1 TOTAL                   0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.9    1.0
[01/21 02:17:55    569s] ---------------------------------------------------------------------------------------------
[01/21 02:17:55    569s] 
[01/21 02:17:55    569s] ** INFO : this run is activating low effort ccoptDesign flow
[01/21 02:17:55    569s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:17:55    569s] ### Creating PhyDesignMc. totSessionCpu=0:09:29 mem=2350.8M
[01/21 02:17:55    569s] OPERPROF: Starting DPlace-Init at level 1, MEM:2350.8M, EPOCH TIME: 1705796275.816869
[01/21 02:17:55    569s] Processing tracks to init pin-track alignment.
[01/21 02:17:55    569s] z: 2, totalTracks: 1
[01/21 02:17:55    569s] z: 4, totalTracks: 1
[01/21 02:17:55    569s] z: 6, totalTracks: 1
[01/21 02:17:55    569s] z: 8, totalTracks: 1
[01/21 02:17:55    569s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:17:55    569s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2350.8M, EPOCH TIME: 1705796275.825998
[01/21 02:17:55    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:55    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:55    569s] 
[01/21 02:17:55    569s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:55    569s] 
[01/21 02:17:55    569s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:17:55    569s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2350.8M, EPOCH TIME: 1705796275.861080
[01/21 02:17:55    569s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2350.8M, EPOCH TIME: 1705796275.861215
[01/21 02:17:55    569s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2350.8M, EPOCH TIME: 1705796275.861268
[01/21 02:17:55    569s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2350.8MB).
[01/21 02:17:55    569s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:2350.8M, EPOCH TIME: 1705796275.862659
[01/21 02:17:55    569s] TotalInstCnt at PhyDesignMc Initialization: 10071
[01/21 02:17:55    569s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:30 mem=2350.8M
[01/21 02:17:55    569s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2350.8M, EPOCH TIME: 1705796275.876820
[01/21 02:17:55    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:17:55    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:55    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:55    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:55    569s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:2350.8M, EPOCH TIME: 1705796275.916527
[01/21 02:17:55    569s] TotalInstCnt at PhyDesignMc Destruction: 10071
[01/21 02:17:55    569s] OPTC: m1 20.0 20.0
[01/21 02:17:56    569s] #optDebug: fT-E <X 2 0 0 1>
[01/21 02:17:56    569s] -congRepairInPostCTS false                 # bool, default=false, private
[01/21 02:17:56    570s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[01/21 02:17:56    570s] Begin: GigaOpt Route Type Constraints Refinement
[01/21 02:17:56    570s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:30.1/0:19:16.0 (0.5), mem = 2350.8M
[01/21 02:17:56    570s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.26
[01/21 02:17:56    570s] ### Creating RouteCongInterface, started
[01/21 02:17:56    570s] {MMLU 0 43 10978}
[01/21 02:17:56    570s] ### Creating LA Mngr. totSessionCpu=0:09:30 mem=2350.8M
[01/21 02:17:56    570s] ### Creating LA Mngr, finished. totSessionCpu=0:09:30 mem=2350.8M
[01/21 02:17:56    570s] 
[01/21 02:17:56    570s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:17:56    570s] 
[01/21 02:17:56    570s] #optDebug: {0, 1.000}
[01/21 02:17:56    570s] ### Creating RouteCongInterface, finished
[01/21 02:17:56    570s] Updated routing constraints on 0 nets.
[01/21 02:17:56    570s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.26
[01/21 02:17:56    570s] Bottom Preferred Layer:
[01/21 02:17:56    570s] +---------------+------------+----------+
[01/21 02:17:56    570s] |     Layer     |    CLK     |   Rule   |
[01/21 02:17:56    570s] +---------------+------------+----------+
[01/21 02:17:56    570s] | Metal5 (z=5)  |         39 | default  |
[01/21 02:17:56    570s] +---------------+------------+----------+
[01/21 02:17:56    570s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/21 02:17:56    570s] +---------------+------------+----------+
[01/21 02:17:56    570s] Via Pillar Rule:
[01/21 02:17:56    570s]     None
[01/21 02:17:56    570s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:09:30.2/0:19:16.1 (0.5), mem = 2350.8M
[01/21 02:17:56    570s] 
[01/21 02:17:56    570s] =============================================================================================
[01/21 02:17:56    570s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.35-s114_1
[01/21 02:17:56    570s] =============================================================================================
[01/21 02:17:56    570s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:17:56    570s] ---------------------------------------------------------------------------------------------
[01/21 02:17:56    570s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  82.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:17:56    570s] [ MISC                   ]          0:00:00.0  (  17.3 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 02:17:56    570s] ---------------------------------------------------------------------------------------------
[01/21 02:17:56    570s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:17:56    570s] ---------------------------------------------------------------------------------------------
[01/21 02:17:56    570s] 
[01/21 02:17:56    570s] End: GigaOpt Route Type Constraints Refinement
[01/21 02:17:56    570s] *** Starting optimizing excluded clock nets MEM= 2350.8M) ***
[01/21 02:17:56    570s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2350.8M) ***
[01/21 02:17:56    570s] *** Starting optimizing excluded clock nets MEM= 2350.8M) ***
[01/21 02:17:56    570s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2350.8M) ***
[01/21 02:17:56    570s] Info: Done creating the CCOpt slew target map.
[01/21 02:17:56    570s] Begin: GigaOpt high fanout net optimization
[01/21 02:17:56    570s] GigaOpt HFN: use maxLocalDensity 1.2
[01/21 02:17:56    570s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/21 02:17:56    570s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:30.2/0:19:16.1 (0.5), mem = 2350.8M
[01/21 02:17:56    570s] Info: 43 nets with fixed/cover wires excluded.
[01/21 02:17:56    570s] Info: 43 clock nets excluded from IPO operation.
[01/21 02:17:56    570s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.27
[01/21 02:17:56    570s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:17:56    570s] ### Creating PhyDesignMc. totSessionCpu=0:09:30 mem=2350.8M
[01/21 02:17:56    570s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/21 02:17:56    570s] OPERPROF: Starting DPlace-Init at level 1, MEM:2350.8M, EPOCH TIME: 1705796276.618366
[01/21 02:17:56    570s] Processing tracks to init pin-track alignment.
[01/21 02:17:56    570s] z: 2, totalTracks: 1
[01/21 02:17:56    570s] z: 4, totalTracks: 1
[01/21 02:17:56    570s] z: 6, totalTracks: 1
[01/21 02:17:56    570s] z: 8, totalTracks: 1
[01/21 02:17:56    570s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:17:56    570s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2350.8M, EPOCH TIME: 1705796276.626679
[01/21 02:17:56    570s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:56    570s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:56    570s] 
[01/21 02:17:56    570s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:56    570s] 
[01/21 02:17:56    570s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:17:56    570s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2350.8M, EPOCH TIME: 1705796276.658014
[01/21 02:17:56    570s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2350.8M, EPOCH TIME: 1705796276.658111
[01/21 02:17:56    570s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2350.8M, EPOCH TIME: 1705796276.658166
[01/21 02:17:56    570s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2350.8MB).
[01/21 02:17:56    570s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:2350.8M, EPOCH TIME: 1705796276.659526
[01/21 02:17:56    570s] TotalInstCnt at PhyDesignMc Initialization: 10071
[01/21 02:17:56    570s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:30 mem=2350.8M
[01/21 02:17:56    570s] ### Creating RouteCongInterface, started
[01/21 02:17:56    570s] 
[01/21 02:17:56    570s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/21 02:17:56    570s] 
[01/21 02:17:56    570s] #optDebug: {0, 1.000}
[01/21 02:17:56    570s] ### Creating RouteCongInterface, finished
[01/21 02:17:56    570s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:17:56    570s] ### Creating LA Mngr. totSessionCpu=0:09:30 mem=2350.8M
[01/21 02:17:56    570s] ### Creating LA Mngr, finished. totSessionCpu=0:09:30 mem=2350.8M
[01/21 02:17:57    570s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:17:57    570s] Total-nets :: 10934, Stn-nets :: 2, ratio :: 0.0182916 %, Total-len 199677, Stn-len 372.395
[01/21 02:17:57    570s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2389.0M, EPOCH TIME: 1705796277.177887
[01/21 02:17:57    570s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:17:57    570s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:57    570s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:57    570s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:57    570s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.047, MEM:2351.0M, EPOCH TIME: 1705796277.224452
[01/21 02:17:57    570s] TotalInstCnt at PhyDesignMc Destruction: 10071
[01/21 02:17:57    570s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.27
[01/21 02:17:57    570s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:09:30.9/0:19:16.8 (0.5), mem = 2351.0M
[01/21 02:17:57    570s] 
[01/21 02:17:57    570s] =============================================================================================
[01/21 02:17:57    570s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.35-s114_1
[01/21 02:17:57    570s] =============================================================================================
[01/21 02:17:57    570s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:17:57    570s] ---------------------------------------------------------------------------------------------
[01/21 02:17:57    570s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:57    570s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  15.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:17:57    570s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/21 02:17:57    570s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:57    570s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:57    570s] [ MISC                   ]          0:00:00.5  (  78.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:17:57    570s] ---------------------------------------------------------------------------------------------
[01/21 02:17:57    570s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:17:57    570s] ---------------------------------------------------------------------------------------------
[01/21 02:17:57    570s] 
[01/21 02:17:57    570s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/21 02:17:57    570s] End: GigaOpt high fanout net optimization
[01/21 02:17:57    571s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:17:57    571s] Deleting Lib Analyzer.
[01/21 02:17:57    571s] Begin: GigaOpt Global Optimization
[01/21 02:17:57    571s] *info: use new DP (enabled)
[01/21 02:17:57    571s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/21 02:17:57    571s] Info: 43 nets with fixed/cover wires excluded.
[01/21 02:17:57    571s] Info: 43 clock nets excluded from IPO operation.
[01/21 02:17:57    571s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:31.3/0:19:17.2 (0.5), mem = 2351.0M
[01/21 02:17:57    571s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.28
[01/21 02:17:57    571s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:17:57    571s] ### Creating PhyDesignMc. totSessionCpu=0:09:31 mem=2351.0M
[01/21 02:17:57    571s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/21 02:17:57    571s] OPERPROF: Starting DPlace-Init at level 1, MEM:2351.0M, EPOCH TIME: 1705796277.699806
[01/21 02:17:57    571s] Processing tracks to init pin-track alignment.
[01/21 02:17:57    571s] z: 2, totalTracks: 1
[01/21 02:17:57    571s] z: 4, totalTracks: 1
[01/21 02:17:57    571s] z: 6, totalTracks: 1
[01/21 02:17:57    571s] z: 8, totalTracks: 1
[01/21 02:17:57    571s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:17:57    571s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2351.0M, EPOCH TIME: 1705796277.714567
[01/21 02:17:57    571s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:57    571s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:57    571s] 
[01/21 02:17:57    571s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:57    571s] 
[01/21 02:17:57    571s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:17:57    571s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.053, MEM:2351.0M, EPOCH TIME: 1705796277.767516
[01/21 02:17:57    571s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2351.0M, EPOCH TIME: 1705796277.767699
[01/21 02:17:57    571s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2351.0M, EPOCH TIME: 1705796277.767786
[01/21 02:17:57    571s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2351.0MB).
[01/21 02:17:57    571s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:2351.0M, EPOCH TIME: 1705796277.770127
[01/21 02:17:57    571s] TotalInstCnt at PhyDesignMc Initialization: 10071
[01/21 02:17:57    571s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:31 mem=2351.0M
[01/21 02:17:57    571s] ### Creating RouteCongInterface, started
[01/21 02:17:57    571s] 
[01/21 02:17:57    571s] Creating Lib Analyzer ...
[01/21 02:17:57    571s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:17:57    571s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:17:57    571s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:17:57    571s] 
[01/21 02:17:57    571s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:17:58    572s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:32 mem=2351.0M
[01/21 02:17:58    572s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:32 mem=2351.0M
[01/21 02:17:58    572s] Creating Lib Analyzer, finished. 
[01/21 02:17:58    572s] 
[01/21 02:17:58    572s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:17:58    572s] 
[01/21 02:17:58    572s] #optDebug: {0, 1.000}
[01/21 02:17:58    572s] ### Creating RouteCongInterface, finished
[01/21 02:17:58    572s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:17:58    572s] ### Creating LA Mngr. totSessionCpu=0:09:33 mem=2351.0M
[01/21 02:17:58    572s] ### Creating LA Mngr, finished. totSessionCpu=0:09:33 mem=2351.0M
[01/21 02:17:59    572s] *info: 43 clock nets excluded
[01/21 02:17:59    572s] *info: 35 no-driver nets excluded.
[01/21 02:17:59    572s] *info: 43 nets with fixed/cover wires excluded.
[01/21 02:17:59    572s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2408.2M, EPOCH TIME: 1705796279.303918
[01/21 02:17:59    572s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2408.2M, EPOCH TIME: 1705796279.304187
[01/21 02:17:59    573s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/21 02:17:59    573s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/21 02:17:59    573s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[01/21 02:17:59    573s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/21 02:17:59    573s] |   0.000|   0.000|   71.35%|   0:00:00.0| 2408.2M|default_emulate_view|       NA| NA                                          |
[01/21 02:17:59    573s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/21 02:17:59    573s] 
[01/21 02:17:59    573s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2408.2M) ***
[01/21 02:17:59    573s] 
[01/21 02:17:59    573s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2408.2M) ***
[01/21 02:17:59    573s] Bottom Preferred Layer:
[01/21 02:17:59    573s] +---------------+------------+----------+
[01/21 02:17:59    573s] |     Layer     |    CLK     |   Rule   |
[01/21 02:17:59    573s] +---------------+------------+----------+
[01/21 02:17:59    573s] | Metal5 (z=5)  |         39 | default  |
[01/21 02:17:59    573s] +---------------+------------+----------+
[01/21 02:17:59    573s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/21 02:17:59    573s] +---------------+------------+----------+
[01/21 02:17:59    573s] Via Pillar Rule:
[01/21 02:17:59    573s]     None
[01/21 02:17:59    573s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/21 02:17:59    573s] Total-nets :: 10934, Stn-nets :: 2, ratio :: 0.0182916 %, Total-len 199677, Stn-len 372.395
[01/21 02:17:59    573s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2389.1M, EPOCH TIME: 1705796279.682983
[01/21 02:17:59    573s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10071).
[01/21 02:17:59    573s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:59    573s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:59    573s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:59    573s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.036, MEM:2349.1M, EPOCH TIME: 1705796279.719211
[01/21 02:17:59    573s] TotalInstCnt at PhyDesignMc Destruction: 10071
[01/21 02:17:59    573s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.28
[01/21 02:17:59    573s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:09:33.4/0:19:19.2 (0.5), mem = 2349.1M
[01/21 02:17:59    573s] 
[01/21 02:17:59    573s] =============================================================================================
[01/21 02:17:59    573s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.35-s114_1
[01/21 02:17:59    573s] =============================================================================================
[01/21 02:17:59    573s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:17:59    573s] ---------------------------------------------------------------------------------------------
[01/21 02:17:59    573s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.1
[01/21 02:17:59    573s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  47.5 % )     0:00:01.0 /  0:00:01.0    1.0
[01/21 02:17:59    573s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:59    573s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   8.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:17:59    573s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[01/21 02:17:59    573s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.5 % )     0:00:01.0 /  0:00:01.0    1.0
[01/21 02:17:59    573s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:17:59    573s] [ TransformInit          ]      1   0:00:00.4  (  19.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:17:59    573s] [ MISC                   ]          0:00:00.3  (  16.7 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:17:59    573s] ---------------------------------------------------------------------------------------------
[01/21 02:17:59    573s]  GlobalOpt #1 TOTAL                 0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[01/21 02:17:59    573s] ---------------------------------------------------------------------------------------------
[01/21 02:17:59    573s] 
[01/21 02:17:59    573s] End: GigaOpt Global Optimization
[01/21 02:17:59    573s] *** Timing Is met
[01/21 02:17:59    573s] *** Check timing (0:00:00.0)
[01/21 02:17:59    573s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:17:59    573s] Deleting Lib Analyzer.
[01/21 02:17:59    573s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/21 02:17:59    573s] Info: 43 nets with fixed/cover wires excluded.
[01/21 02:17:59    573s] Info: 43 clock nets excluded from IPO operation.
[01/21 02:17:59    573s] ### Creating LA Mngr. totSessionCpu=0:09:33 mem=2349.1M
[01/21 02:17:59    573s] ### Creating LA Mngr, finished. totSessionCpu=0:09:33 mem=2349.1M
[01/21 02:17:59    573s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/21 02:17:59    573s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2349.1M, EPOCH TIME: 1705796279.770163
[01/21 02:17:59    573s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:59    573s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:17:59    573s] 
[01/21 02:17:59    573s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:17:59    573s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2349.1M, EPOCH TIME: 1705796279.804487
[01/21 02:17:59    573s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:17:59    573s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:00    573s] **INFO: Flow update: Design timing is met.
[01/21 02:18:00    573s] **INFO: Flow update: Design timing is met.
[01/21 02:18:00    573s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[01/21 02:18:00    573s] Info: 43 nets with fixed/cover wires excluded.
[01/21 02:18:00    573s] Info: 43 clock nets excluded from IPO operation.
[01/21 02:18:00    573s] ### Creating LA Mngr. totSessionCpu=0:09:34 mem=2345.1M
[01/21 02:18:00    573s] ### Creating LA Mngr, finished. totSessionCpu=0:09:34 mem=2345.1M
[01/21 02:18:00    573s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:18:00    573s] ### Creating PhyDesignMc. totSessionCpu=0:09:34 mem=2402.4M
[01/21 02:18:00    573s] OPERPROF: Starting DPlace-Init at level 1, MEM:2402.4M, EPOCH TIME: 1705796280.274639
[01/21 02:18:00    573s] Processing tracks to init pin-track alignment.
[01/21 02:18:00    573s] z: 2, totalTracks: 1
[01/21 02:18:00    573s] z: 4, totalTracks: 1
[01/21 02:18:00    573s] z: 6, totalTracks: 1
[01/21 02:18:00    573s] z: 8, totalTracks: 1
[01/21 02:18:00    573s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:18:00    573s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2402.4M, EPOCH TIME: 1705796280.284973
[01/21 02:18:00    573s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:00    573s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:00    573s] 
[01/21 02:18:00    573s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:18:00    573s] 
[01/21 02:18:00    573s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:18:00    573s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2402.4M, EPOCH TIME: 1705796280.317144
[01/21 02:18:00    573s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2402.4M, EPOCH TIME: 1705796280.317284
[01/21 02:18:00    573s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2402.4M, EPOCH TIME: 1705796280.317340
[01/21 02:18:00    573s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2402.4MB).
[01/21 02:18:00    573s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.044, MEM:2402.4M, EPOCH TIME: 1705796280.318709
[01/21 02:18:00    574s] TotalInstCnt at PhyDesignMc Initialization: 10071
[01/21 02:18:00    574s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:34 mem=2402.4M
[01/21 02:18:00    574s] Begin: Area Reclaim Optimization
[01/21 02:18:00    574s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:34.0/0:19:19.9 (0.5), mem = 2402.4M
[01/21 02:18:00    574s] 
[01/21 02:18:00    574s] Creating Lib Analyzer ...
[01/21 02:18:00    574s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:18:00    574s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:18:00    574s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:18:00    574s] 
[01/21 02:18:00    574s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:18:00    574s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:35 mem=2408.4M
[01/21 02:18:00    574s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:35 mem=2408.4M
[01/21 02:18:00    574s] Creating Lib Analyzer, finished. 
[01/21 02:18:00    574s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.29
[01/21 02:18:00    574s] ### Creating RouteCongInterface, started
[01/21 02:18:00    574s] 
[01/21 02:18:00    574s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/21 02:18:00    574s] 
[01/21 02:18:00    574s] #optDebug: {0, 1.000}
[01/21 02:18:00    574s] ### Creating RouteCongInterface, finished
[01/21 02:18:00    574s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:18:00    574s] ### Creating LA Mngr. totSessionCpu=0:09:35 mem=2408.4M
[01/21 02:18:00    574s] ### Creating LA Mngr, finished. totSessionCpu=0:09:35 mem=2408.4M
[01/21 02:18:01    574s] Usable buffer cells for single buffer setup transform:
[01/21 02:18:01    574s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/21 02:18:01    574s] Number of usable buffer cells above: 10
[01/21 02:18:01    574s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2408.4M, EPOCH TIME: 1705796281.125673
[01/21 02:18:01    574s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2408.4M, EPOCH TIME: 1705796281.125832
[01/21 02:18:01    574s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.35
[01/21 02:18:01    574s] +---------+---------+--------+--------+------------+--------+
[01/21 02:18:01    574s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/21 02:18:01    574s] +---------+---------+--------+--------+------------+--------+
[01/21 02:18:01    574s] |   71.35%|        -|   0.000|   0.000|   0:00:00.0| 2408.4M|
[01/21 02:18:01    574s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:18:10    583s] |   71.32%|       16|   0.000|   0.000|   0:00:09.0| 2470.2M|
[01/21 02:18:10    583s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:18:10    584s] +---------+---------+--------+--------+------------+--------+
[01/21 02:18:10    584s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.32
[01/21 02:18:10    584s] 
[01/21 02:18:10    584s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/21 02:18:10    584s] --------------------------------------------------------------
[01/21 02:18:10    584s] |                                   | Total     | Sequential |
[01/21 02:18:10    584s] --------------------------------------------------------------
[01/21 02:18:10    584s] | Num insts resized                 |       0  |       0    |
[01/21 02:18:10    584s] | Num insts undone                  |       0  |       0    |
[01/21 02:18:10    584s] | Num insts Downsized               |       0  |       0    |
[01/21 02:18:10    584s] | Num insts Samesized               |       0  |       0    |
[01/21 02:18:10    584s] | Num insts Upsized                 |       0  |       0    |
[01/21 02:18:10    584s] | Num multiple commits+uncommits    |       0  |       -    |
[01/21 02:18:10    584s] --------------------------------------------------------------
[01/21 02:18:10    584s] Bottom Preferred Layer:
[01/21 02:18:10    584s] +---------------+------------+----------+
[01/21 02:18:10    584s] |     Layer     |    CLK     |   Rule   |
[01/21 02:18:10    584s] +---------------+------------+----------+
[01/21 02:18:10    584s] | Metal5 (z=5)  |         39 | default  |
[01/21 02:18:10    584s] +---------------+------------+----------+
[01/21 02:18:10    584s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/21 02:18:10    584s] +---------------+------------+----------+
[01/21 02:18:10    584s] Via Pillar Rule:
[01/21 02:18:10    584s]     None
[01/21 02:18:10    584s] 
[01/21 02:18:10    584s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/21 02:18:10    584s] End: Core Area Reclaim Optimization (cpu = 0:00:10.0) (real = 0:00:10.0) **
[01/21 02:18:10    584s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.29
[01/21 02:18:10    584s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:10.0/0:00:10.0 (1.0), totSession cpu/real = 0:09:44.0/0:19:29.9 (0.5), mem = 2470.2M
[01/21 02:18:10    584s] 
[01/21 02:18:10    584s] =============================================================================================
[01/21 02:18:10    584s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.35-s114_1
[01/21 02:18:10    584s] =============================================================================================
[01/21 02:18:10    584s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:18:10    584s] ---------------------------------------------------------------------------------------------
[01/21 02:18:10    584s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:18:10    584s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   5.8 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:18:10    584s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:18:10    584s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 02:18:10    584s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:18:10    584s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:18:10    584s] [ OptimizationStep       ]      1   0:00:00.1  (   0.8 % )     0:00:09.1 /  0:00:09.1    1.0
[01/21 02:18:10    584s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:09.0 /  0:00:09.0    1.0
[01/21 02:18:10    584s] [ OptGetWeight           ]     45   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:18:10    584s] [ OptEval                ]     45   0:00:08.2  (  82.6 % )     0:00:08.2 /  0:00:08.3    1.0
[01/21 02:18:10    584s] [ OptCommit              ]     45   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/21 02:18:10    584s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:18:10    584s] [ IncrDelayCalc          ]     54   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:18:10    584s] [ IncrTimingUpdate       ]     12   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:18:10    584s] [ MISC                   ]          0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:18:10    584s] ---------------------------------------------------------------------------------------------
[01/21 02:18:10    584s]  AreaOpt #1 TOTAL                   0:00:10.0  ( 100.0 % )     0:00:10.0 /  0:00:10.0    1.0
[01/21 02:18:10    584s] ---------------------------------------------------------------------------------------------
[01/21 02:18:10    584s] 
[01/21 02:18:10    584s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2451.1M, EPOCH TIME: 1705796290.344379
[01/21 02:18:10    584s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10060).
[01/21 02:18:10    584s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:10    584s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:10    584s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:10    584s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.065, MEM:2355.1M, EPOCH TIME: 1705796290.409741
[01/21 02:18:10    584s] TotalInstCnt at PhyDesignMc Destruction: 10060
[01/21 02:18:10    584s] End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=2355.11M, totSessionCpu=0:09:44).
[01/21 02:18:10    584s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/21 02:18:10    584s] Info: 43 nets with fixed/cover wires excluded.
[01/21 02:18:10    584s] Info: 43 clock nets excluded from IPO operation.
[01/21 02:18:10    584s] ### Creating LA Mngr. totSessionCpu=0:09:44 mem=2355.1M
[01/21 02:18:10    584s] ### Creating LA Mngr, finished. totSessionCpu=0:09:44 mem=2355.1M
[01/21 02:18:10    584s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:18:10    584s] ### Creating PhyDesignMc. totSessionCpu=0:09:44 mem=2412.3M
[01/21 02:18:10    584s] OPERPROF: Starting DPlace-Init at level 1, MEM:2412.3M, EPOCH TIME: 1705796290.492869
[01/21 02:18:10    584s] Processing tracks to init pin-track alignment.
[01/21 02:18:10    584s] z: 2, totalTracks: 1
[01/21 02:18:10    584s] z: 4, totalTracks: 1
[01/21 02:18:10    584s] z: 6, totalTracks: 1
[01/21 02:18:10    584s] z: 8, totalTracks: 1
[01/21 02:18:10    584s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:18:10    584s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2412.3M, EPOCH TIME: 1705796290.506783
[01/21 02:18:10    584s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:10    584s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:10    584s] 
[01/21 02:18:10    584s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:18:10    584s] 
[01/21 02:18:10    584s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:18:10    584s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.055, MEM:2412.3M, EPOCH TIME: 1705796290.561405
[01/21 02:18:10    584s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2412.3M, EPOCH TIME: 1705796290.561622
[01/21 02:18:10    584s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2412.3M, EPOCH TIME: 1705796290.561707
[01/21 02:18:10    584s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2412.3MB).
[01/21 02:18:10    584s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.071, MEM:2412.3M, EPOCH TIME: 1705796290.563934
[01/21 02:18:10    584s] TotalInstCnt at PhyDesignMc Initialization: 10060
[01/21 02:18:10    584s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:44 mem=2412.3M
[01/21 02:18:10    584s] Begin: Area Reclaim Optimization
[01/21 02:18:10    584s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:09:44.3/0:19:30.2 (0.5), mem = 2412.3M
[01/21 02:18:10    584s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.30
[01/21 02:18:10    584s] ### Creating RouteCongInterface, started
[01/21 02:18:10    584s] 
[01/21 02:18:10    584s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:18:10    584s] 
[01/21 02:18:10    584s] #optDebug: {0, 1.000}
[01/21 02:18:10    584s] ### Creating RouteCongInterface, finished
[01/21 02:18:10    584s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:18:10    584s] ### Creating LA Mngr. totSessionCpu=0:09:44 mem=2412.3M
[01/21 02:18:10    584s] ### Creating LA Mngr, finished. totSessionCpu=0:09:44 mem=2412.3M
[01/21 02:18:10    584s] Usable buffer cells for single buffer setup transform:
[01/21 02:18:10    584s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/21 02:18:10    584s] Number of usable buffer cells above: 10
[01/21 02:18:10    584s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2412.3M, EPOCH TIME: 1705796290.954167
[01/21 02:18:10    584s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2412.3M, EPOCH TIME: 1705796290.954432
[01/21 02:18:11    584s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 71.32
[01/21 02:18:11    584s] +---------+---------+--------+--------+------------+--------+
[01/21 02:18:11    584s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/21 02:18:11    584s] +---------+---------+--------+--------+------------+--------+
[01/21 02:18:11    584s] |   71.32%|        -|   0.083|   0.000|   0:00:00.0| 2412.3M|
[01/21 02:18:12    585s] |   71.32%|        0|   0.083|   0.000|   0:00:01.0| 2412.3M|
[01/21 02:18:12    585s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:18:12    585s] |   71.32%|        0|   0.083|   0.000|   0:00:00.0| 2412.3M|
[01/21 02:18:12    586s] |   71.29%|        8|   0.083|   0.000|   0:00:00.0| 2431.4M|
[01/21 02:18:13    587s] |   71.28%|        8|   0.083|   0.000|   0:00:01.0| 2439.4M|
[01/21 02:18:13    587s] |   71.28%|        0|   0.083|   0.000|   0:00:00.0| 2439.4M|
[01/21 02:18:13    587s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/21 02:18:13    587s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/21 02:18:14    587s] |   71.28%|        0|   0.083|   0.000|   0:00:01.0| 2439.4M|
[01/21 02:18:14    587s] +---------+---------+--------+--------+------------+--------+
[01/21 02:18:14    587s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 71.28
[01/21 02:18:14    587s] 
[01/21 02:18:14    587s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 0 Resize = 8 **
[01/21 02:18:14    587s] --------------------------------------------------------------
[01/21 02:18:14    587s] |                                   | Total     | Sequential |
[01/21 02:18:14    587s] --------------------------------------------------------------
[01/21 02:18:14    587s] | Num insts resized                 |       8  |       1    |
[01/21 02:18:14    587s] | Num insts undone                  |       0  |       0    |
[01/21 02:18:14    587s] | Num insts Downsized               |       8  |       1    |
[01/21 02:18:14    587s] | Num insts Samesized               |       0  |       0    |
[01/21 02:18:14    587s] | Num insts Upsized                 |       0  |       0    |
[01/21 02:18:14    587s] | Num multiple commits+uncommits    |       0  |       -    |
[01/21 02:18:14    587s] --------------------------------------------------------------
[01/21 02:18:14    587s] Bottom Preferred Layer:
[01/21 02:18:14    587s] +---------------+------------+----------+
[01/21 02:18:14    587s] |     Layer     |    CLK     |   Rule   |
[01/21 02:18:14    587s] +---------------+------------+----------+
[01/21 02:18:14    587s] | Metal5 (z=5)  |         39 | default  |
[01/21 02:18:14    587s] +---------------+------------+----------+
[01/21 02:18:14    587s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/21 02:18:14    587s] +---------------+------------+----------+
[01/21 02:18:14    587s] Via Pillar Rule:
[01/21 02:18:14    587s]     None
[01/21 02:18:14    587s] 
[01/21 02:18:14    587s] Number of times islegalLocAvaiable called = 8 skipped = 0, called in commitmove = 8, skipped in commitmove = 0
[01/21 02:18:14    587s] End: Core Area Reclaim Optimization (cpu = 0:00:03.4) (real = 0:00:04.0) **
[01/21 02:18:14    587s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2439.4M, EPOCH TIME: 1705796294.040764
[01/21 02:18:14    587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10052).
[01/21 02:18:14    587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:14    587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:14    587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:14    587s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.063, MEM:2439.4M, EPOCH TIME: 1705796294.104210
[01/21 02:18:14    587s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2439.4M, EPOCH TIME: 1705796294.111765
[01/21 02:18:14    587s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2439.4M, EPOCH TIME: 1705796294.111942
[01/21 02:18:14    587s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2439.4M, EPOCH TIME: 1705796294.124238
[01/21 02:18:14    587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:14    587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:14    587s] 
[01/21 02:18:14    587s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:18:14    587s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.053, MEM:2439.4M, EPOCH TIME: 1705796294.177136
[01/21 02:18:14    587s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2439.4M, EPOCH TIME: 1705796294.177262
[01/21 02:18:14    587s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2439.4M, EPOCH TIME: 1705796294.177344
[01/21 02:18:14    587s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2439.4M, EPOCH TIME: 1705796294.179538
[01/21 02:18:14    587s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.002, MEM:2439.4M, EPOCH TIME: 1705796294.181653
[01/21 02:18:14    587s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.070, MEM:2439.4M, EPOCH TIME: 1705796294.181811
[01/21 02:18:14    587s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.070, MEM:2439.4M, EPOCH TIME: 1705796294.181882
[01/21 02:18:14    587s] TDRefine: refinePlace mode is spiral
[01/21 02:18:14    587s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.17
[01/21 02:18:14    587s] OPERPROF: Starting RefinePlace at level 1, MEM:2439.4M, EPOCH TIME: 1705796294.181984
[01/21 02:18:14    587s] *** Starting refinePlace (0:09:48 mem=2439.4M) ***
[01/21 02:18:14    587s] Total net bbox length = 1.671e+05 (7.762e+04 8.948e+04) (ext = 1.111e+04)
[01/21 02:18:14    587s] 
[01/21 02:18:14    587s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:18:14    587s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:18:14    587s] (I)      Default pattern map key = picorv32_default.
[01/21 02:18:14    587s] (I)      Default pattern map key = picorv32_default.
[01/21 02:18:14    587s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2439.4M, EPOCH TIME: 1705796294.203314
[01/21 02:18:14    587s] Starting refinePlace ...
[01/21 02:18:14    587s] (I)      Default pattern map key = picorv32_default.
[01/21 02:18:14    587s] One DDP V2 for no tweak run.
[01/21 02:18:14    587s] 
[01/21 02:18:14    587s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:18:14    588s] Move report: legalization moves 13 insts, mean move: 1.96 um, max move: 6.40 um spiral
[01/21 02:18:14    588s] 	Max move on inst (FE_OFC754_genblk1_pcpi_mul_rs1_15): (63.20, 160.36) --> (56.80, 160.36)
[01/21 02:18:14    588s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:18:14    588s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:18:14    588s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2442.5MB) @(0:09:48 - 0:09:48).
[01/21 02:18:14    588s] Move report: Detail placement moves 13 insts, mean move: 1.96 um, max move: 6.40 um 
[01/21 02:18:14    588s] 	Max move on inst (FE_OFC754_genblk1_pcpi_mul_rs1_15): (63.20, 160.36) --> (56.80, 160.36)
[01/21 02:18:14    588s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2442.5MB
[01/21 02:18:14    588s] Statistics of distance of Instance movement in refine placement:
[01/21 02:18:14    588s]   maximum (X+Y) =         6.40 um
[01/21 02:18:14    588s]   inst (FE_OFC754_genblk1_pcpi_mul_rs1_15) with max move: (63.2, 160.36) -> (56.8, 160.36)
[01/21 02:18:14    588s]   mean    (X+Y) =         1.96 um
[01/21 02:18:14    588s] Summary Report:
[01/21 02:18:14    588s] Instances move: 13 (out of 10010 movable)
[01/21 02:18:14    588s] Instances flipped: 0
[01/21 02:18:14    588s] Mean displacement: 1.96 um
[01/21 02:18:14    588s] Max displacement: 6.40 um (Instance: FE_OFC754_genblk1_pcpi_mul_rs1_15) (63.2, 160.36) -> (56.8, 160.36)
[01/21 02:18:14    588s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/21 02:18:14    588s] Total instances moved : 13
[01/21 02:18:14    588s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.410, REAL:0.402, MEM:2442.5M, EPOCH TIME: 1705796294.605573
[01/21 02:18:14    588s] Total net bbox length = 1.671e+05 (7.762e+04 8.948e+04) (ext = 1.111e+04)
[01/21 02:18:14    588s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2442.5MB
[01/21 02:18:14    588s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2442.5MB) @(0:09:48 - 0:09:48).
[01/21 02:18:14    588s] *** Finished refinePlace (0:09:48 mem=2442.5M) ***
[01/21 02:18:14    588s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.17
[01/21 02:18:14    588s] OPERPROF: Finished RefinePlace at level 1, CPU:0.440, REAL:0.429, MEM:2442.5M, EPOCH TIME: 1705796294.611269
[01/21 02:18:14    588s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2442.5M, EPOCH TIME: 1705796294.693163
[01/21 02:18:14    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10052).
[01/21 02:18:14    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:14    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:14    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:14    588s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:2439.5M, EPOCH TIME: 1705796294.743878
[01/21 02:18:14    588s] *** maximum move = 6.40 um ***
[01/21 02:18:14    588s] *** Finished re-routing un-routed nets (2439.5M) ***
[01/21 02:18:14    588s] OPERPROF: Starting DPlace-Init at level 1, MEM:2439.5M, EPOCH TIME: 1705796294.772264
[01/21 02:18:14    588s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2439.5M, EPOCH TIME: 1705796294.787813
[01/21 02:18:14    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:14    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:14    588s] 
[01/21 02:18:14    588s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:18:14    588s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:2439.5M, EPOCH TIME: 1705796294.840003
[01/21 02:18:14    588s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2439.5M, EPOCH TIME: 1705796294.840181
[01/21 02:18:14    588s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2439.5M, EPOCH TIME: 1705796294.840265
[01/21 02:18:14    588s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2439.5M, EPOCH TIME: 1705796294.842447
[01/21 02:18:14    588s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2439.5M, EPOCH TIME: 1705796294.842715
[01/21 02:18:14    588s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.071, MEM:2439.5M, EPOCH TIME: 1705796294.842864
[01/21 02:18:14    588s] 
[01/21 02:18:14    588s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2439.5M) ***
[01/21 02:18:14    588s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.30
[01/21 02:18:14    588s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:09:48.6/0:19:34.5 (0.5), mem = 2439.5M
[01/21 02:18:14    588s] 
[01/21 02:18:14    588s] =============================================================================================
[01/21 02:18:14    588s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.35-s114_1
[01/21 02:18:14    588s] =============================================================================================
[01/21 02:18:14    588s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:18:14    588s] ---------------------------------------------------------------------------------------------
[01/21 02:18:14    588s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.2    1.0
[01/21 02:18:14    588s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:18:14    588s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[01/21 02:18:14    588s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:18:14    588s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:18:14    588s] [ OptimizationStep       ]      1   0:00:00.4  (   9.1 % )     0:00:02.9 /  0:00:02.9    1.0
[01/21 02:18:14    588s] [ OptSingleIteration     ]      6   0:00:00.1  (   3.1 % )     0:00:02.5 /  0:00:02.5    1.0
[01/21 02:18:14    588s] [ OptGetWeight           ]    185   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:18:14    588s] [ OptEval                ]    185   0:00:02.0  (  47.4 % )     0:00:02.0 /  0:00:02.0    1.0
[01/21 02:18:14    588s] [ OptCommit              ]    185   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.4
[01/21 02:18:14    588s] [ PostCommitDelayUpdate  ]    185   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:18:14    588s] [ IncrDelayCalc          ]     35   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:18:14    588s] [ RefinePlace            ]      1   0:00:00.9  (  20.6 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:18:14    588s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[01/21 02:18:14    588s] [ IncrTimingUpdate       ]     14   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.3
[01/21 02:18:14    588s] [ MISC                   ]          0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:18:14    588s] ---------------------------------------------------------------------------------------------
[01/21 02:18:14    588s]  AreaOpt #2 TOTAL                   0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.3    1.0
[01/21 02:18:14    588s] ---------------------------------------------------------------------------------------------
[01/21 02:18:14    588s] 
[01/21 02:18:14    588s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2420.4M, EPOCH TIME: 1705796294.943052
[01/21 02:18:14    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:18:14    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:14    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:14    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:14    588s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:2363.4M, EPOCH TIME: 1705796294.992557
[01/21 02:18:14    588s] TotalInstCnt at PhyDesignMc Destruction: 10052
[01/21 02:18:14    588s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2363.40M, totSessionCpu=0:09:49).
[01/21 02:18:15    588s] postCtsLateCongRepair #1 0
[01/21 02:18:15    588s] postCtsLateCongRepair #1 0
[01/21 02:18:15    588s] postCtsLateCongRepair #1 0
[01/21 02:18:15    588s] postCtsLateCongRepair #1 0
[01/21 02:18:15    588s] Starting local wire reclaim
[01/21 02:18:15    588s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2363.4M, EPOCH TIME: 1705796295.051099
[01/21 02:18:15    588s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2363.4M, EPOCH TIME: 1705796295.051306
[01/21 02:18:15    588s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2363.4M, EPOCH TIME: 1705796295.051440
[01/21 02:18:15    588s] Processing tracks to init pin-track alignment.
[01/21 02:18:15    588s] z: 2, totalTracks: 1
[01/21 02:18:15    588s] z: 4, totalTracks: 1
[01/21 02:18:15    588s] z: 6, totalTracks: 1
[01/21 02:18:15    588s] z: 8, totalTracks: 1
[01/21 02:18:15    588s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:18:15    588s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2363.4M, EPOCH TIME: 1705796295.066260
[01/21 02:18:15    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:15    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:15    588s] 
[01/21 02:18:15    588s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:18:15    588s] 
[01/21 02:18:15    588s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:18:15    588s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.054, MEM:2363.4M, EPOCH TIME: 1705796295.119858
[01/21 02:18:15    588s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2363.4M, EPOCH TIME: 1705796295.120002
[01/21 02:18:15    588s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2363.4M, EPOCH TIME: 1705796295.120083
[01/21 02:18:15    588s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2363.4MB).
[01/21 02:18:15    588s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.071, MEM:2363.4M, EPOCH TIME: 1705796295.122374
[01/21 02:18:15    588s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.071, MEM:2363.4M, EPOCH TIME: 1705796295.122449
[01/21 02:18:15    588s] TDRefine: refinePlace mode is spiral
[01/21 02:18:15    588s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.18
[01/21 02:18:15    588s] OPERPROF:   Starting RefinePlace at level 2, MEM:2363.4M, EPOCH TIME: 1705796295.122566
[01/21 02:18:15    588s] *** Starting refinePlace (0:09:49 mem=2363.4M) ***
[01/21 02:18:15    588s] Total net bbox length = 1.671e+05 (7.762e+04 8.948e+04) (ext = 1.111e+04)
[01/21 02:18:15    588s] 
[01/21 02:18:15    588s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:18:15    588s] (I)      Default pattern map key = picorv32_default.
[01/21 02:18:15    588s] (I)      Default pattern map key = picorv32_default.
[01/21 02:18:15    588s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2363.4M, EPOCH TIME: 1705796295.146780
[01/21 02:18:15    588s] Starting refinePlace ...
[01/21 02:18:15    588s] (I)      Default pattern map key = picorv32_default.
[01/21 02:18:15    588s] One DDP V2 for no tweak run.
[01/21 02:18:15    588s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2363.4M, EPOCH TIME: 1705796295.151895
[01/21 02:18:15    588s] OPERPROF:         Starting spMPad at level 5, MEM:2369.7M, EPOCH TIME: 1705796295.179131
[01/21 02:18:15    588s] OPERPROF:           Starting spContextMPad at level 6, MEM:2369.7M, EPOCH TIME: 1705796295.180448
[01/21 02:18:15    588s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2369.7M, EPOCH TIME: 1705796295.180546
[01/21 02:18:15    588s] MP Top (10010): mp=1.050. U=0.712.
[01/21 02:18:15    588s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.007, MEM:2369.7M, EPOCH TIME: 1705796295.185894
[01/21 02:18:15    588s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2369.7M, EPOCH TIME: 1705796295.188401
[01/21 02:18:15    588s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2369.7M, EPOCH TIME: 1705796295.188496
[01/21 02:18:15    588s] OPERPROF:             Starting InitSKP at level 7, MEM:2369.7M, EPOCH TIME: 1705796295.188939
[01/21 02:18:15    588s] no activity file in design. spp won't run.
[01/21 02:18:15    588s] no activity file in design. spp won't run.
[01/21 02:18:16    589s] *** Finished SKP initialization (cpu=0:00:01.0, real=0:00:01.0)***
[01/21 02:18:16    589s] OPERPROF:             Finished InitSKP at level 7, CPU:1.040, REAL:1.036, MEM:2382.9M, EPOCH TIME: 1705796296.225002
[01/21 02:18:16    590s] Timing cost in AAE based: 1284.1766481579134052
[01/21 02:18:16    590s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:1.230, REAL:1.222, MEM:2390.8M, EPOCH TIME: 1705796296.410675
[01/21 02:18:16    590s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:1.230, REAL:1.224, MEM:2390.8M, EPOCH TIME: 1705796296.412438
[01/21 02:18:16    590s] SKP cleared!
[01/21 02:18:16    590s] AAE Timing clean up.
[01/21 02:18:16    590s] Tweakage: fix icg 1, fix clk 0.
[01/21 02:18:16    590s] Tweakage: density cost 1, scale 0.4.
[01/21 02:18:16    590s] Tweakage: activity cost 0, scale 1.0.
[01/21 02:18:16    590s] Tweakage: timing cost on, scale 1.0.
[01/21 02:18:16    590s] OPERPROF:         Starting CoreOperation at level 5, MEM:2390.8M, EPOCH TIME: 1705796296.420150
[01/21 02:18:16    590s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2390.8M, EPOCH TIME: 1705796296.430803
[01/21 02:18:17    590s] Tweakage swap 536 pairs.
[01/21 02:18:17    591s] Tweakage swap 63 pairs.
[01/21 02:18:17    591s] Tweakage swap 45 pairs.
[01/21 02:18:18    591s] Tweakage swap 1 pairs.
[01/21 02:18:18    592s] Tweakage swap 35 pairs.
[01/21 02:18:18    592s] Tweakage swap 2 pairs.
[01/21 02:18:19    592s] Tweakage swap 1 pairs.
[01/21 02:18:19    593s] Tweakage swap 0 pairs.
[01/21 02:18:20    593s] Tweakage swap 9 pairs.
[01/21 02:18:20    594s] Tweakage swap 0 pairs.
[01/21 02:18:20    594s] Tweakage swap 1 pairs.
[01/21 02:18:20    594s] Tweakage swap 0 pairs.
[01/21 02:18:21    595s] Tweakage swap 330 pairs.
[01/21 02:18:21    595s] Tweakage swap 28 pairs.
[01/21 02:18:21    595s] Tweakage swap 22 pairs.
[01/21 02:18:22    595s] Tweakage swap 3 pairs.
[01/21 02:18:22    596s] Tweakage swap 39 pairs.
[01/21 02:18:22    596s] Tweakage swap 0 pairs.
[01/21 02:18:22    596s] Tweakage swap 5 pairs.
[01/21 02:18:23    596s] Tweakage swap 0 pairs.
[01/21 02:18:23    597s] Tweakage swap 7 pairs.
[01/21 02:18:23    597s] Tweakage swap 0 pairs.
[01/21 02:18:24    597s] Tweakage swap 2 pairs.
[01/21 02:18:24    597s] Tweakage swap 0 pairs.
[01/21 02:18:24    597s] Tweakage move 69 insts.
[01/21 02:18:24    597s] Tweakage move 17 insts.
[01/21 02:18:24    597s] Tweakage move 2 insts.
[01/21 02:18:24    597s] Tweakage move 0 insts.
[01/21 02:18:24    597s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:7.850, REAL:7.855, MEM:2390.8M, EPOCH TIME: 1705796304.285396
[01/21 02:18:24    597s] OPERPROF:         Finished CoreOperation at level 5, CPU:7.860, REAL:7.866, MEM:2390.8M, EPOCH TIME: 1705796304.286372
[01/21 02:18:24    597s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:9.140, REAL:9.138, MEM:2390.8M, EPOCH TIME: 1705796304.289599
[01/21 02:18:24    597s] Move report: Congestion aware Tweak moves 933 insts, mean move: 2.94 um, max move: 31.40 um 
[01/21 02:18:24    597s] 	Max move on inst (FE_OFC748_n_2383): (185.40, 64.60) --> (154.00, 64.60)
[01/21 02:18:24    597s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:09.1, real=0:00:09.0, mem=2390.8mb) @(0:09:49 - 0:09:58).
[01/21 02:18:24    598s] 
[01/21 02:18:24    598s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:18:24    598s] Move report: legalization moves 82 insts, mean move: 2.28 um, max move: 6.73 um spiral
[01/21 02:18:24    598s] 	Max move on inst (FE_OFC730_n_3412): (172.00, 117.61) --> (173.60, 122.74)
[01/21 02:18:24    598s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/21 02:18:24    598s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:18:24    598s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2390.8MB) @(0:09:58 - 0:09:58).
[01/21 02:18:24    598s] Move report: Detail placement moves 938 insts, mean move: 2.93 um, max move: 31.40 um 
[01/21 02:18:24    598s] 	Max move on inst (FE_OFC748_n_2383): (185.40, 64.60) --> (154.00, 64.60)
[01/21 02:18:24    598s] 	Runtime: CPU: 0:00:09.5 REAL: 0:00:09.0 MEM: 2390.8MB
[01/21 02:18:24    598s] Statistics of distance of Instance movement in refine placement:
[01/21 02:18:24    598s]   maximum (X+Y) =        31.40 um
[01/21 02:18:24    598s]   inst (FE_OFC748_n_2383) with max move: (185.4, 64.6) -> (154, 64.6)
[01/21 02:18:24    598s]   mean    (X+Y) =         2.93 um
[01/21 02:18:24    598s] Summary Report:
[01/21 02:18:24    598s] Instances move: 938 (out of 10010 movable)
[01/21 02:18:24    598s] Instances flipped: 0
[01/21 02:18:24    598s] Mean displacement: 2.93 um
[01/21 02:18:24    598s] Max displacement: 31.40 um (Instance: FE_OFC748_n_2383) (185.4, 64.6) -> (154, 64.6)
[01/21 02:18:24    598s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/21 02:18:24    598s] Total instances moved : 938
[01/21 02:18:24    598s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:9.500, REAL:9.490, MEM:2390.8M, EPOCH TIME: 1705796304.637161
[01/21 02:18:24    598s] Total net bbox length = 1.669e+05 (7.759e+04 8.930e+04) (ext = 1.111e+04)
[01/21 02:18:24    598s] Runtime: CPU: 0:00:09.5 REAL: 0:00:09.0 MEM: 2390.8MB
[01/21 02:18:24    598s] [CPU] RefinePlace/total (cpu=0:00:09.5, real=0:00:09.0, mem=2390.8MB) @(0:09:49 - 0:09:58).
[01/21 02:18:24    598s] *** Finished refinePlace (0:09:58 mem=2390.8M) ***
[01/21 02:18:24    598s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.18
[01/21 02:18:24    598s] OPERPROF:   Finished RefinePlace at level 2, CPU:9.540, REAL:9.521, MEM:2390.8M, EPOCH TIME: 1705796304.643121
[01/21 02:18:24    598s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2390.8M, EPOCH TIME: 1705796304.643214
[01/21 02:18:24    598s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10052).
[01/21 02:18:24    598s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:24    598s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:24    598s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:24    598s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.061, MEM:2363.8M, EPOCH TIME: 1705796304.703938
[01/21 02:18:24    598s] OPERPROF: Finished RefinePlace2 at level 1, CPU:9.670, REAL:9.653, MEM:2363.8M, EPOCH TIME: 1705796304.704155
[01/21 02:18:24    598s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 02:18:24    598s] #################################################################################
[01/21 02:18:24    598s] # Design Stage: PreRoute
[01/21 02:18:24    598s] # Design Name: picorv32
[01/21 02:18:24    598s] # Design Mode: 45nm
[01/21 02:18:24    598s] # Analysis Mode: MMMC Non-OCV 
[01/21 02:18:24    598s] # Parasitics Mode: No SPEF/RCDB 
[01/21 02:18:24    598s] # Signoff Settings: SI Off 
[01/21 02:18:24    598s] #################################################################################
[01/21 02:18:25    599s] Calculate delays in Single mode...
[01/21 02:18:25    599s] Topological Sorting (REAL = 0:00:00.0, MEM = 2344.3M, InitMEM = 2344.3M)
[01/21 02:18:25    599s] Start delay calculation (fullDC) (1 T). (MEM=2344.26)
[01/21 02:18:25    599s] End AAE Lib Interpolated Model. (MEM=2355.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:18:28    602s] Total number of fetched objects 10959
[01/21 02:18:28    602s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/21 02:18:28    602s] End delay calculation. (MEM=2372.2 CPU=0:00:02.3 REAL=0:00:02.0)
[01/21 02:18:28    602s] End delay calculation (fullDC). (MEM=2372.2 CPU=0:00:02.9 REAL=0:00:03.0)
[01/21 02:18:28    602s] *** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 2372.2M) ***
[01/21 02:18:29    603s] eGR doReRoute: optGuide
[01/21 02:18:29    603s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2372.2M, EPOCH TIME: 1705796309.590655
[01/21 02:18:29    603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:29    603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:29    603s] All LLGs are deleted
[01/21 02:18:29    603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:29    603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:29    603s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2372.2M, EPOCH TIME: 1705796309.590854
[01/21 02:18:29    603s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2372.2M, EPOCH TIME: 1705796309.590971
[01/21 02:18:29    603s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.003, MEM:2325.2M, EPOCH TIME: 1705796309.593770
[01/21 02:18:29    603s] {MMLU 0 43 10959}
[01/21 02:18:29    603s] ### Creating LA Mngr. totSessionCpu=0:10:03 mem=2325.2M
[01/21 02:18:29    603s] ### Creating LA Mngr, finished. totSessionCpu=0:10:03 mem=2325.2M
[01/21 02:18:29    603s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2325.20 MB )
[01/21 02:18:29    603s] (I)      ==================== Layers =====================
[01/21 02:18:29    603s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:18:29    603s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:18:29    603s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:18:29    603s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:18:29    603s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:18:29    603s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:18:29    603s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:18:29    603s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:18:29    603s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:18:29    603s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:18:29    603s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:18:29    603s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:18:29    603s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:18:29    603s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:18:29    603s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:18:29    603s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:18:29    603s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:18:29    603s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:18:29    603s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:18:29    603s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:18:29    603s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:18:29    603s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:18:29    603s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:18:29    603s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:18:29    603s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:18:29    603s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:18:29    603s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:18:29    603s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:18:29    603s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:18:29    603s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:18:29    603s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:18:29    603s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:18:29    603s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:18:29    603s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:18:29    603s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:18:29    603s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:18:29    603s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:18:29    603s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:18:29    603s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:18:29    603s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:18:29    603s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:18:29    603s] (I)      Started Import and model ( Curr Mem: 2325.20 MB )
[01/21 02:18:29    603s] (I)      Default pattern map key = picorv32_default.
[01/21 02:18:29    603s] (I)      == Non-default Options ==
[01/21 02:18:29    603s] (I)      Maximum routing layer                              : 11
[01/21 02:18:29    603s] (I)      Minimum routing layer                              : 1
[01/21 02:18:29    603s] (I)      Number of threads                                  : 1
[01/21 02:18:29    603s] (I)      Method to set GCell size                           : row
[01/21 02:18:29    603s] (I)      Counted 2659 PG shapes. We will not process PG shapes layer by layer.
[01/21 02:18:29    603s] (I)      Use row-based GCell size
[01/21 02:18:29    603s] (I)      Use row-based GCell align
[01/21 02:18:29    603s] (I)      layer 0 area = 80000
[01/21 02:18:29    603s] (I)      layer 1 area = 80000
[01/21 02:18:29    603s] (I)      layer 2 area = 80000
[01/21 02:18:29    603s] (I)      layer 3 area = 80000
[01/21 02:18:29    603s] (I)      layer 4 area = 80000
[01/21 02:18:29    603s] (I)      layer 5 area = 80000
[01/21 02:18:29    603s] (I)      layer 6 area = 80000
[01/21 02:18:29    603s] (I)      layer 7 area = 80000
[01/21 02:18:29    603s] (I)      layer 8 area = 80000
[01/21 02:18:29    603s] (I)      layer 9 area = 400000
[01/21 02:18:29    603s] (I)      layer 10 area = 400000
[01/21 02:18:29    603s] (I)      GCell unit size   : 3420
[01/21 02:18:29    603s] (I)      GCell multiplier  : 1
[01/21 02:18:29    603s] (I)      GCell row height  : 3420
[01/21 02:18:29    603s] (I)      Actual row height : 3420
[01/21 02:18:29    603s] (I)      GCell align ref   : 30000 30020
[01/21 02:18:29    603s] [NR-eGR] Track table information for default rule: 
[01/21 02:18:29    603s] [NR-eGR] Metal1 has single uniform track structure
[01/21 02:18:29    603s] [NR-eGR] Metal2 has single uniform track structure
[01/21 02:18:29    603s] [NR-eGR] Metal3 has single uniform track structure
[01/21 02:18:29    603s] [NR-eGR] Metal4 has single uniform track structure
[01/21 02:18:29    603s] [NR-eGR] Metal5 has single uniform track structure
[01/21 02:18:29    603s] [NR-eGR] Metal6 has single uniform track structure
[01/21 02:18:29    603s] [NR-eGR] Metal7 has single uniform track structure
[01/21 02:18:29    603s] [NR-eGR] Metal8 has single uniform track structure
[01/21 02:18:29    603s] [NR-eGR] Metal9 has single uniform track structure
[01/21 02:18:29    603s] [NR-eGR] Metal10 has single uniform track structure
[01/21 02:18:29    603s] [NR-eGR] Metal11 has single uniform track structure
[01/21 02:18:29    603s] (I)      ================== Default via ===================
[01/21 02:18:29    603s] (I)      +----+------------------+------------------------+
[01/21 02:18:29    603s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/21 02:18:29    603s] (I)      +----+------------------+------------------------+
[01/21 02:18:29    603s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/21 02:18:29    603s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/21 02:18:29    603s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/21 02:18:29    603s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/21 02:18:29    603s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/21 02:18:29    603s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/21 02:18:29    603s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/21 02:18:29    603s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/21 02:18:29    603s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/21 02:18:29    603s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/21 02:18:29    603s] (I)      +----+------------------+------------------------+
[01/21 02:18:29    603s] [NR-eGR] Read 4929 PG shapes
[01/21 02:18:29    603s] [NR-eGR] Read 0 clock shapes
[01/21 02:18:29    603s] [NR-eGR] Read 0 other shapes
[01/21 02:18:29    603s] [NR-eGR] #Routing Blockages  : 0
[01/21 02:18:29    603s] [NR-eGR] #Instance Blockages : 400466
[01/21 02:18:29    603s] [NR-eGR] #PG Blockages       : 4929
[01/21 02:18:29    603s] [NR-eGR] #Halo Blockages     : 0
[01/21 02:18:29    603s] [NR-eGR] #Boundary Blockages : 0
[01/21 02:18:29    603s] [NR-eGR] #Clock Blockages    : 0
[01/21 02:18:29    603s] [NR-eGR] #Other Blockages    : 0
[01/21 02:18:29    603s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 02:18:29    603s] [NR-eGR] Num Prerouted Nets = 43  Num Prerouted Wires = 8994
[01/21 02:18:29    603s] [NR-eGR] Read 10915 nets ( ignored 43 )
[01/21 02:18:29    603s] (I)      early_global_route_priority property id does not exist.
[01/21 02:18:29    603s] (I)      Read Num Blocks=405395  Num Prerouted Wires=8994  Num CS=0
[01/21 02:18:29    603s] (I)      Layer 0 (H) : #blockages 401091 : #preroutes 2005
[01/21 02:18:29    603s] (I)      Layer 1 (V) : #blockages 500 : #preroutes 2916
[01/21 02:18:29    603s] (I)      Layer 2 (H) : #blockages 500 : #preroutes 1929
[01/21 02:18:30    603s] (I)      Layer 3 (V) : #blockages 500 : #preroutes 1172
[01/21 02:18:30    603s] (I)      Layer 4 (H) : #blockages 500 : #preroutes 845
[01/21 02:18:30    603s] (I)      Layer 5 (V) : #blockages 500 : #preroutes 127
[01/21 02:18:30    603s] (I)      Layer 6 (H) : #blockages 500 : #preroutes 0
[01/21 02:18:30    603s] (I)      Layer 7 (V) : #blockages 500 : #preroutes 0
[01/21 02:18:30    603s] (I)      Layer 8 (H) : #blockages 500 : #preroutes 0
[01/21 02:18:30    603s] (I)      Layer 9 (V) : #blockages 274 : #preroutes 0
[01/21 02:18:30    603s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/21 02:18:30    603s] (I)      Number of ignored nets                =     43
[01/21 02:18:30    603s] (I)      Number of connected nets              =      0
[01/21 02:18:30    603s] (I)      Number of fixed nets                  =     43.  Ignored: Yes
[01/21 02:18:30    603s] (I)      Number of clock nets                  =     43.  Ignored: No
[01/21 02:18:30    603s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 02:18:30    603s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 02:18:30    603s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 02:18:30    603s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 02:18:30    603s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 02:18:30    603s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 02:18:30    603s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 02:18:30    603s] (I)      Ndr track 0 does not exist
[01/21 02:18:30    603s] (I)      ---------------------Grid Graph Info--------------------
[01/21 02:18:30    603s] (I)      Routing area        : (0, 0) - (487600, 484120)
[01/21 02:18:30    603s] (I)      Core area           : (30000, 30020) - (457600, 454100)
[01/21 02:18:30    603s] (I)      Site width          :   400  (dbu)
[01/21 02:18:30    603s] (I)      Row height          :  3420  (dbu)
[01/21 02:18:30    603s] (I)      GCell row height    :  3420  (dbu)
[01/21 02:18:30    603s] (I)      GCell width         :  3420  (dbu)
[01/21 02:18:30    603s] (I)      GCell height        :  3420  (dbu)
[01/21 02:18:30    603s] (I)      Grid                :   142   141    11
[01/21 02:18:30    603s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 02:18:30    603s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 02:18:30    603s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 02:18:30    603s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 02:18:30    603s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 02:18:30    603s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 02:18:30    603s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/21 02:18:30    603s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/21 02:18:30    603s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/21 02:18:30    603s] (I)      Total num of tracks :  1274  1219  1274  1219  1274  1219  1274  1219  1274   487   509
[01/21 02:18:30    603s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 02:18:30    603s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 02:18:30    603s] (I)      --------------------------------------------------------
[01/21 02:18:30    603s] 
[01/21 02:18:30    603s] [NR-eGR] ============ Routing rule table ============
[01/21 02:18:30    603s] [NR-eGR] Rule id: 0  Nets: 10872
[01/21 02:18:30    603s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 02:18:30    603s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/21 02:18:30    603s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/21 02:18:30    603s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/21 02:18:30    603s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/21 02:18:30    603s] [NR-eGR] ========================================
[01/21 02:18:30    603s] [NR-eGR] 
[01/21 02:18:30    603s] (I)      =============== Blocked Tracks ===============
[01/21 02:18:30    603s] (I)      +-------+---------+----------+---------------+
[01/21 02:18:30    603s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 02:18:30    603s] (I)      +-------+---------+----------+---------------+
[01/21 02:18:30    603s] (I)      |     1 |  180908 |   133859 |        73.99% |
[01/21 02:18:30    603s] (I)      |     2 |  171879 |     8500 |         4.95% |
[01/21 02:18:30    603s] (I)      |     3 |  180908 |     1500 |         0.83% |
[01/21 02:18:30    603s] (I)      |     4 |  171879 |     8500 |         4.95% |
[01/21 02:18:30    603s] (I)      |     5 |  180908 |     1500 |         0.83% |
[01/21 02:18:30    603s] (I)      |     6 |  171879 |     8500 |         4.95% |
[01/21 02:18:30    603s] (I)      |     7 |  180908 |     1500 |         0.83% |
[01/21 02:18:30    603s] (I)      |     8 |  171879 |     8500 |         4.95% |
[01/21 02:18:30    603s] (I)      |     9 |  180908 |     3000 |         1.66% |
[01/21 02:18:30    603s] (I)      |    10 |   68667 |     4352 |         6.34% |
[01/21 02:18:30    603s] (I)      |    11 |   72278 |    12056 |        16.68% |
[01/21 02:18:30    603s] (I)      +-------+---------+----------+---------------+
[01/21 02:18:30    603s] (I)      Finished Import and model ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 2348.07 MB )
[01/21 02:18:30    603s] (I)      Reset routing kernel
[01/21 02:18:30    603s] (I)      Started Global Routing ( Curr Mem: 2348.07 MB )
[01/21 02:18:30    603s] (I)      totalPins=37439  totalGlobalPin=36116 (96.47%)
[01/21 02:18:30    603s] (I)      total 2D Cap : 1567766 = (825919 H, 741847 V)
[01/21 02:18:30    603s] [NR-eGR] Layer group 1: route 10872 net(s) in layer range [1, 11]
[01/21 02:18:30    603s] (I)      
[01/21 02:18:30    603s] (I)      ============  Phase 1a Route ============
[01/21 02:18:30    603s] (I)      Usage: 107086 = (51145 H, 55941 V) = (6.19% H, 7.54% V) = (8.746e+04um H, 9.566e+04um V)
[01/21 02:18:30    603s] (I)      
[01/21 02:18:30    603s] (I)      ============  Phase 1b Route ============
[01/21 02:18:30    603s] (I)      Usage: 107086 = (51145 H, 55941 V) = (6.19% H, 7.54% V) = (8.746e+04um H, 9.566e+04um V)
[01/21 02:18:30    603s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831171e+05um
[01/21 02:18:30    603s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 02:18:30    603s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 02:18:30    603s] (I)      
[01/21 02:18:30    603s] (I)      ============  Phase 1c Route ============
[01/21 02:18:30    603s] (I)      Usage: 107086 = (51145 H, 55941 V) = (6.19% H, 7.54% V) = (8.746e+04um H, 9.566e+04um V)
[01/21 02:18:30    603s] (I)      
[01/21 02:18:30    603s] (I)      ============  Phase 1d Route ============
[01/21 02:18:30    603s] (I)      Usage: 107086 = (51145 H, 55941 V) = (6.19% H, 7.54% V) = (8.746e+04um H, 9.566e+04um V)
[01/21 02:18:30    603s] (I)      
[01/21 02:18:30    603s] (I)      ============  Phase 1e Route ============
[01/21 02:18:30    603s] (I)      Usage: 107086 = (51145 H, 55941 V) = (6.19% H, 7.54% V) = (8.746e+04um H, 9.566e+04um V)
[01/21 02:18:30    603s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831171e+05um
[01/21 02:18:30    603s] (I)      
[01/21 02:18:30    603s] (I)      ============  Phase 1l Route ============
[01/21 02:18:30    604s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 02:18:30    604s] (I)      Layer  1:      47244       143        44      121797       57132    (68.07%) 
[01/21 02:18:30    604s] (I)      Layer  2:     168365     47864         5           0      169974    ( 0.00%) 
[01/21 02:18:30    604s] (I)      Layer  3:     178441     41198         0           0      178929    ( 0.00%) 
[01/21 02:18:30    604s] (I)      Layer  4:     168365     17027         0           0      169974    ( 0.00%) 
[01/21 02:18:30    604s] (I)      Layer  5:     178441      7820         0           0      178929    ( 0.00%) 
[01/21 02:18:30    604s] (I)      Layer  6:     168365      2534         0           0      169974    ( 0.00%) 
[01/21 02:18:30    604s] (I)      Layer  7:     178441       320         0           0      178929    ( 0.00%) 
[01/21 02:18:30    604s] (I)      Layer  8:     168365       272         0           0      169974    ( 0.00%) 
[01/21 02:18:30    604s] (I)      Layer  9:     177485        45         0           0      178929    ( 0.00%) 
[01/21 02:18:30    604s] (I)      Layer 10:      63851         5         0        3694       64296    ( 5.43%) 
[01/21 02:18:30    604s] (I)      Layer 11:      59775         0         0        8813       62759    (12.31%) 
[01/21 02:18:30    604s] (I)      Total:       1557138    117228        49      134302     1579798    ( 7.84%) 
[01/21 02:18:30    604s] (I)      
[01/21 02:18:30    604s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 02:18:30    604s] [NR-eGR]                        OverCon           OverCon            
[01/21 02:18:30    604s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/21 02:18:30    604s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/21 02:18:30    604s] [NR-eGR] ---------------------------------------------------------------
[01/21 02:18:30    604s] [NR-eGR]  Metal1 ( 1)        42( 0.66%)         0( 0.00%)   ( 0.66%) 
[01/21 02:18:30    604s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/21 02:18:30    604s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:18:30    604s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:18:30    604s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:18:30    604s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:18:30    604s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:18:30    604s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:18:30    604s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:18:30    604s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:18:30    604s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/21 02:18:30    604s] [NR-eGR] ---------------------------------------------------------------
[01/21 02:18:30    604s] [NR-eGR]        Total        46( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/21 02:18:30    604s] [NR-eGR] 
[01/21 02:18:30    604s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 2356.08 MB )
[01/21 02:18:30    604s] (I)      total 2D Cap : 1569180 = (826573 H, 742607 V)
[01/21 02:18:30    604s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 02:18:30    604s] (I)      ============= Track Assignment ============
[01/21 02:18:30    604s] (I)      Started Track Assignment (1T) ( Curr Mem: 2356.08 MB )
[01/21 02:18:30    604s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 02:18:30    604s] (I)      Run Multi-thread track assignment
[01/21 02:18:30    604s] (I)      Finished Track Assignment (1T) ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2356.08 MB )
[01/21 02:18:30    604s] (I)      Started Export ( Curr Mem: 2356.08 MB )
[01/21 02:18:30    604s] [NR-eGR]                  Length (um)   Vias 
[01/21 02:18:30    604s] [NR-eGR] ------------------------------------
[01/21 02:18:30    604s] [NR-eGR]  Metal1   (1H)         14648  40738 
[01/21 02:18:30    604s] [NR-eGR]  Metal2   (2V)         69972  26686 
[01/21 02:18:30    604s] [NR-eGR]  Metal3   (3H)         67720   5240 
[01/21 02:18:30    604s] [NR-eGR]  Metal4   (4V)         28541   2050 
[01/21 02:18:30    604s] [NR-eGR]  Metal5   (5H)         13350    679 
[01/21 02:18:30    604s] [NR-eGR]  Metal6   (6V)          4321     66 
[01/21 02:18:30    604s] [NR-eGR]  Metal7   (7H)           564     38 
[01/21 02:18:30    604s] [NR-eGR]  Metal8   (8V)           473     23 
[01/21 02:18:30    604s] [NR-eGR]  Metal9   (9H)            61     11 
[01/21 02:18:30    604s] [NR-eGR]  Metal10  (10V)            2      6 
[01/21 02:18:30    604s] [NR-eGR]  Metal11  (11H)           11      0 
[01/21 02:18:30    604s] [NR-eGR] ------------------------------------
[01/21 02:18:30    604s] [NR-eGR]           Total       199661  75537 
[01/21 02:18:30    604s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:18:30    604s] [NR-eGR] Total half perimeter of net bounding box: 166889um
[01/21 02:18:30    604s] [NR-eGR] Total length: 199661um, number of vias: 75537
[01/21 02:18:30    604s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:18:30    604s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/21 02:18:30    604s] [NR-eGR] --------------------------------------------------------------------------
[01/21 02:18:30    604s] (I)      Finished Export ( CPU: 0.32 sec, Real: 0.31 sec, Curr Mem: 2346.56 MB )
[01/21 02:18:30    604s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.29 sec, Real: 1.30 sec, Curr Mem: 2326.56 MB )
[01/21 02:18:30    604s] (I)      ===================================== Runtime Summary ======================================
[01/21 02:18:30    604s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/21 02:18:30    604s] (I)      --------------------------------------------------------------------------------------------
[01/21 02:18:30    604s] (I)       Early Global Route kernel              100.00%  736.19 sec  737.48 sec  1.30 sec  1.29 sec 
[01/21 02:18:30    604s] (I)       +-Import and model                      33.72%  736.19 sec  736.63 sec  0.44 sec  0.44 sec 
[01/21 02:18:30    604s] (I)       | +-Create place DB                      5.38%  736.19 sec  736.26 sec  0.07 sec  0.07 sec 
[01/21 02:18:30    604s] (I)       | | +-Import place data                  5.37%  736.19 sec  736.26 sec  0.07 sec  0.07 sec 
[01/21 02:18:30    604s] (I)       | | | +-Read instances and placement     1.27%  736.19 sec  736.21 sec  0.02 sec  0.01 sec 
[01/21 02:18:30    604s] (I)       | | | +-Read nets                        4.05%  736.21 sec  736.26 sec  0.05 sec  0.06 sec 
[01/21 02:18:30    604s] (I)       | +-Create route DB                     27.33%  736.26 sec  736.62 sec  0.35 sec  0.35 sec 
[01/21 02:18:30    604s] (I)       | | +-Import route data (1T)            27.29%  736.26 sec  736.62 sec  0.35 sec  0.35 sec 
[01/21 02:18:30    604s] (I)       | | | +-Read blockages ( Layer 1-11 )   18.12%  736.27 sec  736.51 sec  0.24 sec  0.24 sec 
[01/21 02:18:30    604s] (I)       | | | | +-Read routing blockages         0.00%  736.27 sec  736.27 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | | | +-Read instance blockages       17.83%  736.27 sec  736.50 sec  0.23 sec  0.23 sec 
[01/21 02:18:30    604s] (I)       | | | | +-Read PG blockages              0.09%  736.50 sec  736.50 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | | | +-Read clock blockages           0.01%  736.50 sec  736.51 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | | | +-Read other blockages           0.00%  736.51 sec  736.51 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | | | +-Read halo blockages            0.02%  736.51 sec  736.51 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | | | +-Read boundary cut boxes        0.00%  736.51 sec  736.51 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | | +-Read blackboxes                  0.00%  736.51 sec  736.51 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | | +-Read prerouted                   1.21%  736.51 sec  736.52 sec  0.02 sec  0.01 sec 
[01/21 02:18:30    604s] (I)       | | | +-Read unlegalized nets            0.38%  736.52 sec  736.53 sec  0.00 sec  0.01 sec 
[01/21 02:18:30    604s] (I)       | | | +-Read nets                        0.36%  736.53 sec  736.53 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | | +-Set up via pillars               0.00%  736.53 sec  736.53 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | | +-Initialize 3D grid graph         0.05%  736.54 sec  736.54 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | | +-Model blockage capacity          6.05%  736.54 sec  736.62 sec  0.08 sec  0.07 sec 
[01/21 02:18:30    604s] (I)       | | | | +-Initialize 3D capacity         5.85%  736.54 sec  736.61 sec  0.08 sec  0.07 sec 
[01/21 02:18:30    604s] (I)       | +-Read aux data                        0.00%  736.62 sec  736.62 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | +-Others data preparation              0.08%  736.62 sec  736.62 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | +-Create route kernel                  0.70%  736.62 sec  736.63 sec  0.01 sec  0.02 sec 
[01/21 02:18:30    604s] (I)       +-Global Routing                        21.06%  736.63 sec  736.90 sec  0.27 sec  0.26 sec 
[01/21 02:18:30    604s] (I)       | +-Initialization                       0.25%  736.63 sec  736.63 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | +-Net group 1                         19.67%  736.63 sec  736.89 sec  0.26 sec  0.24 sec 
[01/21 02:18:30    604s] (I)       | | +-Generate topology                  1.47%  736.63 sec  736.65 sec  0.02 sec  0.01 sec 
[01/21 02:18:30    604s] (I)       | | +-Phase 1a                           3.76%  736.66 sec  736.71 sec  0.05 sec  0.05 sec 
[01/21 02:18:30    604s] (I)       | | | +-Pattern routing (1T)             3.27%  736.66 sec  736.70 sec  0.04 sec  0.04 sec 
[01/21 02:18:30    604s] (I)       | | | +-Add via demand to 2D             0.41%  736.70 sec  736.71 sec  0.01 sec  0.01 sec 
[01/21 02:18:30    604s] (I)       | | +-Phase 1b                           0.01%  736.71 sec  736.71 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | +-Phase 1c                           0.00%  736.71 sec  736.71 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | +-Phase 1d                           0.00%  736.71 sec  736.71 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | +-Phase 1e                           0.03%  736.71 sec  736.71 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | | +-Route legalization               0.00%  736.71 sec  736.71 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | | +-Phase 1l                          13.92%  736.71 sec  736.89 sec  0.18 sec  0.17 sec 
[01/21 02:18:30    604s] (I)       | | | +-Layer assignment (1T)           13.65%  736.71 sec  736.89 sec  0.18 sec  0.17 sec 
[01/21 02:18:30    604s] (I)       | +-Clean cong LA                        0.00%  736.89 sec  736.89 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       +-Export 3D cong map                     0.84%  736.90 sec  736.92 sec  0.01 sec  0.01 sec 
[01/21 02:18:30    604s] (I)       | +-Export 2D cong map                   0.07%  736.91 sec  736.92 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       +-Extract Global 3D Wires                0.50%  736.94 sec  736.95 sec  0.01 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       +-Track Assignment (1T)                 16.58%  736.95 sec  737.16 sec  0.22 sec  0.22 sec 
[01/21 02:18:30    604s] (I)       | +-Initialization                       0.07%  736.95 sec  736.95 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       | +-Track Assignment Kernel             16.16%  736.95 sec  737.16 sec  0.21 sec  0.22 sec 
[01/21 02:18:30    604s] (I)       | +-Free Memory                          0.01%  737.16 sec  737.16 sec  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)       +-Export                                24.05%  737.16 sec  737.47 sec  0.31 sec  0.32 sec 
[01/21 02:18:30    604s] (I)       | +-Export DB wires                      7.94%  737.16 sec  737.27 sec  0.10 sec  0.11 sec 
[01/21 02:18:30    604s] (I)       | | +-Export all nets                    5.90%  737.17 sec  737.25 sec  0.08 sec  0.08 sec 
[01/21 02:18:30    604s] (I)       | | +-Set wire vias                      1.34%  737.25 sec  737.26 sec  0.02 sec  0.02 sec 
[01/21 02:18:30    604s] (I)       | +-Report wirelength                    3.37%  737.27 sec  737.31 sec  0.04 sec  0.04 sec 
[01/21 02:18:30    604s] (I)       | +-Update net boxes                     3.65%  737.31 sec  737.36 sec  0.05 sec  0.05 sec 
[01/21 02:18:30    604s] (I)       | +-Update timing                        9.00%  737.36 sec  737.47 sec  0.12 sec  0.11 sec 
[01/21 02:18:30    604s] (I)       +-Postprocess design                     0.54%  737.47 sec  737.48 sec  0.01 sec  0.00 sec 
[01/21 02:18:30    604s] (I)      ===================== Summary by functions =====================
[01/21 02:18:30    604s] (I)       Lv  Step                                 %      Real       CPU 
[01/21 02:18:30    604s] (I)      ----------------------------------------------------------------
[01/21 02:18:30    604s] (I)        0  Early Global Route kernel      100.00%  1.30 sec  1.29 sec 
[01/21 02:18:30    604s] (I)        1  Import and model                33.72%  0.44 sec  0.44 sec 
[01/21 02:18:30    604s] (I)        1  Export                          24.05%  0.31 sec  0.32 sec 
[01/21 02:18:30    604s] (I)        1  Global Routing                  21.06%  0.27 sec  0.26 sec 
[01/21 02:18:30    604s] (I)        1  Track Assignment (1T)           16.58%  0.22 sec  0.22 sec 
[01/21 02:18:30    604s] (I)        1  Export 3D cong map               0.84%  0.01 sec  0.01 sec 
[01/21 02:18:30    604s] (I)        1  Postprocess design               0.54%  0.01 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        1  Extract Global 3D Wires          0.50%  0.01 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        2  Create route DB                 27.33%  0.35 sec  0.35 sec 
[01/21 02:18:30    604s] (I)        2  Net group 1                     19.67%  0.26 sec  0.24 sec 
[01/21 02:18:30    604s] (I)        2  Track Assignment Kernel         16.16%  0.21 sec  0.22 sec 
[01/21 02:18:30    604s] (I)        2  Update timing                    9.00%  0.12 sec  0.11 sec 
[01/21 02:18:30    604s] (I)        2  Export DB wires                  7.94%  0.10 sec  0.11 sec 
[01/21 02:18:30    604s] (I)        2  Create place DB                  5.38%  0.07 sec  0.07 sec 
[01/21 02:18:30    604s] (I)        2  Update net boxes                 3.65%  0.05 sec  0.05 sec 
[01/21 02:18:30    604s] (I)        2  Report wirelength                3.37%  0.04 sec  0.04 sec 
[01/21 02:18:30    604s] (I)        2  Create route kernel              0.70%  0.01 sec  0.02 sec 
[01/21 02:18:30    604s] (I)        2  Initialization                   0.32%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        2  Others data preparation          0.08%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        3  Import route data (1T)          27.29%  0.35 sec  0.35 sec 
[01/21 02:18:30    604s] (I)        3  Phase 1l                        13.92%  0.18 sec  0.17 sec 
[01/21 02:18:30    604s] (I)        3  Export all nets                  5.90%  0.08 sec  0.08 sec 
[01/21 02:18:30    604s] (I)        3  Import place data                5.37%  0.07 sec  0.07 sec 
[01/21 02:18:30    604s] (I)        3  Phase 1a                         3.76%  0.05 sec  0.05 sec 
[01/21 02:18:30    604s] (I)        3  Generate topology                1.47%  0.02 sec  0.01 sec 
[01/21 02:18:30    604s] (I)        3  Set wire vias                    1.34%  0.02 sec  0.02 sec 
[01/21 02:18:30    604s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        3  Phase 1b                         0.01%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        4  Read blockages ( Layer 1-11 )   18.12%  0.24 sec  0.24 sec 
[01/21 02:18:30    604s] (I)        4  Layer assignment (1T)           13.65%  0.18 sec  0.17 sec 
[01/21 02:18:30    604s] (I)        4  Model blockage capacity          6.05%  0.08 sec  0.07 sec 
[01/21 02:18:30    604s] (I)        4  Read nets                        4.42%  0.06 sec  0.06 sec 
[01/21 02:18:30    604s] (I)        4  Pattern routing (1T)             3.27%  0.04 sec  0.04 sec 
[01/21 02:18:30    604s] (I)        4  Read instances and placement     1.27%  0.02 sec  0.01 sec 
[01/21 02:18:30    604s] (I)        4  Read prerouted                   1.21%  0.02 sec  0.01 sec 
[01/21 02:18:30    604s] (I)        4  Add via demand to 2D             0.41%  0.01 sec  0.01 sec 
[01/21 02:18:30    604s] (I)        4  Read unlegalized nets            0.38%  0.00 sec  0.01 sec 
[01/21 02:18:30    604s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        5  Read instance blockages         17.83%  0.23 sec  0.23 sec 
[01/21 02:18:30    604s] (I)        5  Initialize 3D capacity           5.85%  0.08 sec  0.07 sec 
[01/21 02:18:30    604s] (I)        5  Read PG blockages                0.09%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/21 02:18:30    604s] Extraction called for design 'picorv32' of instances=10052 and nets=11101 using extraction engine 'preRoute' .
[01/21 02:18:30    604s] PreRoute RC Extraction called for design picorv32.
[01/21 02:18:30    604s] RC Extraction called in multi-corner(1) mode.
[01/21 02:18:30    604s] RCMode: PreRoute
[01/21 02:18:30    604s]       RC Corner Indexes            0   
[01/21 02:18:30    604s] Capacitance Scaling Factor   : 1.00000 
[01/21 02:18:30    604s] Resistance Scaling Factor    : 1.00000 
[01/21 02:18:30    604s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 02:18:30    604s] Clock Res. Scaling Factor    : 1.00000 
[01/21 02:18:30    604s] Shrink Factor                : 1.00000
[01/21 02:18:30    604s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 02:18:30    604s] Using Quantus QRC technology file ...
[01/21 02:18:30    604s] 
[01/21 02:18:30    604s] Trim Metal Layers:
[01/21 02:18:30    604s] LayerId::1 widthSet size::2
[01/21 02:18:30    604s] LayerId::2 widthSet size::2
[01/21 02:18:30    604s] LayerId::3 widthSet size::2
[01/21 02:18:30    604s] LayerId::4 widthSet size::2
[01/21 02:18:30    604s] LayerId::5 widthSet size::2
[01/21 02:18:30    604s] LayerId::6 widthSet size::2
[01/21 02:18:30    604s] LayerId::7 widthSet size::2
[01/21 02:18:30    604s] LayerId::8 widthSet size::2
[01/21 02:18:30    604s] LayerId::9 widthSet size::2
[01/21 02:18:30    604s] LayerId::10 widthSet size::2
[01/21 02:18:30    604s] LayerId::11 widthSet size::2
[01/21 02:18:30    604s] Updating RC grid for preRoute extraction ...
[01/21 02:18:30    604s] eee: pegSigSF::1.070000
[01/21 02:18:30    604s] Initializing multi-corner resistance tables ...
[01/21 02:18:31    604s] eee: l::1 avDens::0.134045 usedTrk::2569.649153 availTrk::19170.000000 sigTrk::2569.649153
[01/21 02:18:31    604s] eee: l::2 avDens::0.267439 usedTrk::4115.885856 availTrk::15390.000000 sigTrk::4115.885856
[01/21 02:18:31    604s] eee: l::3 avDens::0.242654 usedTrk::3974.669427 availTrk::16380.000000 sigTrk::3974.669427
[01/21 02:18:31    604s] eee: l::4 avDens::0.117400 usedTrk::1686.340294 availTrk::14364.000000 sigTrk::1686.340294
[01/21 02:18:31    604s] eee: l::5 avDens::0.053982 usedTrk::791.920324 availTrk::14670.000000 sigTrk::791.920324
[01/21 02:18:31    604s] eee: l::6 avDens::0.021336 usedTrk::262.685497 availTrk::12312.000000 sigTrk::262.685497
[01/21 02:18:31    604s] eee: l::7 avDens::0.015147 usedTrk::38.169503 availTrk::2520.000000 sigTrk::38.169503
[01/21 02:18:31    604s] eee: l::8 avDens::0.013397 usedTrk::32.072222 availTrk::2394.000000 sigTrk::32.072222
[01/21 02:18:31    604s] eee: l::9 avDens::0.006948 usedTrk::3.751871 availTrk::540.000000 sigTrk::3.751871
[01/21 02:18:31    604s] eee: l::10 avDens::0.069917 usedTrk::105.211725 availTrk::1504.800000 sigTrk::105.211725
[01/21 02:18:31    604s] eee: l::11 avDens::0.046918 usedTrk::150.325380 availTrk::3204.000000 sigTrk::150.325380
[01/21 02:18:31    604s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:18:31    604s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.264194 uaWl=1.000000 uaWlH=0.223712 aWlH=0.000000 lMod=0 pMax=0.817600 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:18:31    604s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2321.562M)
[01/21 02:18:31    605s] Compute RC Scale Done ...
[01/21 02:18:31    605s] OPERPROF: Starting HotSpotCal at level 1, MEM:2340.6M, EPOCH TIME: 1705796311.632940
[01/21 02:18:31    605s] [hotspot] +------------+---------------+---------------+
[01/21 02:18:31    605s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 02:18:31    605s] [hotspot] +------------+---------------+---------------+
[01/21 02:18:31    605s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 02:18:31    605s] [hotspot] +------------+---------------+---------------+
[01/21 02:18:31    605s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:18:31    605s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 02:18:31    605s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2340.6M, EPOCH TIME: 1705796311.635295
[01/21 02:18:31    605s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[01/21 02:18:31    605s] Begin: GigaOpt Route Type Constraints Refinement
[01/21 02:18:31    605s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:10:05.3/0:19:51.2 (0.5), mem = 2340.6M
[01/21 02:18:31    605s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.31
[01/21 02:18:31    605s] ### Creating RouteCongInterface, started
[01/21 02:18:31    605s] 
[01/21 02:18:31    605s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 02:18:31    605s] 
[01/21 02:18:31    605s] #optDebug: {0, 1.000}
[01/21 02:18:31    605s] ### Creating RouteCongInterface, finished
[01/21 02:18:31    605s] Updated routing constraints on 0 nets.
[01/21 02:18:31    605s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.31
[01/21 02:18:31    605s] Bottom Preferred Layer:
[01/21 02:18:31    605s] +---------------+------------+----------+
[01/21 02:18:31    605s] |     Layer     |    CLK     |   Rule   |
[01/21 02:18:31    605s] +---------------+------------+----------+
[01/21 02:18:31    605s] | Metal5 (z=5)  |         39 | default  |
[01/21 02:18:31    605s] +---------------+------------+----------+
[01/21 02:18:31    605s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/21 02:18:31    605s] +---------------+------------+----------+
[01/21 02:18:31    605s] Via Pillar Rule:
[01/21 02:18:31    605s]     None
[01/21 02:18:31    605s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:10:05.4/0:19:51.2 (0.5), mem = 2340.6M
[01/21 02:18:31    605s] 
[01/21 02:18:31    605s] =============================================================================================
[01/21 02:18:31    605s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.35-s114_1
[01/21 02:18:31    605s] =============================================================================================
[01/21 02:18:31    605s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:18:31    605s] ---------------------------------------------------------------------------------------------
[01/21 02:18:31    605s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  78.6 % )     0:00:00.1 /  0:00:00.0    0.9
[01/21 02:18:31    605s] [ MISC                   ]          0:00:00.0  (  21.4 % )     0:00:00.0 /  0:00:00.0    0.7
[01/21 02:18:31    605s] ---------------------------------------------------------------------------------------------
[01/21 02:18:31    605s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:18:31    605s] ---------------------------------------------------------------------------------------------
[01/21 02:18:31    605s] 
[01/21 02:18:31    605s] End: GigaOpt Route Type Constraints Refinement
[01/21 02:18:31    605s] skip EGR on cluster skew clock nets.
[01/21 02:18:31    605s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 02:18:31    605s] #################################################################################
[01/21 02:18:31    605s] # Design Stage: PreRoute
[01/21 02:18:31    605s] # Design Name: picorv32
[01/21 02:18:31    605s] # Design Mode: 45nm
[01/21 02:18:31    605s] # Analysis Mode: MMMC Non-OCV 
[01/21 02:18:31    605s] # Parasitics Mode: No SPEF/RCDB 
[01/21 02:18:31    605s] # Signoff Settings: SI Off 
[01/21 02:18:31    605s] #################################################################################
[01/21 02:18:32    605s] Calculate delays in Single mode...
[01/21 02:18:32    605s] Topological Sorting (REAL = 0:00:00.0, MEM = 2338.6M, InitMEM = 2338.6M)
[01/21 02:18:32    605s] Start delay calculation (fullDC) (1 T). (MEM=2338.64)
[01/21 02:18:32    606s] End AAE Lib Interpolated Model. (MEM=2350.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:18:34    608s] Total number of fetched objects 10959
[01/21 02:18:35    608s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/21 02:18:35    608s] End delay calculation. (MEM=2380.31 CPU=0:00:02.2 REAL=0:00:03.0)
[01/21 02:18:35    608s] End delay calculation (fullDC). (MEM=2380.31 CPU=0:00:02.8 REAL=0:00:03.0)
[01/21 02:18:35    608s] *** CDM Built up (cpu=0:00:03.3  real=0:00:04.0  mem= 2380.3M) ***
[01/21 02:18:35    609s] Begin: GigaOpt postEco DRV Optimization
[01/21 02:18:35    609s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/21 02:18:35    609s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:10:09.3/0:19:55.1 (0.5), mem = 2380.3M
[01/21 02:18:35    609s] Info: 43 nets with fixed/cover wires excluded.
[01/21 02:18:35    609s] Info: 43 clock nets excluded from IPO operation.
[01/21 02:18:35    609s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.32
[01/21 02:18:35    609s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:18:35    609s] ### Creating PhyDesignMc. totSessionCpu=0:10:09 mem=2380.3M
[01/21 02:18:35    609s] OPERPROF: Starting DPlace-Init at level 1, MEM:2380.3M, EPOCH TIME: 1705796315.633884
[01/21 02:18:35    609s] Processing tracks to init pin-track alignment.
[01/21 02:18:35    609s] z: 2, totalTracks: 1
[01/21 02:18:35    609s] z: 4, totalTracks: 1
[01/21 02:18:35    609s] z: 6, totalTracks: 1
[01/21 02:18:35    609s] z: 8, totalTracks: 1
[01/21 02:18:35    609s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:18:35    609s] All LLGs are deleted
[01/21 02:18:35    609s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:35    609s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:35    609s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2380.3M, EPOCH TIME: 1705796315.643637
[01/21 02:18:35    609s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2380.3M, EPOCH TIME: 1705796315.643983
[01/21 02:18:35    609s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2380.3M, EPOCH TIME: 1705796315.647341
[01/21 02:18:35    609s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:35    609s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:35    609s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2380.3M, EPOCH TIME: 1705796315.651511
[01/21 02:18:35    609s] Max number of tech site patterns supported in site array is 256.
[01/21 02:18:35    609s] Core basic site is CoreSite
[01/21 02:18:35    609s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2380.3M, EPOCH TIME: 1705796315.695523
[01/21 02:18:35    609s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:18:35    609s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:18:35    609s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2380.3M, EPOCH TIME: 1705796315.697963
[01/21 02:18:35    609s] Fast DP-INIT is on for default
[01/21 02:18:35    609s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:18:35    609s] Atter site array init, number of instance map data is 0.
[01/21 02:18:35    609s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.053, MEM:2380.3M, EPOCH TIME: 1705796315.704661
[01/21 02:18:35    609s] 
[01/21 02:18:35    609s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:18:35    609s] 
[01/21 02:18:35    609s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:18:35    609s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.061, MEM:2380.3M, EPOCH TIME: 1705796315.708158
[01/21 02:18:35    609s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2380.3M, EPOCH TIME: 1705796315.708250
[01/21 02:18:35    609s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2380.3M, EPOCH TIME: 1705796315.708329
[01/21 02:18:35    609s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2380.3MB).
[01/21 02:18:35    609s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.077, MEM:2380.3M, EPOCH TIME: 1705796315.710512
[01/21 02:18:35    609s] TotalInstCnt at PhyDesignMc Initialization: 10052
[01/21 02:18:35    609s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:10 mem=2380.3M
[01/21 02:18:35    609s] ### Creating RouteCongInterface, started
[01/21 02:18:35    609s] 
[01/21 02:18:35    609s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/21 02:18:35    609s] 
[01/21 02:18:35    609s] #optDebug: {0, 1.000}
[01/21 02:18:35    609s] ### Creating RouteCongInterface, finished
[01/21 02:18:35    609s] {MG  {8 0 3.6 0.0876575}  {10 0 12.7 0.304807} }
[01/21 02:18:35    609s] ### Creating LA Mngr. totSessionCpu=0:10:10 mem=2380.3M
[01/21 02:18:35    609s] ### Creating LA Mngr, finished. totSessionCpu=0:10:10 mem=2380.3M
[01/21 02:18:36    610s] [GPS-DRV] Optimizer parameters ============================= 
[01/21 02:18:36    610s] [GPS-DRV] maxDensity (design): 0.95
[01/21 02:18:36    610s] [GPS-DRV] maxLocalDensity: 0.98
[01/21 02:18:36    610s] [GPS-DRV] All active and enabled setup views
[01/21 02:18:36    610s] [GPS-DRV]     default_emulate_view
[01/21 02:18:36    610s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:18:36    610s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:18:36    610s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/21 02:18:36    610s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/21 02:18:36    610s] [GPS-DRV] timing-driven DRV settings
[01/21 02:18:36    610s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/21 02:18:36    610s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2414.7M, EPOCH TIME: 1705796316.520489
[01/21 02:18:36    610s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2414.7M, EPOCH TIME: 1705796316.520780
[01/21 02:18:37    610s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:18:37    610s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/21 02:18:37    610s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:18:37    610s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/21 02:18:37    610s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:18:37    610s] Info: violation cost 5.167411 (cap = 0.000000, tran = 5.167411, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:18:37    610s] |    14|   107|    -0.10|     0|     0|     0.00|     0|     0|     0|     0|     0.63|     0.00|       0|       0|       0| 71.28%|          |         |
[01/21 02:18:37    611s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:18:37    611s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.63|     0.00|      11|       2|       6| 71.32%| 0:00:00.0|  2468.8M|
[01/21 02:18:37    611s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:18:37    611s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.63|     0.00|       0|       0|       0| 71.32%| 0:00:00.0|  2468.8M|
[01/21 02:18:37    611s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:18:37    611s] Bottom Preferred Layer:
[01/21 02:18:37    611s] +---------------+------------+----------+
[01/21 02:18:37    611s] |     Layer     |    CLK     |   Rule   |
[01/21 02:18:37    611s] +---------------+------------+----------+
[01/21 02:18:37    611s] | Metal5 (z=5)  |         39 | default  |
[01/21 02:18:37    611s] +---------------+------------+----------+
[01/21 02:18:37    611s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/21 02:18:37    611s] +---------------+------------+----------+
[01/21 02:18:37    611s] Via Pillar Rule:
[01/21 02:18:37    611s]     None
[01/21 02:18:37    611s] 
[01/21 02:18:37    611s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2468.8M) ***
[01/21 02:18:37    611s] 
[01/21 02:18:37    611s] Total-nets :: 10928, Stn-nets :: 2, ratio :: 0.0183016 %, Total-len 199661, Stn-len 372.395
[01/21 02:18:37    611s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2449.7M, EPOCH TIME: 1705796317.697364
[01/21 02:18:37    611s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10065).
[01/21 02:18:37    611s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:37    611s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:37    611s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:37    611s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.061, MEM:2360.7M, EPOCH TIME: 1705796317.757955
[01/21 02:18:37    611s] TotalInstCnt at PhyDesignMc Destruction: 10065
[01/21 02:18:37    611s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.32
[01/21 02:18:37    611s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:10:11.5/0:19:57.3 (0.5), mem = 2360.7M
[01/21 02:18:37    611s] 
[01/21 02:18:37    611s] =============================================================================================
[01/21 02:18:37    611s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.35-s114_1
[01/21 02:18:37    611s] =============================================================================================
[01/21 02:18:37    611s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:18:37    611s] ---------------------------------------------------------------------------------------------
[01/21 02:18:37    611s] [ SlackTraversorInit     ]      1   0:00:00.4  (  20.5 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:18:37    611s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:18:37    611s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:18:37    611s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:18:37    611s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:18:37    611s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:18:37    611s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/21 02:18:37    611s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:18:37    611s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:18:37    611s] [ OptEval                ]      2   0:00:00.2  (  10.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:18:37    611s] [ OptCommit              ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:18:37    611s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:18:37    611s] [ IncrDelayCalc          ]     10   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.1
[01/21 02:18:37    611s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.2
[01/21 02:18:37    611s] [ DrvComputeSummary      ]      3   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:18:37    611s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:18:37    611s] [ MISC                   ]          0:00:00.8  (  36.2 % )     0:00:00.8 /  0:00:00.8    1.0
[01/21 02:18:37    611s] ---------------------------------------------------------------------------------------------
[01/21 02:18:37    611s]  DrvOpt #2 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[01/21 02:18:37    611s] ---------------------------------------------------------------------------------------------
[01/21 02:18:37    611s] 
[01/21 02:18:37    611s] End: GigaOpt postEco DRV Optimization
[01/21 02:18:37    611s] **INFO: Flow update: Design timing is met.
[01/21 02:18:37    611s] Running refinePlace -preserveRouting true -hardFence false
[01/21 02:18:37    611s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2360.7M, EPOCH TIME: 1705796317.768391
[01/21 02:18:37    611s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2360.7M, EPOCH TIME: 1705796317.768514
[01/21 02:18:37    611s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2360.7M, EPOCH TIME: 1705796317.768641
[01/21 02:18:37    611s] Processing tracks to init pin-track alignment.
[01/21 02:18:37    611s] z: 2, totalTracks: 1
[01/21 02:18:37    611s] z: 4, totalTracks: 1
[01/21 02:18:37    611s] z: 6, totalTracks: 1
[01/21 02:18:37    611s] z: 8, totalTracks: 1
[01/21 02:18:37    611s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:18:37    611s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2360.7M, EPOCH TIME: 1705796317.782907
[01/21 02:18:37    611s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:37    611s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:37    611s] 
[01/21 02:18:37    611s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:18:37    611s] 
[01/21 02:18:37    611s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:18:37    611s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.052, MEM:2360.7M, EPOCH TIME: 1705796317.834493
[01/21 02:18:37    611s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2360.7M, EPOCH TIME: 1705796317.834624
[01/21 02:18:37    611s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2360.7M, EPOCH TIME: 1705796317.834703
[01/21 02:18:37    611s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2360.7MB).
[01/21 02:18:37    611s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.068, MEM:2360.7M, EPOCH TIME: 1705796317.836918
[01/21 02:18:37    611s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.068, MEM:2360.7M, EPOCH TIME: 1705796317.836989
[01/21 02:18:37    611s] TDRefine: refinePlace mode is spiral
[01/21 02:18:37    611s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3576.19
[01/21 02:18:37    611s] OPERPROF:   Starting RefinePlace at level 2, MEM:2360.7M, EPOCH TIME: 1705796317.837092
[01/21 02:18:37    611s] *** Starting refinePlace (0:10:12 mem=2360.7M) ***
[01/21 02:18:37    611s] Total net bbox length = 1.670e+05 (7.769e+04 8.933e+04) (ext = 1.112e+04)
[01/21 02:18:37    611s] 
[01/21 02:18:37    611s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:18:37    611s] (I)      Default pattern map key = picorv32_default.
[01/21 02:18:37    611s] (I)      Default pattern map key = picorv32_default.
[01/21 02:18:37    611s] 
[01/21 02:18:37    611s] Starting Small incrNP...
[01/21 02:18:37    611s] User Input Parameters:
[01/21 02:18:37    611s] - Congestion Driven    : Off
[01/21 02:18:37    611s] - Timing Driven        : Off
[01/21 02:18:37    611s] - Area-Violation Based : Off
[01/21 02:18:37    611s] - Start Rollback Level : -5
[01/21 02:18:37    611s] - Legalized            : On
[01/21 02:18:37    611s] - Window Based         : Off
[01/21 02:18:37    611s] - eDen incr mode       : Off
[01/21 02:18:37    611s] - Small incr mode      : On
[01/21 02:18:37    611s] 
[01/21 02:18:37    611s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2360.7M, EPOCH TIME: 1705796317.860715
[01/21 02:18:37    611s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2360.7M, EPOCH TIME: 1705796317.863161
[01/21 02:18:37    611s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.004, MEM:2360.7M, EPOCH TIME: 1705796317.867378
[01/21 02:18:37    611s] default core: bins with density > 0.750 = 50.89 % ( 86 / 169 )
[01/21 02:18:37    611s] Density distribution unevenness ratio = 8.497%
[01/21 02:18:37    611s] Density distribution unevenness ratio (U70) = 8.497%
[01/21 02:18:37    611s] Density distribution unevenness ratio (U80) = 1.853%
[01/21 02:18:37    611s] Density distribution unevenness ratio (U90) = 0.008%
[01/21 02:18:37    611s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.007, MEM:2360.7M, EPOCH TIME: 1705796317.867555
[01/21 02:18:37    611s] cost 0.909302, thresh 1.000000
[01/21 02:18:37    611s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2360.7M)
[01/21 02:18:37    611s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:18:37    611s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2360.7M, EPOCH TIME: 1705796317.868183
[01/21 02:18:37    611s] Starting refinePlace ...
[01/21 02:18:37    611s] (I)      Default pattern map key = picorv32_default.
[01/21 02:18:37    611s] One DDP V2 for no tweak run.
[01/21 02:18:37    611s] (I)      Default pattern map key = picorv32_default.
[01/21 02:18:37    611s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2360.7M, EPOCH TIME: 1705796317.899765
[01/21 02:18:37    611s] DDP initSite1 nrRow 124 nrJob 124
[01/21 02:18:37    611s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2360.7M, EPOCH TIME: 1705796317.899883
[01/21 02:18:37    611s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2360.7M, EPOCH TIME: 1705796317.900161
[01/21 02:18:37    611s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2360.7M, EPOCH TIME: 1705796317.900232
[01/21 02:18:37    611s] DDP markSite nrRow 124 nrJob 124
[01/21 02:18:37    611s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2360.7M, EPOCH TIME: 1705796317.900702
[01/21 02:18:37    611s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2360.7M, EPOCH TIME: 1705796317.900776
[01/21 02:18:37    611s]   Spread Effort: high, pre-route mode, useDDP on.
[01/21 02:18:37    611s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2362.1MB) @(0:10:12 - 0:10:12).
[01/21 02:18:37    611s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 02:18:37    611s] wireLenOptFixPriorityInst 1961 inst fixed
[01/21 02:18:37    611s] 
[01/21 02:18:37    611s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/21 02:18:38    612s] Move report: legalization moves 19 insts, mean move: 2.22 um, max move: 8.44 um spiral
[01/21 02:18:38    612s] 	Max move on inst (FE_OFC737_n_2039): (185.40, 64.60) --> (187.00, 71.44)
[01/21 02:18:38    612s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[01/21 02:18:38    612s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 02:18:38    612s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2365.2MB) @(0:10:12 - 0:10:12).
[01/21 02:18:38    612s] Move report: Detail placement moves 19 insts, mean move: 2.22 um, max move: 8.44 um 
[01/21 02:18:38    612s] 	Max move on inst (FE_OFC737_n_2039): (185.40, 64.60) --> (187.00, 71.44)
[01/21 02:18:38    612s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2365.2MB
[01/21 02:18:38    612s] Statistics of distance of Instance movement in refine placement:
[01/21 02:18:38    612s]   maximum (X+Y) =         8.44 um
[01/21 02:18:38    612s]   inst (FE_OFC737_n_2039) with max move: (185.4, 64.6) -> (187, 71.44)
[01/21 02:18:38    612s]   mean    (X+Y) =         2.22 um
[01/21 02:18:38    612s] Summary Report:
[01/21 02:18:38    612s] Instances move: 19 (out of 10023 movable)
[01/21 02:18:38    612s] Instances flipped: 0
[01/21 02:18:38    612s] Mean displacement: 2.22 um
[01/21 02:18:38    612s] Max displacement: 8.44 um (Instance: FE_OFC737_n_2039) (185.4, 64.6) -> (187, 71.44)
[01/21 02:18:38    612s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/21 02:18:38    612s] Total instances moved : 19
[01/21 02:18:38    612s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.450, REAL:0.431, MEM:2365.2M, EPOCH TIME: 1705796318.299535
[01/21 02:18:38    612s] Total net bbox length = 1.671e+05 (7.771e+04 8.936e+04) (ext = 1.112e+04)
[01/21 02:18:38    612s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2365.2MB
[01/21 02:18:38    612s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2365.2MB) @(0:10:12 - 0:10:12).
[01/21 02:18:38    612s] *** Finished refinePlace (0:10:12 mem=2365.2M) ***
[01/21 02:18:38    612s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3576.19
[01/21 02:18:38    612s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.480, REAL:0.468, MEM:2365.2M, EPOCH TIME: 1705796318.305188
[01/21 02:18:38    612s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2365.2M, EPOCH TIME: 1705796318.305277
[01/21 02:18:38    612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10065).
[01/21 02:18:38    612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:38    612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:38    612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:38    612s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.050, MEM:2362.2M, EPOCH TIME: 1705796318.355147
[01/21 02:18:38    612s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.590, REAL:0.587, MEM:2362.2M, EPOCH TIME: 1705796318.355343
[01/21 02:18:38    612s] **INFO: Flow update: Design timing is met.
[01/21 02:18:38    612s] **INFO: Flow update: Design timing is met.
[01/21 02:18:38    612s] **INFO: Flow update: Design timing is met.
[01/21 02:18:38    612s] #optDebug: fT-D <X 1 0 0 0>
[01/21 02:18:38    612s] Register exp ratio and priority group on 0 nets on 10972 nets : 
[01/21 02:18:38    612s] 
[01/21 02:18:38    612s] Active setup views:
[01/21 02:18:38    612s]  default_emulate_view
[01/21 02:18:38    612s]   Dominating endpoints: 0
[01/21 02:18:38    612s]   Dominating TNS: -0.000
[01/21 02:18:38    612s] 
[01/21 02:18:38    612s] Extraction called for design 'picorv32' of instances=10065 and nets=11114 using extraction engine 'preRoute' .
[01/21 02:18:38    612s] PreRoute RC Extraction called for design picorv32.
[01/21 02:18:38    612s] RC Extraction called in multi-corner(1) mode.
[01/21 02:18:38    612s] RCMode: PreRoute
[01/21 02:18:38    612s]       RC Corner Indexes            0   
[01/21 02:18:38    612s] Capacitance Scaling Factor   : 1.00000 
[01/21 02:18:38    612s] Resistance Scaling Factor    : 1.00000 
[01/21 02:18:38    612s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 02:18:38    612s] Clock Res. Scaling Factor    : 1.00000 
[01/21 02:18:38    612s] Shrink Factor                : 1.00000
[01/21 02:18:38    612s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 02:18:38    612s] Using Quantus QRC technology file ...
[01/21 02:18:38    612s] 
[01/21 02:18:38    612s] Trim Metal Layers:
[01/21 02:18:38    612s] LayerId::1 widthSet size::2
[01/21 02:18:38    612s] LayerId::2 widthSet size::2
[01/21 02:18:38    612s] LayerId::3 widthSet size::2
[01/21 02:18:38    612s] LayerId::4 widthSet size::2
[01/21 02:18:38    612s] LayerId::5 widthSet size::2
[01/21 02:18:38    612s] LayerId::6 widthSet size::2
[01/21 02:18:38    612s] LayerId::7 widthSet size::2
[01/21 02:18:38    612s] LayerId::8 widthSet size::2
[01/21 02:18:38    612s] LayerId::9 widthSet size::2
[01/21 02:18:38    612s] LayerId::10 widthSet size::2
[01/21 02:18:38    612s] LayerId::11 widthSet size::2
[01/21 02:18:38    612s] Updating RC grid for preRoute extraction ...
[01/21 02:18:38    612s] eee: pegSigSF::1.070000
[01/21 02:18:38    612s] Initializing multi-corner resistance tables ...
[01/21 02:18:38    612s] eee: l::1 avDens::0.134046 usedTrk::2569.654123 availTrk::19170.000000 sigTrk::2569.654123
[01/21 02:18:38    612s] eee: l::2 avDens::0.267439 usedTrk::4115.885856 availTrk::15390.000000 sigTrk::4115.885856
[01/21 02:18:38    612s] eee: l::3 avDens::0.242654 usedTrk::3974.669427 availTrk::16380.000000 sigTrk::3974.669427
[01/21 02:18:38    612s] eee: l::4 avDens::0.117402 usedTrk::1686.367487 availTrk::14364.000000 sigTrk::1686.367487
[01/21 02:18:38    612s] eee: l::5 avDens::0.053982 usedTrk::791.920324 availTrk::14670.000000 sigTrk::791.920324
[01/21 02:18:38    612s] eee: l::6 avDens::0.021336 usedTrk::262.685497 availTrk::12312.000000 sigTrk::262.685497
[01/21 02:18:38    612s] eee: l::7 avDens::0.015147 usedTrk::38.169503 availTrk::2520.000000 sigTrk::38.169503
[01/21 02:18:38    612s] eee: l::8 avDens::0.013397 usedTrk::32.072222 availTrk::2394.000000 sigTrk::32.072222
[01/21 02:18:38    612s] eee: l::9 avDens::0.006948 usedTrk::3.751871 availTrk::540.000000 sigTrk::3.751871
[01/21 02:18:38    612s] eee: l::10 avDens::0.069917 usedTrk::105.211725 availTrk::1504.800000 sigTrk::105.211725
[01/21 02:18:38    612s] eee: l::11 avDens::0.046918 usedTrk::150.325380 availTrk::3204.000000 sigTrk::150.325380
[01/21 02:18:38    612s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:18:38    612s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.264194 uaWl=1.000000 uaWlH=0.223714 aWlH=0.000000 lMod=0 pMax=0.817600 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:18:38    612s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2348.812M)
[01/21 02:18:38    612s] Starting delay calculation for Setup views
[01/21 02:18:39    612s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 02:18:39    612s] #################################################################################
[01/21 02:18:39    612s] # Design Stage: PreRoute
[01/21 02:18:39    612s] # Design Name: picorv32
[01/21 02:18:39    612s] # Design Mode: 45nm
[01/21 02:18:39    612s] # Analysis Mode: MMMC Non-OCV 
[01/21 02:18:39    612s] # Parasitics Mode: No SPEF/RCDB 
[01/21 02:18:39    612s] # Signoff Settings: SI Off 
[01/21 02:18:39    612s] #################################################################################
[01/21 02:18:39    613s] Calculate delays in Single mode...
[01/21 02:18:39    613s] Topological Sorting (REAL = 0:00:00.0, MEM = 2350.8M, InitMEM = 2350.8M)
[01/21 02:18:39    613s] Start delay calculation (fullDC) (1 T). (MEM=2350.83)
[01/21 02:18:39    613s] End AAE Lib Interpolated Model. (MEM=2362.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:18:42    616s] Total number of fetched objects 10972
[01/21 02:18:42    616s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/21 02:18:42    616s] End delay calculation. (MEM=2378.77 CPU=0:00:02.3 REAL=0:00:02.0)
[01/21 02:18:42    616s] End delay calculation (fullDC). (MEM=2378.77 CPU=0:00:02.9 REAL=0:00:03.0)
[01/21 02:18:42    616s] *** CDM Built up (cpu=0:00:03.6  real=0:00:03.0  mem= 2378.8M) ***
[01/21 02:18:43    617s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:10:17 mem=2378.8M)
[01/21 02:18:43    617s] Reported timing to dir ./timingReports
[01/21 02:18:43    617s] **optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1873.8M, totSessionCpu=0:10:17 **
[01/21 02:18:43    617s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2329.8M, EPOCH TIME: 1705796323.301352
[01/21 02:18:43    617s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:43    617s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:43    617s] 
[01/21 02:18:43    617s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:18:43    617s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2329.8M, EPOCH TIME: 1705796323.354185
[01/21 02:18:43    617s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:18:43    617s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:47    618s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.625  |  1.102  |  0.625  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2345.2M, EPOCH TIME: 1705796327.953122
[01/21 02:18:47    618s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:47    618s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:48    618s] 
[01/21 02:18:48    618s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:18:48    618s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2345.2M, EPOCH TIME: 1705796328.005815
[01/21 02:18:48    618s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:18:48    618s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:48    618s] Density: 71.322%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2345.2M, EPOCH TIME: 1705796328.031849
[01/21 02:18:48    618s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:48    618s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:48    619s] 
[01/21 02:18:48    619s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:18:48    619s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2345.2M, EPOCH TIME: 1705796328.084641
[01/21 02:18:48    619s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:18:48    619s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:48    619s] **optDesign ... cpu = 0:00:54, real = 0:00:57, mem = 1874.7M, totSessionCpu=0:10:19 **
[01/21 02:18:48    619s] 
[01/21 02:18:48    619s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:18:48    619s] Deleting Lib Analyzer.
[01/21 02:18:48    619s] 
[01/21 02:18:48    619s] TimeStamp Deleting Cell Server End ...
[01/21 02:18:48    619s] *** Finished optDesign ***
[01/21 02:18:48    619s] 
[01/21 02:18:48    619s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:57.3 real=  0:01:00)
[01/21 02:18:48    619s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[01/21 02:18:48    619s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.7 real=0:00:04.7)
[01/21 02:18:48    619s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:06.7 real=0:00:06.7)
[01/21 02:18:48    619s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:18:48    619s] Info: Destroy the CCOpt slew target map.
[01/21 02:18:48    619s] clean pInstBBox. size 0
[01/21 02:18:48    619s] All LLGs are deleted
[01/21 02:18:48    619s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:48    619s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:18:48    619s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2345.2M, EPOCH TIME: 1705796328.190372
[01/21 02:18:48    619s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2345.2M, EPOCH TIME: 1705796328.190603
[01/21 02:18:48    619s] Info: pop threads available for lower-level modules during optimization.
[01/21 02:18:48    619s] *** optDesign #1 [finish] : cpu/real = 0:00:53.6/0:00:56.3 (1.0), totSession cpu/real = 0:10:19.1/0:20:07.7 (0.5), mem = 2345.2M
[01/21 02:18:48    619s] 
[01/21 02:18:48    619s] =============================================================================================
[01/21 02:18:48    619s]  Final TAT Report : optDesign #1                                                21.35-s114_1
[01/21 02:18:48    619s] =============================================================================================
[01/21 02:18:48    619s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:18:48    619s] ---------------------------------------------------------------------------------------------
[01/21 02:18:48    619s] [ InitOpt                ]      1   0:00:03.0  (   5.2 % )     0:00:03.9 /  0:00:03.9    1.0
[01/21 02:18:48    619s] [ GlobalOpt              ]      1   0:00:02.0  (   3.6 % )     0:00:02.0 /  0:00:02.0    1.0
[01/21 02:18:48    619s] [ DrvOpt                 ]      2   0:00:02.8  (   5.0 % )     0:00:02.8 /  0:00:02.8    1.0
[01/21 02:18:48    619s] [ AreaOpt                ]      2   0:00:13.3  (  23.7 % )     0:00:14.3 /  0:00:14.3    1.0
[01/21 02:18:48    619s] [ ViewPruning            ]      8   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:18:48    619s] [ OptSummaryReport       ]      2   0:00:00.4  (   0.6 % )     0:00:05.3 /  0:00:02.5    0.5
[01/21 02:18:48    619s] [ DrvReport              ]      2   0:00:03.3  (   5.8 % )     0:00:03.3 /  0:00:00.9    0.3
[01/21 02:18:48    619s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:18:48    619s] [ SlackTraversorInit     ]      4   0:00:00.8  (   1.5 % )     0:00:00.8 /  0:00:00.8    1.0
[01/21 02:18:48    619s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:18:48    619s] [ PlacerInterfaceInit    ]      2   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:18:48    619s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:18:48    619s] [ ReportTranViolation    ]      2   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:18:48    619s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:18:48    619s] [ RefinePlace            ]      2   0:00:01.5  (   2.6 % )     0:00:01.5 /  0:00:01.5    1.0
[01/21 02:18:48    619s] [ EarlyGlobalRoute       ]      1   0:00:01.3  (   2.3 % )     0:00:01.3 /  0:00:01.3    1.0
[01/21 02:18:48    619s] [ ExtractRC              ]      2   0:00:00.5  (   0.9 % )     0:00:00.5 /  0:00:00.6    1.1
[01/21 02:18:48    619s] [ TimingUpdate           ]     24   0:00:02.7  (   4.7 % )     0:00:06.3 /  0:00:06.3    1.0
[01/21 02:18:48    619s] [ FullDelayCalc          ]      3   0:00:10.4  (  18.5 % )     0:00:10.4 /  0:00:10.5    1.0
[01/21 02:18:48    619s] [ TimingReport           ]      2   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.4    1.0
[01/21 02:18:48    619s] [ GenerateReports        ]      1   0:00:01.0  (   1.7 % )     0:00:01.0 /  0:00:00.5    0.5
[01/21 02:18:48    619s] [ MISC                   ]          0:00:12.0  (  21.3 % )     0:00:12.0 /  0:00:12.0    1.0
[01/21 02:18:48    619s] ---------------------------------------------------------------------------------------------
[01/21 02:18:48    619s]  optDesign #1 TOTAL                 0:00:56.3  ( 100.0 % )     0:00:56.3 /  0:00:53.6    1.0
[01/21 02:18:48    619s] ---------------------------------------------------------------------------------------------
[01/21 02:18:48    619s] 
[01/21 02:18:56    620s] <CMD> report_power > report_power_step14.txt
[01/21 02:18:56    620s] env CDS_WORKAREA is set to /home/p/paschalk
[01/21 02:18:57    620s] 
[01/21 02:18:57    620s] Begin Power Analysis
[01/21 02:18:57    620s] 
[01/21 02:18:57    620s]              0V	    VSS
[01/21 02:18:57    620s]            0.9V	    VDD
[01/21 02:18:57    620s] Begin Processing Timing Library for Power Calculation
[01/21 02:18:57    620s] 
[01/21 02:18:57    620s] Begin Processing Timing Library for Power Calculation
[01/21 02:18:57    620s] 
[01/21 02:18:57    620s] 
[01/21 02:18:57    620s] 
[01/21 02:18:57    620s] Begin Processing Power Net/Grid for Power Calculation
[01/21 02:18:57    620s] 
[01/21 02:18:57    620s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.27MB/3832.42MB/1925.48MB)
[01/21 02:18:57    620s] 
[01/21 02:18:57    620s] Begin Processing Timing Window Data for Power Calculation
[01/21 02:18:57    620s] 
[01/21 02:18:57    621s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.27MB/3832.42MB/1925.48MB)
[01/21 02:18:57    621s] 
[01/21 02:18:57    621s] Begin Processing User Attributes
[01/21 02:18:57    621s] 
[01/21 02:18:57    621s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.27MB/3832.42MB/1925.48MB)
[01/21 02:18:57    621s] 
[01/21 02:18:57    621s] Begin Processing Signal Activity
[01/21 02:18:57    621s] 
[01/21 02:18:58    621s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.41MB/3832.42MB/1925.48MB)
[01/21 02:18:58    621s] 
[01/21 02:18:58    621s] Begin Power Computation
[01/21 02:18:58    621s] 
[01/21 02:18:58    621s]       ----------------------------------------------------------
[01/21 02:18:58    621s]       # of cell(s) missing both power/leakage table: 0
[01/21 02:18:58    621s]       # of cell(s) missing power table: 0
[01/21 02:18:58    621s]       # of cell(s) missing leakage table: 0
[01/21 02:18:58    621s]       ----------------------------------------------------------
[01/21 02:18:58    621s] 
[01/21 02:18:58    621s] 
[01/21 02:18:59    623s]       # of MSMV cell(s) missing power_level: 0
[01/21 02:18:59    623s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1875.41MB/3832.42MB/1925.48MB)
[01/21 02:18:59    623s] 
[01/21 02:18:59    623s] Begin Processing User Attributes
[01/21 02:18:59    623s] 
[01/21 02:18:59    623s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.41MB/3832.42MB/1925.48MB)
[01/21 02:18:59    623s] 
[01/21 02:18:59    623s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1875.41MB/3832.42MB/1925.48MB)
[01/21 02:18:59    623s] 
[01/21 02:18:59    623s] *



[01/21 02:18:59    623s] Total Power
[01/21 02:18:59    623s] -----------------------------------------------------------------------------------------
[01/21 02:18:59    623s] Total Internal Power:        0.87319764 	   69.3466%
[01/21 02:18:59    623s] Total Switching Power:       0.38528919 	   30.5985%
[01/21 02:18:59    623s] Total Leakage Power:         0.00069118 	    0.0549%
[01/21 02:18:59    623s] Total Power:                 1.25917800
[01/21 02:18:59    623s] -----------------------------------------------------------------------------------------
[01/21 02:18:59    623s] Processing average sequential pin duty cycle 
[01/21 02:18:59    623s] 
[01/21 02:18:59    623s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:18:59    623s] Summary for sequential cells identification: 
[01/21 02:18:59    623s]   Identified SBFF number: 104
[01/21 02:18:59    623s]   Identified MBFF number: 0
[01/21 02:18:59    623s]   Identified SB Latch number: 0
[01/21 02:18:59    623s]   Identified MB Latch number: 0
[01/21 02:18:59    623s]   Not identified SBFF number: 16
[01/21 02:18:59    623s]   Not identified MBFF number: 0
[01/21 02:18:59    623s]   Not identified SB Latch number: 0
[01/21 02:18:59    623s]   Not identified MB Latch number: 0
[01/21 02:18:59    623s]   Number of sequential cells which are not FFs: 32
[01/21 02:18:59    623s]  Visiting view : default_emulate_view
[01/21 02:18:59    623s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:18:59    623s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:18:59    623s]  Visiting view : default_emulate_view
[01/21 02:18:59    623s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:18:59    623s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:18:59    623s] TLC MultiMap info (StdDelay):
[01/21 02:18:59    623s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:18:59    623s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:18:59    623s]  Setting StdDelay to: 38ps
[01/21 02:18:59    623s] 
[01/21 02:18:59    623s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:19:03    623s] <CMD> report_area > report_area_step14.txt
[01/21 02:19:12    624s] <CMD> report_timing > report_timing_step14.txt
[01/21 02:19:20    625s] <CMD> report_ccopt_clock_trees > report_ccopt_clock_trees_step14.txt
[01/21 02:19:20    625s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
[01/21 02:19:20    625s] End AAE Lib Interpolated Model. (MEM=2345.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:19:20    625s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:19:20    625s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/21 02:19:20    626s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:19:20    626s] Clock DAG hash : 3070661014168388974 7484493227390739043
[01/21 02:19:20    626s] CTS services accumulated run-time stats :
[01/21 02:19:20    626s]   delay calculator: calls=12084, total_wall_time=0.640s, mean_wall_time=0.053ms
[01/21 02:19:20    626s]   legalizer: calls=3441, total_wall_time=0.073s, mean_wall_time=0.021ms
[01/21 02:19:20    626s]   steiner router: calls=9573, total_wall_time=1.912s, mean_wall_time=0.200ms
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock DAG stats:
[01/21 02:19:20    626s] ================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] ---------------------------------------------------------
[01/21 02:19:20    626s] Cell type                 Count    Area       Capacitance
[01/21 02:19:20    626s] ---------------------------------------------------------
[01/21 02:19:20    626s] Buffers                    42      100.206       0.016
[01/21 02:19:20    626s] Inverters                   0        0.000       0.000
[01/21 02:19:20    626s] Integrated Clock Gates      0        0.000       0.000
[01/21 02:19:20    626s] Discrete Clock Gates        0        0.000       0.000
[01/21 02:19:20    626s] Clock Logic                 0        0.000       0.000
[01/21 02:19:20    626s] All                        42      100.206       0.016
[01/21 02:19:20    626s] ---------------------------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock DAG sink counts:
[01/21 02:19:20    626s] ======================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] -------------------------
[01/21 02:19:20    626s] Sink type           Count
[01/21 02:19:20    626s] -------------------------
[01/21 02:19:20    626s] Regular             1961
[01/21 02:19:20    626s] Enable Latch           0
[01/21 02:19:20    626s] Load Capacitance       0
[01/21 02:19:20    626s] Antenna Diode          0
[01/21 02:19:20    626s] Node Sink              0
[01/21 02:19:20    626s] Total               1961
[01/21 02:19:20    626s] -------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock DAG wire lengths:
[01/21 02:19:20    626s] =======================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] --------------------
[01/21 02:19:20    626s] Type     Wire Length
[01/21 02:19:20    626s] --------------------
[01/21 02:19:20    626s] Top          0.000
[01/21 02:19:20    626s] Trunk      785.700
[01/21 02:19:20    626s] Leaf      7328.830
[01/21 02:19:20    626s] Total     8114.530
[01/21 02:19:20    626s] --------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock DAG hp wire lengths:
[01/21 02:19:20    626s] ==========================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] -----------------------
[01/21 02:19:20    626s] Type     hp Wire Length
[01/21 02:19:20    626s] -----------------------
[01/21 02:19:20    626s] Top            0.000
[01/21 02:19:20    626s] Trunk        416.660
[01/21 02:19:20    626s] Leaf        2626.445
[01/21 02:19:20    626s] Total       3043.105
[01/21 02:19:20    626s] -----------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock DAG capacitances:
[01/21 02:19:20    626s] =======================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] --------------------------------
[01/21 02:19:20    626s] Type     Gate     Wire     Total
[01/21 02:19:20    626s] --------------------------------
[01/21 02:19:20    626s] Top      0.000    0.000    0.000
[01/21 02:19:20    626s] Trunk    0.016    0.065    0.081
[01/21 02:19:20    626s] Leaf     0.413    0.596    1.009
[01/21 02:19:20    626s] Total    0.429    0.661    1.090
[01/21 02:19:20    626s] --------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock DAG sink capacitances:
[01/21 02:19:20    626s] ============================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] -----------------------------------------------
[01/21 02:19:20    626s] Total    Average    Std. Dev.    Min      Max
[01/21 02:19:20    626s] -----------------------------------------------
[01/21 02:19:20    626s] 0.413     0.000       0.000      0.000    0.000
[01/21 02:19:20    626s] -----------------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock DAG net violations:
[01/21 02:19:20    626s] =========================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] Remaining Transition    ns         4       0.003       0.002      0.013    [0.006, 0.004, 0.002, 0.001]
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock DAG primary half-corner transition distribution:
[01/21 02:19:20    626s] ======================================================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] Trunk       0.200       4       0.177       0.011      0.162    0.185    {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}                                       -
[01/21 02:19:20    626s] Leaf        0.200      39       0.178       0.027      0.112    0.206    {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 13 <= 0.200ns}    {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock DAG library cell distribution:
[01/21 02:19:20    626s] ====================================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] -----------------------------------------
[01/21 02:19:20    626s] Name        Type      Inst     Inst Area 
[01/21 02:19:20    626s]                       Count    (um^2)
[01/21 02:19:20    626s] -----------------------------------------
[01/21 02:19:20    626s] CLKBUFX4    buffer     41        98.154
[01/21 02:19:20    626s] CLKBUFX3    buffer      1         2.052
[01/21 02:19:20    626s] -----------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock Tree Summary:
[01/21 02:19:20    626s] ===================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] ---------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
[01/21 02:19:20    626s] Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
[01/21 02:19:20    626s]                                Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
[01/21 02:19:20    626s]                                                                 (Ohms)                                
[01/21 02:19:20    626s] ---------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] clk           0     42    0      0       15       60    139.47    1926.31     100.206   0.661  0.429  clk
[01/21 02:19:20    626s] ---------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock Sink Summary:
[01/21 02:19:20    626s] ===================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/21 02:19:20    626s] Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/21 02:19:20    626s]                                                                                                           Pins    Sinks   Sinks       
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] clk              0             0             0            0           0          0       1961       0       0       0         0         0
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Summary across all clock trees:
[01/21 02:19:20    626s] ===============================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] ------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
[01/21 02:19:20    626s] Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
[01/21 02:19:20    626s]                    Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
[01/21 02:19:20    626s]                                                                         (Ohms)                         
[01/21 02:19:20    626s] ------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s]   0     42    0      0       15       10.5      60    50.2821  139.470    192.631     100.206   0.661  0.429
[01/21 02:19:20    626s] ------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock Sink Summary across all clock trees:
[01/21 02:19:20    626s] ==========================================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/21 02:19:20    626s] exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/21 02:19:20    626s]                                                                                               Pins    Sinks   Sinks       
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s]      0             0             0            0           0          0       1961       0       0       0         0         0
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Physical metrics across all clock trees:
[01/21 02:19:20    626s] ========================================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] -----------------------------------------------------------------------
[01/21 02:19:20    626s] Metric                               Minimum  Average  Maximum  Std.dev
[01/21 02:19:20    626s] -----------------------------------------------------------------------
[01/21 02:19:20    626s] Source-sink routed net length (um)    31.940   59.952  139.470  24.845
[01/21 02:19:20    626s] Source-sink manhattan distance (um)   30.095   58.042  139.295  25.288
[01/21 02:19:20    626s] Source-sink resistance (Ohm)         103.435  134.463  192.631  19.569
[01/21 02:19:20    626s] -----------------------------------------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Transition distribution for half-corner default_emulate_delay_corner:both.late:
[01/21 02:19:20    626s] ===============================================================================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] Trunk       0.200       4       0.177       0.011      0.162    0.185    {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}                                       -
[01/21 02:19:20    626s] Leaf        0.200      39       0.178       0.027      0.112    0.206    {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 13 <= 0.200ns}    {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Count of violations across all clock trees:
[01/21 02:19:20    626s] ===========================================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] ---------------------------------------------------------------------------------------
[01/21 02:19:20    626s] Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
[01/21 02:19:20    626s] Name        violations         violations        violations    violations    violations
[01/21 02:19:20    626s] ---------------------------------------------------------------------------------------
[01/21 02:19:20    626s] clk                 0                 0               0             0           232
[01/21 02:19:20    626s] ---------------------------------------------------------------------------------------
[01/21 02:19:20    626s] Total               0                 0               0             0           232
[01/21 02:19:20    626s] ---------------------------------------------------------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Found a total of 0 clock tree pins with max capacitance violations.
[01/21 02:19:20    626s] Found a total of 0 clock tree nets with max resistance violations.
[01/21 02:19:20    626s] Found a total of 0 clock tree nets with max length violations.
[01/21 02:19:20    626s] Found a total of 0 clock tree nets with max fanout violations.
[01/21 02:19:20    626s] Found a total of 232 clock tree pins with a slew violation.
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Slew violation summary across all clock trees - Top 10 violating pins:
[01/21 02:19:20    626s] ======================================================================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Target and measured clock slews (in ns):
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
[01/21 02:19:20    626s]                                         amount     target  achieved  touch  net?   source    
[01/21 02:19:20    626s]                                                                      net?                    
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  reg_op2_reg[22]/CK
[01/21 02:19:20    626s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  reg_op2_reg[24]/CK
[01/21 02:19:20    626s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  reg_op2_reg[25]/CK
[01/21 02:19:20    626s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  reg_op2_reg[26]/CK
[01/21 02:19:20    626s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  reg_op2_reg[27]/CK
[01/21 02:19:20    626s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  cpuregs_reg[29][22]/CK
[01/21 02:19:20    626s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  cpuregs_reg[29][24]/CK
[01/21 02:19:20    626s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  cpuregs_reg[29][26]/CK
[01/21 02:19:20    626s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  cpuregs_reg[29][29]/CK
[01/21 02:19:20    626s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CTS_ccl_a_buf_00021/Y
[01/21 02:19:20    626s] -------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Target sources:
[01/21 02:19:20    626s] auto extracted - target was extracted from SDC.
[01/21 02:19:20    626s] auto computed - target was computed when balancing trees.
[01/21 02:19:20    626s] explicit - target is explicitly set via target_max_trans property.
[01/21 02:19:20    626s] pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[01/21 02:19:20    626s] liberty explicit - target is explicitly set via max_transition from liberty library.
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Found 0 pins on nets marked dont_touch that have slew violations.
[01/21 02:19:20    626s] Found 0 pins on nets marked dont_touch that do not have slew violations.
[01/21 02:19:20    626s] Found 0 pins on nets marked ideal_network that have slew violations.
[01/21 02:19:20    626s] Found 0 pins on nets marked ideal_network that do not have slew violations.
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Report for clock tree: clk:
[01/21 02:19:20    626s] ===========================
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock Tree Gating Structure (Logical):
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] # Full cycle clock gates   : 0
[01/21 02:19:20    626s] Minimum clock gating depth : 0
[01/21 02:19:20    626s] Maximum clock gating depth : 0
[01/21 02:19:20    626s] Clock gate area (um^2)     : 0.000
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock Tree Buffering Structure (Logical):
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] # Buffers             :  42
[01/21 02:19:20    626s] # Inverters           :   0
[01/21 02:19:20    626s]   Total               :  42
[01/21 02:19:20    626s] Minimum depth         :   2
[01/21 02:19:20    626s] Maximum depth         :   2
[01/21 02:19:20    626s] Buffering area (um^2) : 100.206
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Clock Tree Level Structure (Logical):
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] -----------------------------------------------------------------
[01/21 02:19:20    626s] Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/21 02:19:20    626s]        Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
[01/21 02:19:20    626s]                                 Pins    Sinks   Sinks       
[01/21 02:19:20    626s] -----------------------------------------------------------------
[01/21 02:19:20    626s] root     0     1961       0       0       0         0         0
[01/21 02:19:20    626s] -----------------------------------------------------------------
[01/21 02:19:20    626s] Total    0     1961       0       0       0         0         0
[01/21 02:19:20    626s] -----------------------------------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] Target and measured clock slews (in ns):
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] Timing Corner                            Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
[01/21 02:19:20    626s]                                          Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
[01/21 02:19:20    626s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] default_emulate_delay_corner:both.early     0.171          0.205         0.153          0.184      ignored          -      ignored          -
[01/21 02:19:20    626s] default_emulate_delay_corner:both.late      0.172          0.206         0.155          0.185      explicit     *0.200     explicit      0.200
[01/21 02:19:20    626s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] * - indicates that target was not met.
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] auto extracted - target was extracted from SDC.
[01/21 02:19:20    626s] auto computed - target was computed when balancing trees.
[01/21 02:19:20    626s] 
[01/21 02:19:20    626s] 
[01/21 02:19:25    626s] <CMD> report_ccopt_skew_groups > report_ccopt_skew_groups_step14.txt
[01/21 02:19:25    626s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
[01/21 02:19:25    626s] End AAE Lib Interpolated Model. (MEM=2383.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:19:25    626s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:19:25    626s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/21 02:19:25    626s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] Skew Group Structure:
[01/21 02:19:25    626s] =====================
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] ------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
[01/21 02:19:25    626s] ------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] clk/default_emulate_constraint_mode       1             1961                    0
[01/21 02:19:25    626s] ------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] Skew Group Summary:
[01/21 02:19:25    626s] ===================
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] Timing Corner                              Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[01/21 02:19:25    626s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode        -        0.343     0.387     0.371        0.011       ignored                  -         0.043              -
[01/21 02:19:25    626s] default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    none         0.400     0.444     0.429        0.011       explicit             0.200         0.043    100% {0.400, 0.444}
[01/21 02:19:25    626s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] * - indicates that target was not met.
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] Skew Group Min/Max path pins:
[01/21 02:19:25    626s] =============================
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] ----------------------------------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] Timing Corner                              Skew Group                             Min ID    PathID    Max ID    PathID
[01/21 02:19:25    626s] ----------------------------------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode    0.343       1       0.387       2
[01/21 02:19:25    626s] -    min cpuregs_reg[2][10]/CK
[01/21 02:19:25    626s] -    max decoder_pseudo_trigger_reg/CK
[01/21 02:19:25    626s] default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    0.400       3       0.444       4
[01/21 02:19:25    626s] -    min cpuregs_reg[2][10]/CK
[01/21 02:19:25    626s] -    max reg_op2_reg[27]/CK
[01/21 02:19:25    626s] ----------------------------------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] Timing for timing corner default_emulate_delay_corner:both.early, min clock_path:
[01/21 02:19:25    626s] =================================================================================
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] PathID    : 1
[01/21 02:19:25    626s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/21 02:19:25    626s] Start     : clk
[01/21 02:19:25    626s] End       : cpuregs_reg[2][10]/CK
[01/21 02:19:25    626s] Delay     : 0.343
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] ------------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[01/21 02:19:25    626s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[01/21 02:19:25    626s] -- Clockpath trace -----------------------------------------------------------------------------
[01/21 02:19:25    626s] clk
[01/21 02:19:25    626s] -     -         rise   -       0.000   0.042  0.013  (243.800,110.295)  -            3    
[01/21 02:19:25    626s] CTS_ccl_a_buf_00038/A
[01/21 02:19:25    626s] -     CLKBUFX3  rise   0.001   0.001   0.042  -      (191.700,111.625)   53.430   -       
[01/21 02:19:25    626s] CTS_ccl_a_buf_00038/Y
[01/21 02:19:25    626s] -     CLKBUFX3  rise   0.154   0.155   0.153  0.021  (191.485,111.040)    0.800     14    
[01/21 02:19:25    626s] CTS_ccl_a_buf_00010/A
[01/21 02:19:25    626s] -     CLKBUFX4  rise   0.002   0.156   0.153  -      (146.630,79.140)    76.755   -       
[01/21 02:19:25    626s] CTS_ccl_a_buf_00010/Y
[01/21 02:19:25    626s] -     CLKBUFX4  rise   0.187   0.343   0.095  0.015  (146.360,78.760)     0.650     30    
[01/21 02:19:25    626s] cpuregs_reg[2][10]/CK
[01/21 02:19:25    626s] -     EDFFHQX1  rise   0.000   0.343   0.095  -      (144.900,77.425)     2.795   -       
[01/21 02:19:25    626s] ------------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] Timing for timing corner default_emulate_delay_corner:both.early, max clock_path:
[01/21 02:19:25    626s] =================================================================================
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] PathID    : 2
[01/21 02:19:25    626s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/21 02:19:25    626s] Start     : clk
[01/21 02:19:25    626s] End       : decoder_trigger_reg/CK
[01/21 02:19:25    626s] Delay     : 0.387
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] ------------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[01/21 02:19:25    626s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[01/21 02:19:25    626s] -- Clockpath trace -----------------------------------------------------------------------------
[01/21 02:19:25    626s] clk
[01/21 02:19:25    626s] -     -         rise   -       0.000   0.042  0.013  (243.800,110.295)  -            3    
[01/21 02:19:25    626s] CTS_ccl_a_buf_00038/A
[01/21 02:19:25    626s] -     CLKBUFX3  rise   0.001   0.001   0.042  -      (191.700,111.625)   53.430   -       
[01/21 02:19:25    626s] CTS_ccl_a_buf_00038/Y
[01/21 02:19:25    626s] -     CLKBUFX3  rise   0.154   0.155   0.153  0.021  (191.485,111.040)    0.800     14    
[01/21 02:19:25    626s] CTS_ccl_a_buf_00002/A
[01/21 02:19:25    626s] -     CLKBUFX4  rise   0.002   0.157   0.153  -      (128.630,51.780)   122.115   -       
[01/21 02:19:25    626s] CTS_ccl_a_buf_00002/Y
[01/21 02:19:25    626s] -     CLKBUFX4  rise   0.228   0.385   0.169  0.030  (128.360,51.400)     0.650     54    
[01/21 02:19:25    626s] decoder_trigger_reg/CK
[01/21 02:19:25    626s] -     DFFHQX1   rise   0.002   0.387   0.169  -      (96.475,38.350)     44.935   -       
[01/21 02:19:25    626s] ------------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] Timing for timing corner default_emulate_delay_corner:both.late, min clock_path:
[01/21 02:19:25    626s] ================================================================================
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] PathID    : 3
[01/21 02:19:25    626s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/21 02:19:25    626s] Start     : clk
[01/21 02:19:25    626s] End       : cpuregs_reg[2][10]/CK
[01/21 02:19:25    626s] Delay     : 0.400
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] ------------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[01/21 02:19:25    626s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[01/21 02:19:25    626s] -- Clockpath trace -----------------------------------------------------------------------------
[01/21 02:19:25    626s] clk
[01/21 02:19:25    626s] -     -         rise   -       0.000   0.153  0.013  (243.800,110.295)  -            3    
[01/21 02:19:25    626s] CTS_ccl_a_buf_00038/A
[01/21 02:19:25    626s] -     CLKBUFX3  rise   0.001   0.001   0.153  -      (191.700,111.625)   53.430   -       
[01/21 02:19:25    626s] CTS_ccl_a_buf_00038/Y
[01/21 02:19:25    626s] -     CLKBUFX3  rise   0.210   0.210   0.155  0.021  (191.485,111.040)    0.800     14    
[01/21 02:19:25    626s] CTS_ccl_a_buf_00010/A
[01/21 02:19:25    626s] -     CLKBUFX4  rise   0.002   0.212   0.155  -      (146.630,79.140)    76.755   -       
[01/21 02:19:25    626s] CTS_ccl_a_buf_00010/Y
[01/21 02:19:25    626s] -     CLKBUFX4  rise   0.188   0.400   0.096  0.015  (146.360,78.760)     0.650     30    
[01/21 02:19:25    626s] cpuregs_reg[2][10]/CK
[01/21 02:19:25    626s] -     EDFFHQX1  rise   0.000   0.400   0.096  -      (144.900,77.425)     2.795   -       
[01/21 02:19:25    626s] ------------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] Timing for timing corner default_emulate_delay_corner:both.late, max clock_path:
[01/21 02:19:25    626s] ================================================================================
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] PathID    : 4
[01/21 02:19:25    626s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/21 02:19:25    626s] Start     : clk
[01/21 02:19:25    626s] End       : cpuregs_reg[4][24]/CK
[01/21 02:19:25    626s] Delay     : 0.444
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] ------------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[01/21 02:19:25    626s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[01/21 02:19:25    626s] -- Clockpath trace -----------------------------------------------------------------------------
[01/21 02:19:25    626s] clk
[01/21 02:19:25    626s] -     -         rise   -       0.000   0.153  0.013  (243.800,110.295)  -            3    
[01/21 02:19:25    626s] CTS_ccl_a_buf_00039/A
[01/21 02:19:25    626s] -     CLKBUFX4  rise   0.001   0.001   0.153  -      (193.430,128.720)   68.795   -       
[01/21 02:19:25    626s] CTS_ccl_a_buf_00039/Y
[01/21 02:19:25    626s] -     CLKBUFX4  rise   0.215   0.215   0.145  0.025  (193.160,129.100)    0.650     15    
[01/21 02:19:25    626s] CTS_ccl_a_buf_00021/A
[01/21 02:19:25    626s] -     CLKBUFX4  rise   0.001   0.216   0.145  -      (180.230,195.420)   79.250   -       
[01/21 02:19:25    626s] CTS_ccl_a_buf_00021/Y
[01/21 02:19:25    626s] -     CLKBUFX4  rise   0.226   0.442   0.172  0.030  (179.960,195.040)    0.650     60    
[01/21 02:19:25    626s] cpuregs_reg[4][24]/CK
[01/21 02:19:25    626s] -     EDFFHQX1  rise   0.002   0.444   0.172  -      (159.500,217.645)   43.065   -       
[01/21 02:19:25    626s] ------------------------------------------------------------------------------------------------
[01/21 02:19:25    626s] 
[01/21 02:19:25    626s] 
[01/21 02:20:18    632s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/21 02:20:18    632s] <CMD> setEndCapMode -reset
[01/21 02:20:18    632s] <CMD> setEndCapMode -boundary_tap false
[01/21 02:20:18    632s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
[01/21 02:20:18    632s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/21 02:20:31    634s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[01/21 02:20:31    634s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[01/21 02:20:31    634s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
[01/21 02:20:31    634s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[01/21 02:20:31    634s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[01/21 02:20:31    634s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[01/21 02:20:31    634s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[01/21 02:20:31    634s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[01/21 02:20:31    634s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[01/21 02:20:31    634s] <CMD> routeDesign -globalDetail
[01/21 02:20:31    634s] ### Time Record (routeDesign) is installed.
[01/21 02:20:31    634s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.00 (MB), peak = 1927.06 (MB)
[01/21 02:20:31    634s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/21 02:20:31    634s] #**INFO: setDesignMode -flowEffort standard
[01/21 02:20:31    634s] #**INFO: setDesignMode -powerEffort none
[01/21 02:20:31    634s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/21 02:20:31    634s] **INFO: User settings:
[01/21 02:20:31    634s] setNanoRouteMode -droutePostRouteSpreadWire     1
[01/21 02:20:31    634s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
[01/21 02:20:31    634s] setNanoRouteMode -drouteUseMultiCutViaEffort    medium
[01/21 02:20:31    634s] setNanoRouteMode -extractThirdPartyCompatible   false
[01/21 02:20:31    634s] setNanoRouteMode -grouteExpTdStdDelay           41.7
[01/21 02:20:31    634s] setNanoRouteMode -routeBottomRoutingLayer       1
[01/21 02:20:31    634s] setNanoRouteMode -routeTopRoutingLayer          11
[01/21 02:20:31    634s] setNanoRouteMode -routeWithSiDriven             true
[01/21 02:20:31    634s] setNanoRouteMode -routeWithTimingDriven         true
[01/21 02:20:31    634s] setNanoRouteMode -timingEngine                  {}
[01/21 02:20:31    634s] setDesignMode -process                          45
[01/21 02:20:31    634s] setExtractRCMode -coupling_c_th                 0.1
[01/21 02:20:31    634s] setExtractRCMode -engine                        preRoute
[01/21 02:20:31    634s] setExtractRCMode -relative_c_th                 1
[01/21 02:20:31    634s] setExtractRCMode -total_c_th                    0
[01/21 02:20:31    634s] setDelayCalMode -enable_high_fanout             true
[01/21 02:20:31    634s] setDelayCalMode -engine                         aae
[01/21 02:20:31    634s] setDelayCalMode -ignoreNetLoad                  false
[01/21 02:20:31    634s] setDelayCalMode -socv_accuracy_mode             low
[01/21 02:20:31    634s] setSIMode -separate_delta_delay_on_data         true
[01/21 02:20:31    634s] 
[01/21 02:20:31    634s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/21 02:20:31    634s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/21 02:20:31    634s] OPERPROF: Starting checkPlace at level 1, MEM:2259.4M, EPOCH TIME: 1705796431.847097
[01/21 02:20:31    634s] Processing tracks to init pin-track alignment.
[01/21 02:20:31    634s] z: 2, totalTracks: 1
[01/21 02:20:31    634s] z: 4, totalTracks: 1
[01/21 02:20:31    634s] z: 6, totalTracks: 1
[01/21 02:20:31    634s] z: 8, totalTracks: 1
[01/21 02:20:31    634s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:20:31    634s] All LLGs are deleted
[01/21 02:20:31    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:20:31    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:20:31    634s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2259.4M, EPOCH TIME: 1705796431.855591
[01/21 02:20:31    634s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2259.4M, EPOCH TIME: 1705796431.855963
[01/21 02:20:31    634s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2259.4M, EPOCH TIME: 1705796431.856417
[01/21 02:20:31    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:20:31    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:20:31    634s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2259.4M, EPOCH TIME: 1705796431.858667
[01/21 02:20:31    634s] Max number of tech site patterns supported in site array is 256.
[01/21 02:20:31    634s] Core basic site is CoreSite
[01/21 02:20:31    634s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2259.4M, EPOCH TIME: 1705796431.859214
[01/21 02:20:31    634s] After signature check, allow fast init is false, keep pre-filter is true.
[01/21 02:20:31    634s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/21 02:20:31    634s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2259.4M, EPOCH TIME: 1705796431.861214
[01/21 02:20:31    634s] SiteArray: non-trimmed site array dimensions = 124 x 1069
[01/21 02:20:31    634s] SiteArray: use 794,624 bytes
[01/21 02:20:31    634s] SiteArray: current memory after site array memory allocation 2259.4M
[01/21 02:20:31    634s] SiteArray: FP blocked sites are writable
[01/21 02:20:31    634s] SiteArray: number of non floorplan blocked sites for llg default is 132556
[01/21 02:20:31    634s] Atter site array init, number of instance map data is 0.
[01/21 02:20:31    634s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:2259.4M, EPOCH TIME: 1705796431.866976
[01/21 02:20:31    634s] 
[01/21 02:20:31    634s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:20:31    634s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2259.4M, EPOCH TIME: 1705796431.868042
[01/21 02:20:31    634s] Begin checking placement ... (start mem=2259.4M, init mem=2259.4M)
[01/21 02:20:31    634s] Begin checking exclusive groups violation ...
[01/21 02:20:31    634s] There are 0 groups to check, max #box is 0, total #box is 0
[01/21 02:20:31    634s] Finished checking exclusive groups violations. Found 0 Vio.
[01/21 02:20:31    634s] 
[01/21 02:20:31    634s] Running CheckPlace using 1 thread in normal mode...
[01/21 02:20:32    634s] 
[01/21 02:20:32    634s] ...checkPlace normal is done!
[01/21 02:20:32    634s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2259.4M, EPOCH TIME: 1705796432.014435
[01/21 02:20:32    634s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.014, MEM:2259.4M, EPOCH TIME: 1705796432.028812
[01/21 02:20:32    634s] *info: Placed = 10065          (Fixed = 42)
[01/21 02:20:32    634s] *info: Unplaced = 0           
[01/21 02:20:32    634s] Placement Density:71.32%(32333/45334)
[01/21 02:20:32    634s] Placement Density (including fixed std cells):71.32%(32333/45334)
[01/21 02:20:32    634s] All LLGs are deleted
[01/21 02:20:32    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10065).
[01/21 02:20:32    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:20:32    634s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2259.4M, EPOCH TIME: 1705796432.033515
[01/21 02:20:32    634s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2259.4M, EPOCH TIME: 1705796432.033848
[01/21 02:20:32    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:20:32    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:20:32    634s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=2259.4M)
[01/21 02:20:32    634s] OPERPROF: Finished checkPlace at level 1, CPU:0.200, REAL:0.188, MEM:2259.4M, EPOCH TIME: 1705796432.035584
[01/21 02:20:32    634s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[01/21 02:20:32    634s] 
[01/21 02:20:32    634s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/21 02:20:32    634s] *** Changed status on (43) nets in Clock.
[01/21 02:20:32    634s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2259.4M) ***
[01/21 02:20:32    634s] 
[01/21 02:20:32    634s] globalDetailRoute
[01/21 02:20:32    634s] 
[01/21 02:20:32    634s] #Start globalDetailRoute on Sun Jan 21 02:20:32 2024
[01/21 02:20:32    634s] #
[01/21 02:20:32    634s] ### Time Record (globalDetailRoute) is installed.
[01/21 02:20:32    634s] ### Time Record (Pre Callback) is installed.
[01/21 02:20:32    634s] ### Time Record (Pre Callback) is uninstalled.
[01/21 02:20:32    634s] ### Time Record (DB Import) is installed.
[01/21 02:20:32    634s] ### Time Record (Timing Data Generation) is installed.
[01/21 02:20:32    634s] #Generating timing data, please wait...
[01/21 02:20:32    634s] #10972 total nets, 10928 already routed, 10928 will ignore in trialRoute
[01/21 02:20:32    634s] ### run_trial_route starts on Sun Jan 21 02:20:32 2024 with memory = 1758.16 (MB), peak = 1927.06 (MB)
[01/21 02:20:32    635s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.9 GB
[01/21 02:20:32    635s] ### dump_timing_file starts on Sun Jan 21 02:20:32 2024 with memory = 1742.76 (MB), peak = 1927.06 (MB)
[01/21 02:20:32    635s] ### extractRC starts on Sun Jan 21 02:20:32 2024 with memory = 1738.16 (MB), peak = 1927.06 (MB)
[01/21 02:20:32    635s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:20:33    635s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[01/21 02:20:33    635s] ### view default_emulate_view is active and enabled.
[01/21 02:20:33    635s] 0 out of 1 active views are pruned
[01/21 02:20:33    635s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1734.02 (MB), peak = 1927.06 (MB)
[01/21 02:20:33    635s] ### generate_timing_data starts on Sun Jan 21 02:20:33 2024 with memory = 1734.02 (MB), peak = 1927.06 (MB)
[01/21 02:20:33    635s] #Reporting timing...
[01/21 02:20:33    635s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[01/21 02:20:33    636s] ### report_timing starts on Sun Jan 21 02:20:33 2024 with memory = 1747.11 (MB), peak = 1927.06 (MB)
[01/21 02:20:38    640s] ### report_timing cpu:00:00:05, real:00:00:05, mem:1.7 GB, peak:1.9 GB
[01/21 02:20:38    640s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 8.000 (ns)
[01/21 02:20:38    640s] #Stage 1: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1776.87 (MB), peak = 1927.06 (MB)
[01/21 02:20:38    640s] #Library Standard Delay: 41.70ps
[01/21 02:20:38    640s] #Slack threshold: 83.40ps
[01/21 02:20:38    640s] ### generate_net_cdm_timing starts on Sun Jan 21 02:20:38 2024 with memory = 1776.87 (MB), peak = 1927.06 (MB)
[01/21 02:20:39    641s] ### generate_net_cdm_timing cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.9 GB
[01/21 02:20:39    641s] #*** Analyzed 0 timing critical paths, and collected 0.
[01/21 02:20:39    641s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1776.90 (MB), peak = 1927.06 (MB)
[01/21 02:20:39    641s] ### Use bna from skp: 0
[01/21 02:20:39    641s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:20:39    642s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1784.26 (MB), peak = 1927.06 (MB)
[01/21 02:20:39    642s] #Default setup view is reset to default_emulate_view.
[01/21 02:20:39    642s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1784.27 (MB), peak = 1927.06 (MB)
[01/21 02:20:40    642s] ### generate_timing_data cpu:00:00:07, real:00:00:07, mem:1.7 GB, peak:1.9 GB
[01/21 02:20:40    642s] #Current view: default_emulate_view 
[01/21 02:20:40    642s] #Current enabled view: default_emulate_view 
[01/21 02:20:40    642s] #Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1783.51 (MB), peak = 1927.06 (MB)
[01/21 02:20:40    642s] ### dump_timing_file cpu:00:00:08, real:00:00:08, mem:1.7 GB, peak:1.9 GB
[01/21 02:20:40    642s] #Done generating timing data.
[01/21 02:20:40    643s] ### Time Record (Timing Data Generation) is uninstalled.
[01/21 02:20:40    643s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[01/21 02:20:40    643s] ### Net info: total nets: 11114
[01/21 02:20:40    643s] ### Net info: dirty nets: 2
[01/21 02:20:40    643s] ### Net info: marked as disconnected nets: 0
[01/21 02:20:40    643s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/21 02:20:40    643s] #num needed restored net=0
[01/21 02:20:40    643s] #need_extraction net=0 (total=11114)
[01/21 02:20:40    643s] ### Net info: fully routed nets: 43
[01/21 02:20:40    643s] ### Net info: trivial (< 2 pins) nets: 185
[01/21 02:20:40    643s] ### Net info: unrouted nets: 10886
[01/21 02:20:40    643s] ### Net info: re-extraction nets: 0
[01/21 02:20:40    643s] ### Net info: ignored nets: 0
[01/21 02:20:40    643s] ### Net info: skip routing nets: 0
[01/21 02:20:40    643s] ### import design signature (11): route=1937568756 fixed_route=728711262 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1572137242 dirty_area=0 del_dirty_area=0 cell=471102084 placement=188253146 pin_access=1799318315 inst_pattern=1
[01/21 02:20:40    643s] ### Time Record (DB Import) is uninstalled.
[01/21 02:20:40    643s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/21 02:20:40    643s] #RTESIG:78da9594cb6ec3201045bbee578c4816ae94b8cc18306c2ba5abaaadd2c73672639258f2
[01/21 02:20:40    643s] #       a3b2f1a27f5fa2aea22686b042e830dcb95c98cd3f576b608469269703a2d8203caf89b8
[01/21 02:20:40    643s] #       415a12e7e29e708372f9f1c06e67f397d777321a76453d5848bebaae5e40f9d3164db585
[01/21 02:20:40    643s] #       d2ee8ab1763058e7aa767ff787e79c8021836470bd5f5dc038d8fe1fa3813dad1edfbeed
[01/21 02:20:40    643s] #       b62aea75373a7b9c077665065863cb6a6ca641e45ec389e4b390c9c1f5e32483a44f98e9
[01/21 02:20:40    643s] #       d6bd99d955b8e4d7e0241078ca25f703925ddd15eebc6a5212d8a1da1f0236511e5bd0e8
[01/21 02:20:40    643s] #       a0558244d8739169109054adb37bdb5f607c9bc720a69c07850995838c030d602a2340ad
[01/21 02:20:40    643s] #       80a22a1a13f444228f602882c9c28c8ca8234598f14e094cf3b00352cb7035a3c2a950c7
[01/21 02:20:40    643s] #       2f23ea61ab08b3727f8318c8586e30ea8568ed950dae68cba22f3d6bdbb1b94466c0daae
[01/21 02:20:40    643s] #       b5531461381084caeb0f3440e8bd67d3e23da3c287e9a914dffc020d40df32
[01/21 02:20:40    643s] #
[01/21 02:20:40    643s] ### Time Record (Data Preparation) is installed.
[01/21 02:20:40    643s] #RTESIG:78da95944f4fc3300cc539f329ac6c87216d25769336b9228d130234fe5ca7b2665ba5ae
[01/21 02:20:40    643s] #       456d7ae0db93c16962d4594f55f58bfdfcf2dcc9f47db9024198a47ad123aa35c2e38a48
[01/21 02:20:40    643s] #       5aa40549a96e09d7a8176f77e27a327d7a7e256b605bd4bd83d947dbd67328bf9ae2506d
[01/21 02:20:40    643s] #       a074db62a83df4cefbaad9ddfce2b924102860d6fb2e7c9dc3d0bbee0f63403c2cef5f3e
[01/21 02:20:40    643s] #       dda62aea553b78777c674ea516c4c195d570180751060d2792cf423607df0da30c923961
[01/21 02:20:40    643s] #       c6470f66a617e15a5e8293429089d4323c30dbd66de1cfaba64c83d857bb3d6313e5b105
[01/21 02:20:40    643s] #       ad61ad52a478cf556a40c1ac6abcdbb9ee1f268c790c6222252b4c6539e838d002263a02
[01/21 02:20:40    643s] #       34195054456b594f34ca08862298946774441dad782638a530c97907b4d17c359bf1a9c8
[01/21 02:20:40    643s] #       8ebf8ca8c5ce22cccac30d2293b1dc62d486181394f5be68caa22b03eb9ae1f01f998268
[01/21 02:20:40    643s] #       dac68d5296c266fef831de98904f0e6116066526250c9724b866c131b699198bfbd537ee
[01/21 02:20:40    643s] #       0bebe7
[01/21 02:20:40    643s] #
[01/21 02:20:40    643s] ### Time Record (Data Preparation) is uninstalled.
[01/21 02:20:40    643s] ### Time Record (Global Routing) is installed.
[01/21 02:20:40    643s] ### Time Record (Global Routing) is uninstalled.
[01/21 02:20:40    643s] ### Time Record (Data Preparation) is installed.
[01/21 02:20:40    643s] #Start routing data preparation on Sun Jan 21 02:20:40 2024
[01/21 02:20:40    643s] #
[01/21 02:20:41    643s] #Minimum voltage of a net in the design = 0.000.
[01/21 02:20:41    643s] #Maximum voltage of a net in the design = 0.900.
[01/21 02:20:41    643s] #Voltage range [0.000 - 0.900] has 11039 nets.
[01/21 02:20:41    643s] #Voltage range [0.900 - 0.900] has 1 net.
[01/21 02:20:41    643s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/21 02:20:41    643s] #Build and mark too close pins for the same net.
[01/21 02:20:41    643s] ### Time Record (Cell Pin Access) is installed.
[01/21 02:20:41    643s] #Rebuild pin access data for design.
[01/21 02:20:41    643s] #Initial pin access analysis.
[01/21 02:20:45    647s] #Detail pin access analysis.
[01/21 02:20:45    647s] ### Time Record (Cell Pin Access) is uninstalled.
[01/21 02:20:45    647s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/21 02:20:45    647s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:20:45    647s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:20:45    647s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:20:45    647s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:20:45    647s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:20:45    647s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:20:45    647s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:20:45    647s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:20:45    647s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/21 02:20:45    647s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/21 02:20:45    647s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1788.24 (MB), peak = 1927.06 (MB)
[01/21 02:20:45    647s] #Regenerating Ggrids automatically.
[01/21 02:20:45    647s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/21 02:20:45    647s] #Using automatically generated G-grids.
[01/21 02:20:45    647s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/21 02:20:47    650s] #Done routing data preparation.
[01/21 02:20:47    650s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1851.81 (MB), peak = 1927.06 (MB)
[01/21 02:20:47    650s] ### Time Record (Data Preparation) is uninstalled.
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] #Summary of active signal nets routing constraints set by OPT:
[01/21 02:20:47    650s] #	preferred routing layers      : 0
[01/21 02:20:47    650s] #	preferred routing layer effort: 0
[01/21 02:20:47    650s] #	preferred extra space         : 0
[01/21 02:20:47    650s] #	preferred multi-cut via       : 0
[01/21 02:20:47    650s] #	avoid detour                  : 0
[01/21 02:20:47    650s] #	expansion ratio               : 0
[01/21 02:20:47    650s] #	net priority                  : 0
[01/21 02:20:47    650s] #	s2s control                   : 0
[01/21 02:20:47    650s] #	avoid chaining                : 0
[01/21 02:20:47    650s] #	inst-based stacking via       : 0
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] #Summary of active signal nets routing constraints set by USER:
[01/21 02:20:47    650s] #	preferred routing layers      : 0
[01/21 02:20:47    650s] #	preferred routing layer effort     : 0
[01/21 02:20:47    650s] #	preferred extra space              : 0
[01/21 02:20:47    650s] #	preferred multi-cut via            : 0
[01/21 02:20:47    650s] #	avoid detour                       : 0
[01/21 02:20:47    650s] #	net weight                         : 0
[01/21 02:20:47    650s] #	avoid chaining                     : 0
[01/21 02:20:47    650s] #	cell-based stacking via (required) : 0
[01/21 02:20:47    650s] #	cell-based stacking via (optional) : 0
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] #Start timing driven prevention iteration...
[01/21 02:20:47    650s] ### td_prevention_read_timing_data starts on Sun Jan 21 02:20:47 2024 with memory = 1851.82 (MB), peak = 1927.06 (MB)
[01/21 02:20:47    650s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] #----------------------------------------------------
[01/21 02:20:47    650s] # Summary of active signal nets routing constraints
[01/21 02:20:47    650s] #+--------------------------+-----------+
[01/21 02:20:47    650s] #+--------------------------+-----------+
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] #----------------------------------------------------
[01/21 02:20:47    650s] #Done timing-driven prevention
[01/21 02:20:47    650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1854.37 (MB), peak = 1927.06 (MB)
[01/21 02:20:47    650s] #Total number of trivial nets (e.g. < 2 pins) = 185 (skipped).
[01/21 02:20:47    650s] #Total number of routable nets = 10929.
[01/21 02:20:47    650s] #Total number of nets in the design = 11114.
[01/21 02:20:47    650s] #10887 routable nets do not have any wires.
[01/21 02:20:47    650s] #42 routable nets have routed wires.
[01/21 02:20:47    650s] #10887 nets will be global routed.
[01/21 02:20:47    650s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/21 02:20:47    650s] #42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/21 02:20:47    650s] ### Time Record (Data Preparation) is installed.
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] #Connectivity extraction summary:
[01/21 02:20:47    650s] #43 routed net(s) are imported.
[01/21 02:20:47    650s] #10886 (97.95%) nets are without wires.
[01/21 02:20:47    650s] #185 nets are fixed|skipped|trivial (not extracted).
[01/21 02:20:47    650s] #Total number of nets = 11114.
[01/21 02:20:47    650s] ### Total number of dirty nets = 10.
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] #Finished routing data preparation on Sun Jan 21 02:20:47 2024
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] #Cpu time = 00:00:00
[01/21 02:20:47    650s] #Elapsed time = 00:00:00
[01/21 02:20:47    650s] #Increased memory = 0.12 (MB)
[01/21 02:20:47    650s] #Total memory = 1854.49 (MB)
[01/21 02:20:47    650s] #Peak memory = 1927.06 (MB)
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] ### Time Record (Data Preparation) is uninstalled.
[01/21 02:20:47    650s] ### Time Record (Global Routing) is installed.
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] #Start global routing on Sun Jan 21 02:20:47 2024
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] #Start global routing initialization on Sun Jan 21 02:20:47 2024
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] #Number of eco nets is 1
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] #Start global routing data preparation on Sun Jan 21 02:20:47 2024
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] ### build_merged_routing_blockage_rect_list starts on Sun Jan 21 02:20:47 2024 with memory = 1855.38 (MB), peak = 1927.06 (MB)
[01/21 02:20:47    650s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:47    650s] #Start routing resource analysis on Sun Jan 21 02:20:47 2024
[01/21 02:20:47    650s] #
[01/21 02:20:47    650s] ### init_is_bin_blocked starts on Sun Jan 21 02:20:47 2024 with memory = 1855.39 (MB), peak = 1927.06 (MB)
[01/21 02:20:47    650s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:47    650s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Jan 21 02:20:47 2024 with memory = 1856.68 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### adjust_flow_cap starts on Sun Jan 21 02:20:48 2024 with memory = 1856.87 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### adjust_flow_per_partial_route_obs starts on Sun Jan 21 02:20:48 2024 with memory = 1856.87 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### set_via_blocked starts on Sun Jan 21 02:20:48 2024 with memory = 1856.87 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### copy_flow starts on Sun Jan 21 02:20:48 2024 with memory = 1856.87 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] #Routing resource analysis is done on Sun Jan 21 02:20:48 2024
[01/21 02:20:48    650s] #
[01/21 02:20:48    650s] ### report_flow_cap starts on Sun Jan 21 02:20:48 2024 with memory = 1856.88 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] #  Resource Analysis:
[01/21 02:20:48    650s] #
[01/21 02:20:48    650s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/21 02:20:48    650s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/21 02:20:48    650s] #  --------------------------------------------------------------
[01/21 02:20:48    650s] #  Metal1         H         348         926        7310    62.30%
[01/21 02:20:48    650s] #  Metal2         V        1137          82        7310     0.85%
[01/21 02:20:48    650s] #  Metal3         H        1239          35        7310     0.00%
[01/21 02:20:48    650s] #  Metal4         V        1155          64        7310     0.85%
[01/21 02:20:48    650s] #  Metal5         H        1244          30        7310     0.00%
[01/21 02:20:48    650s] #  Metal6         V        1158          61        7310     0.85%
[01/21 02:20:48    650s] #  Metal7         H        1262          12        7310     0.00%
[01/21 02:20:48    650s] #  Metal8         V        1168          51        7310     0.85%
[01/21 02:20:48    650s] #  Metal9         H        1250          24        7310     0.00%
[01/21 02:20:48    650s] #  Metal10        V         450          37        7310     3.35%
[01/21 02:20:48    650s] #  Metal11        H         413          96        7310    10.12%
[01/21 02:20:48    650s] #  --------------------------------------------------------------
[01/21 02:20:48    650s] #  Total                  10827      11.63%       80410     7.20%
[01/21 02:20:48    650s] #
[01/21 02:20:48    650s] #
[01/21 02:20:48    650s] #
[01/21 02:20:48    650s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### analyze_m2_tracks starts on Sun Jan 21 02:20:48 2024 with memory = 1856.88 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### report_initial_resource starts on Sun Jan 21 02:20:48 2024 with memory = 1856.88 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### mark_pg_pins_accessibility starts on Sun Jan 21 02:20:48 2024 with memory = 1856.89 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### set_net_region starts on Sun Jan 21 02:20:48 2024 with memory = 1856.89 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] #
[01/21 02:20:48    650s] #Global routing data preparation is done on Sun Jan 21 02:20:48 2024
[01/21 02:20:48    650s] #
[01/21 02:20:48    650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1856.89 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] #
[01/21 02:20:48    650s] ### prepare_level starts on Sun Jan 21 02:20:48 2024 with memory = 1856.90 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### init level 1 starts on Sun Jan 21 02:20:48 2024 with memory = 1856.91 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### Level 1 hgrid = 86 X 85
[01/21 02:20:48    650s] ### prepare_level_flow starts on Sun Jan 21 02:20:48 2024 with memory = 1856.95 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] #
[01/21 02:20:48    650s] #Global routing initialization is done on Sun Jan 21 02:20:48 2024
[01/21 02:20:48    650s] #
[01/21 02:20:48    650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1856.96 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] #
[01/21 02:20:48    650s] #Skip 1/3 round for no nets in the round...
[01/21 02:20:48    650s] #Route nets in 2/3 round...
[01/21 02:20:48    650s] #start global routing iteration 1...
[01/21 02:20:48    650s] ### init_flow_edge starts on Sun Jan 21 02:20:48 2024 with memory = 1857.00 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### cal_flow starts on Sun Jan 21 02:20:48 2024 with memory = 1859.94 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### routing at level 1 (topmost level) iter 0
[01/21 02:20:48    650s] ### measure_qor starts on Sun Jan 21 02:20:48 2024 with memory = 1860.60 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### measure_congestion starts on Sun Jan 21 02:20:48 2024 with memory = 1860.60 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1860.61 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] #
[01/21 02:20:48    650s] #start global routing iteration 2...
[01/21 02:20:48    650s] ### routing at level 1 (topmost level) iter 1
[01/21 02:20:48    650s] ### measure_qor starts on Sun Jan 21 02:20:48 2024 with memory = 1860.61 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### measure_congestion starts on Sun Jan 21 02:20:48 2024 with memory = 1860.61 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1860.61 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] #
[01/21 02:20:48    650s] #Route nets in 3/3 round...
[01/21 02:20:48    650s] #start global routing iteration 3...
[01/21 02:20:48    650s] ### init_flow_edge starts on Sun Jan 21 02:20:48 2024 with memory = 1860.61 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### cal_flow starts on Sun Jan 21 02:20:48 2024 with memory = 1860.64 (MB), peak = 1927.06 (MB)
[01/21 02:20:48    650s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:20:48    650s] ### routing at level 1 (topmost level) iter 0
[01/21 02:20:57    659s] ### measure_qor starts on Sun Jan 21 02:20:57 2024 with memory = 1898.56 (MB), peak = 1927.06 (MB)
[01/21 02:20:57    659s] ### measure_congestion starts on Sun Jan 21 02:20:57 2024 with memory = 1898.56 (MB), peak = 1927.06 (MB)
[01/21 02:20:57    659s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:20:57    659s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:20:57    659s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1891.33 (MB), peak = 1927.06 (MB)
[01/21 02:20:57    659s] #
[01/21 02:20:57    659s] #start global routing iteration 4...
[01/21 02:20:57    659s] ### routing at level 1 (topmost level) iter 1
[01/21 02:21:01    663s] ### measure_qor starts on Sun Jan 21 02:21:01 2024 with memory = 1900.10 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] ### measure_congestion starts on Sun Jan 21 02:21:01 2024 with memory = 1900.10 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1894.70 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] ### route_end starts on Sun Jan 21 02:21:01 2024 with memory = 1894.70 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] #Total number of trivial nets (e.g. < 2 pins) = 185 (skipped).
[01/21 02:21:01    663s] #Total number of routable nets = 10929.
[01/21 02:21:01    663s] #Total number of nets in the design = 11114.
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] #10929 routable nets have routed wires.
[01/21 02:21:01    663s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/21 02:21:01    663s] #42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] #Routed nets constraints summary:
[01/21 02:21:01    663s] #---------------------------------------------------------
[01/21 02:21:01    663s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[01/21 02:21:01    663s] #---------------------------------------------------------
[01/21 02:21:01    663s] #      Default            1              1           10886  
[01/21 02:21:01    663s] #       NDR_13            0              0               0  
[01/21 02:21:01    663s] #---------------------------------------------------------
[01/21 02:21:01    663s] #        Total            1              1           10886  
[01/21 02:21:01    663s] #---------------------------------------------------------
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] #Routing constraints summary of the whole design:
[01/21 02:21:01    663s] #---------------------------------------------------------
[01/21 02:21:01    663s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[01/21 02:21:01    663s] #---------------------------------------------------------
[01/21 02:21:01    663s] #      Default           39             39           10886  
[01/21 02:21:01    663s] #       NDR_13            4              4               0  
[01/21 02:21:01    663s] #---------------------------------------------------------
[01/21 02:21:01    663s] #        Total           43             43           10886  
[01/21 02:21:01    663s] #---------------------------------------------------------
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] ### adjust_flow_per_partial_route_obs starts on Sun Jan 21 02:21:01 2024 with memory = 1894.72 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### cal_base_flow starts on Sun Jan 21 02:21:01 2024 with memory = 1894.72 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] ### init_flow_edge starts on Sun Jan 21 02:21:01 2024 with memory = 1894.72 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### cal_flow starts on Sun Jan 21 02:21:01 2024 with memory = 1894.73 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### report_overcon starts on Sun Jan 21 02:21:01 2024 with memory = 1894.73 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] #                 OverCon       OverCon          
[01/21 02:21:01    663s] #                  #Gcell        #Gcell    %Gcell
[01/21 02:21:01    663s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[01/21 02:21:01    663s] #  ------------------------------------------------------------
[01/21 02:21:01    663s] #  Metal1        0(0.00%)      0(0.00%)   (0.00%)     0.54  
[01/21 02:21:01    663s] #  Metal2       10(0.14%)      2(0.03%)   (0.16%)     0.44  
[01/21 02:21:01    663s] #  Metal3        2(0.03%)      1(0.01%)   (0.04%)     0.39  
[01/21 02:21:01    663s] #  Metal4        0(0.00%)      0(0.00%)   (0.00%)     0.24  
[01/21 02:21:01    663s] #  Metal5        0(0.00%)      0(0.00%)   (0.00%)     0.11  
[01/21 02:21:01    663s] #  Metal6        0(0.00%)      0(0.00%)   (0.00%)     0.07  
[01/21 02:21:01    663s] #  Metal7        0(0.00%)      0(0.00%)   (0.00%)     0.01  
[01/21 02:21:01    663s] #  Metal8        0(0.00%)      0(0.00%)   (0.00%)     0.04  
[01/21 02:21:01    663s] #  Metal9        0(0.00%)      0(0.00%)   (0.00%)     0.02  
[01/21 02:21:01    663s] #  Metal10       0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/21 02:21:01    663s] #  Metal11       0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/21 02:21:01    663s] #  ------------------------------------------------------------
[01/21 02:21:01    663s] #     Total     12(0.02%)      3(0.00%)   (0.02%)
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[01/21 02:21:01    663s] #  Overflow after GR: 0.00% H + 0.02% V
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### cal_base_flow starts on Sun Jan 21 02:21:01 2024 with memory = 1894.74 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] ### init_flow_edge starts on Sun Jan 21 02:21:01 2024 with memory = 1894.74 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### cal_flow starts on Sun Jan 21 02:21:01 2024 with memory = 1894.74 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### generate_cong_map_content starts on Sun Jan 21 02:21:01 2024 with memory = 1894.75 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] ### Sync with Inovus CongMap starts on Sun Jan 21 02:21:01 2024 with memory = 1894.92 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] #Hotspot report including placement blocked areas
[01/21 02:21:01    663s] OPERPROF: Starting HotSpotCal at level 1, MEM:2419.0M, EPOCH TIME: 1705796461.299944
[01/21 02:21:01    663s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/21 02:21:01    663s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/21 02:21:01    663s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/21 02:21:01    663s] [hotspot] |   Metal1(H)    |              1.00 |              7.00 |    54.72    27.36    61.55    34.20 |
[01/21 02:21:01    663s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[01/21 02:21:01    663s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[01/21 02:21:01    663s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[01/21 02:21:01    663s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[01/21 02:21:01    663s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[01/21 02:21:01    663s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[01/21 02:21:01    663s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[01/21 02:21:01    663s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[01/21 02:21:01    663s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[01/21 02:21:01    663s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[01/21 02:21:01    663s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/21 02:21:01    663s] [hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     7.00 |                                     |
[01/21 02:21:01    663s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/21 02:21:01    663s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[01/21 02:21:01    663s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/21 02:21:01    663s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:21:01    663s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/21 02:21:01    663s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 02:21:01    663s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:2419.0M, EPOCH TIME: 1705796461.311995
[01/21 02:21:01    663s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### update starts on Sun Jan 21 02:21:01 2024 with memory = 1894.93 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] #Complete Global Routing.
[01/21 02:21:01    663s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:21:01    663s] #Total wire length = 191760 um.
[01/21 02:21:01    663s] #Total half perimeter of net bounding box = 177243 um.
[01/21 02:21:01    663s] #Total wire length on LAYER Metal1 = 211 um.
[01/21 02:21:01    663s] #Total wire length on LAYER Metal2 = 49266 um.
[01/21 02:21:01    663s] #Total wire length on LAYER Metal3 = 63132 um.
[01/21 02:21:01    663s] #Total wire length on LAYER Metal4 = 44684 um.
[01/21 02:21:01    663s] #Total wire length on LAYER Metal5 = 25884 um.
[01/21 02:21:01    663s] #Total wire length on LAYER Metal6 = 6837 um.
[01/21 02:21:01    663s] #Total wire length on LAYER Metal7 = 798 um.
[01/21 02:21:01    663s] #Total wire length on LAYER Metal8 = 484 um.
[01/21 02:21:01    663s] #Total wire length on LAYER Metal9 = 322 um.
[01/21 02:21:01    663s] #Total wire length on LAYER Metal10 = 45 um.
[01/21 02:21:01    663s] #Total wire length on LAYER Metal11 = 97 um.
[01/21 02:21:01    663s] #Total number of vias = 75873
[01/21 02:21:01    663s] #Up-Via Summary (total 75873):
[01/21 02:21:01    663s] #           
[01/21 02:21:01    663s] #-----------------------
[01/21 02:21:01    663s] # Metal1          37989
[01/21 02:21:01    663s] # Metal2          26066
[01/21 02:21:01    663s] # Metal3           7576
[01/21 02:21:01    663s] # Metal4           3205
[01/21 02:21:01    663s] # Metal5            883
[01/21 02:21:01    663s] # Metal6             82
[01/21 02:21:01    663s] # Metal7             36
[01/21 02:21:01    663s] # Metal8             21
[01/21 02:21:01    663s] # Metal9              9
[01/21 02:21:01    663s] # Metal10             6
[01/21 02:21:01    663s] #-----------------------
[01/21 02:21:01    663s] #                 75873 
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] #Total number of involved regular nets 1836
[01/21 02:21:01    663s] #Maximum src to sink distance  367.7
[01/21 02:21:01    663s] #Average of max src_to_sink distance  51.9
[01/21 02:21:01    663s] #Average of ave src_to_sink distance  33.2
[01/21 02:21:01    663s] #Total number of involved priority nets 1
[01/21 02:21:01    663s] #Maximum src to sink distance for priority net 54.8
[01/21 02:21:01    663s] #Average of max src_to_sink distance for priority net 54.8
[01/21 02:21:01    663s] #Average of ave src_to_sink distance for priority net 31.4
[01/21 02:21:01    663s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### report_overcon starts on Sun Jan 21 02:21:01 2024 with memory = 1895.36 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### report_overcon starts on Sun Jan 21 02:21:01 2024 with memory = 1895.36 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] #Max overcon = 2 tracks.
[01/21 02:21:01    663s] #Total overcon = 0.02%.
[01/21 02:21:01    663s] #Worst layer Gcell overcon rate = 0.04%.
[01/21 02:21:01    663s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### global_route design signature (14): route=1238187003 net_attr=1916800282
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] #Global routing statistics:
[01/21 02:21:01    663s] #Cpu time = 00:00:13
[01/21 02:21:01    663s] #Elapsed time = 00:00:13
[01/21 02:21:01    663s] #Increased memory = 40.46 (MB)
[01/21 02:21:01    663s] #Total memory = 1894.95 (MB)
[01/21 02:21:01    663s] #Peak memory = 1927.06 (MB)
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] #Finished global routing on Sun Jan 21 02:21:01 2024
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] #
[01/21 02:21:01    663s] ### Time Record (Global Routing) is uninstalled.
[01/21 02:21:01    663s] ### Time Record (Data Preparation) is installed.
[01/21 02:21:01    663s] ### Time Record (Data Preparation) is uninstalled.
[01/21 02:21:01    663s] ### track-assign external-init starts on Sun Jan 21 02:21:01 2024 with memory = 1893.70 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] ### Time Record (Track Assignment) is installed.
[01/21 02:21:01    663s] ### Time Record (Track Assignment) is uninstalled.
[01/21 02:21:01    663s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:21:01    663s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1893.70 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] ### track-assign engine-init starts on Sun Jan 21 02:21:01 2024 with memory = 1893.71 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] ### Time Record (Track Assignment) is installed.
[01/21 02:21:01    663s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:21:01    663s] ### track-assign core-engine starts on Sun Jan 21 02:21:01 2024 with memory = 1893.75 (MB), peak = 1927.06 (MB)
[01/21 02:21:01    663s] #Start Track Assignment.
[01/21 02:21:02    665s] #Done with 16870 horizontal wires in 3 hboxes and 17032 vertical wires in 3 hboxes.
[01/21 02:21:04    666s] #Done with 4079 horizontal wires in 3 hboxes and 4055 vertical wires in 3 hboxes.
[01/21 02:21:04    667s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[01/21 02:21:04    667s] #
[01/21 02:21:04    667s] #Track assignment summary:
[01/21 02:21:04    667s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/21 02:21:04    667s] #------------------------------------------------------------------------
[01/21 02:21:04    667s] # Metal1       210.76 	  0.00%  	  0.00% 	  0.00%
[01/21 02:21:04    667s] # Metal2     46692.20 	  0.07%  	  0.00% 	  0.01%
[01/21 02:21:04    667s] # Metal3     60057.27 	  0.17%  	  0.00% 	  0.00%
[01/21 02:21:04    667s] # Metal4     43635.43 	  0.01%  	  0.00% 	  0.00%
[01/21 02:21:04    667s] # Metal5     23752.75 	  0.02%  	  0.00% 	  0.00%
[01/21 02:21:04    667s] # Metal6      5252.31 	  0.00%  	  0.00% 	  0.00%
[01/21 02:21:04    667s] # Metal7       806.91 	  0.00%  	  0.00% 	  0.00%
[01/21 02:21:04    667s] # Metal8       487.04 	  0.00%  	  0.00% 	  0.00%
[01/21 02:21:04    667s] # Metal9       318.88 	  0.00%  	  0.00% 	  0.00%
[01/21 02:21:04    667s] # Metal10       47.60 	  0.00%  	  0.00% 	  0.00%
[01/21 02:21:04    667s] # Metal11       97.57 	  0.00%  	  0.00% 	  0.00%
[01/21 02:21:04    667s] #------------------------------------------------------------------------
[01/21 02:21:04    667s] # All      181358.71  	  0.08% 	  0.00% 	  0.00%
[01/21 02:21:04    667s] #Complete Track Assignment.
[01/21 02:21:04    667s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:21:04    667s] #Total wire length = 188810 um.
[01/21 02:21:04    667s] #Total half perimeter of net bounding box = 177243 um.
[01/21 02:21:04    667s] #Total wire length on LAYER Metal1 = 209 um.
[01/21 02:21:04    667s] #Total wire length on LAYER Metal2 = 48313 um.
[01/21 02:21:04    667s] #Total wire length on LAYER Metal3 = 61444 um.
[01/21 02:21:04    667s] #Total wire length on LAYER Metal4 = 44417 um.
[01/21 02:21:04    667s] #Total wire length on LAYER Metal5 = 25849 um.
[01/21 02:21:04    667s] #Total wire length on LAYER Metal6 = 6828 um.
[01/21 02:21:04    667s] #Total wire length on LAYER Metal7 = 803 um.
[01/21 02:21:04    667s] #Total wire length on LAYER Metal8 = 485 um.
[01/21 02:21:04    667s] #Total wire length on LAYER Metal9 = 318 um.
[01/21 02:21:04    667s] #Total wire length on LAYER Metal10 = 47 um.
[01/21 02:21:04    667s] #Total wire length on LAYER Metal11 = 96 um.
[01/21 02:21:04    667s] #Total number of vias = 75873
[01/21 02:21:04    667s] #Up-Via Summary (total 75873):
[01/21 02:21:04    667s] #           
[01/21 02:21:04    667s] #-----------------------
[01/21 02:21:04    667s] # Metal1          37989
[01/21 02:21:04    667s] # Metal2          26066
[01/21 02:21:04    667s] # Metal3           7576
[01/21 02:21:04    667s] # Metal4           3205
[01/21 02:21:04    667s] # Metal5            883
[01/21 02:21:04    667s] # Metal6             82
[01/21 02:21:04    667s] # Metal7             36
[01/21 02:21:04    667s] # Metal8             21
[01/21 02:21:04    667s] # Metal9              9
[01/21 02:21:04    667s] # Metal10             6
[01/21 02:21:04    667s] #-----------------------
[01/21 02:21:04    667s] #                 75873 
[01/21 02:21:04    667s] #
[01/21 02:21:05    667s] ### track_assign design signature (17): route=784929127
[01/21 02:21:05    667s] ### track-assign core-engine cpu:00:00:03, real:00:00:03, mem:1.8 GB, peak:1.9 GB
[01/21 02:21:05    667s] ### Time Record (Track Assignment) is uninstalled.
[01/21 02:21:05    667s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1893.96 (MB), peak = 1927.06 (MB)
[01/21 02:21:05    667s] #
[01/21 02:21:05    667s] #number of short segments in preferred routing layers
[01/21 02:21:05    667s] #	
[01/21 02:21:05    667s] #	
[01/21 02:21:05    667s] #
[01/21 02:21:05    667s] #Start post global route fixing for timing critical nets ...
[01/21 02:21:05    667s] #
[01/21 02:21:05    667s] ### update_timing_after_routing starts on Sun Jan 21 02:21:05 2024 with memory = 1894.23 (MB), peak = 1927.06 (MB)
[01/21 02:21:05    667s] ### Time Record (Timing Data Generation) is installed.
[01/21 02:21:05    667s] #* Updating design timing data...
[01/21 02:21:05    667s] #Extracting RC...
[01/21 02:21:05    667s] Un-suppress "**WARN ..." messages.
[01/21 02:21:05    667s] #
[01/21 02:21:05    667s] #Start tQuantus RC extraction...
[01/21 02:21:05    667s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[01/21 02:21:05    667s] #Extract in track assign mode
[01/21 02:21:05    667s] #Start building rc corner(s)...
[01/21 02:21:05    667s] #Number of RC Corner = 1
[01/21 02:21:05    667s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/21 02:21:05    667s] #METAL_1 -> Metal1 (1)
[01/21 02:21:05    667s] #METAL_2 -> Metal2 (2)
[01/21 02:21:05    667s] #METAL_3 -> Metal3 (3)
[01/21 02:21:05    667s] #METAL_4 -> Metal4 (4)
[01/21 02:21:05    667s] #METAL_5 -> Metal5 (5)
[01/21 02:21:05    667s] #METAL_6 -> Metal6 (6)
[01/21 02:21:05    667s] #METAL_7 -> Metal7 (7)
[01/21 02:21:05    667s] #METAL_8 -> Metal8 (8)
[01/21 02:21:05    667s] #METAL_9 -> Metal9 (9)
[01/21 02:21:05    667s] #METAL_10 -> Metal10 (10)
[01/21 02:21:05    667s] #METAL_11 -> Metal11 (11)
[01/21 02:21:05    667s] #SADV_On
[01/21 02:21:05    667s] # Corner(s) : 
[01/21 02:21:05    667s] #default_emulate_rc_corner [125.00]
[01/21 02:21:06    668s] # Corner id: 0
[01/21 02:21:06    668s] # Layout Scale: 1.000000
[01/21 02:21:06    668s] # Has Metal Fill model: yes
[01/21 02:21:06    668s] # Temperature was set
[01/21 02:21:06    668s] # Temperature : 125.000000
[01/21 02:21:06    668s] # Ref. Temp   : 25.000000
[01/21 02:21:06    668s] #SADV_Off
[01/21 02:21:06    668s] #total pattern=286 [11, 792]
[01/21 02:21:06    668s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/21 02:21:06    668s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/21 02:21:06    668s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/21 02:21:06    668s] #number model r/c [1,1] [11,792] read
[01/21 02:21:06    668s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1897.60 (MB), peak = 1927.06 (MB)
[01/21 02:21:08    670s] #Finish check_net_pin_list step Enter extract
[01/21 02:21:08    670s] #Start init net ripin tree building
[01/21 02:21:08    670s] #Finish init net ripin tree building
[01/21 02:21:08    670s] #Cpu time = 00:00:00
[01/21 02:21:08    670s] #Elapsed time = 00:00:00
[01/21 02:21:08    670s] #Increased memory = 0.23 (MB)
[01/21 02:21:08    670s] #Total memory = 1902.70 (MB)
[01/21 02:21:08    670s] #Peak memory = 1927.06 (MB)
[01/21 02:21:08    670s] #begin processing metal fill model file
[01/21 02:21:08    670s] #end processing metal fill model file
[01/21 02:21:08    670s] ### track-assign external-init starts on Sun Jan 21 02:21:08 2024 with memory = 1902.71 (MB), peak = 1927.06 (MB)
[01/21 02:21:08    670s] ### Time Record (Track Assignment) is installed.
[01/21 02:21:08    670s] ### Time Record (Track Assignment) is uninstalled.
[01/21 02:21:08    670s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:08    670s] ### track-assign engine-init starts on Sun Jan 21 02:21:08 2024 with memory = 1902.71 (MB), peak = 1927.06 (MB)
[01/21 02:21:08    670s] ### Time Record (Track Assignment) is installed.
[01/21 02:21:09    671s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:09    671s] #
[01/21 02:21:09    671s] #Start Post Track Assignment Wire Spread.
[01/21 02:21:09    672s] #Done with 5303 horizontal wires in 3 hboxes and 4951 vertical wires in 3 hboxes.
[01/21 02:21:09    672s] #Complete Post Track Assignment Wire Spread.
[01/21 02:21:09    672s] #
[01/21 02:21:10    672s] ### Time Record (Track Assignment) is uninstalled.
[01/21 02:21:10    672s] #Length limit = 200 pitches
[01/21 02:21:10    672s] #opt mode = 2
[01/21 02:21:10    672s] #Finish check_net_pin_list step Fix net pin list
[01/21 02:21:10    672s] #Start generate extraction boxes.
[01/21 02:21:10    672s] #
[01/21 02:21:10    672s] #Extract using 30 x 30 Hboxes
[01/21 02:21:10    672s] #4x4 initial hboxes
[01/21 02:21:10    672s] #Use area based hbox pruning.
[01/21 02:21:10    672s] #0/0 hboxes pruned.
[01/21 02:21:10    672s] #Complete generating extraction boxes.
[01/21 02:21:10    672s] #Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
[01/21 02:21:10    672s] #Process 0 special clock nets for rc extraction
[01/21 02:21:10    672s] #Total 10928 nets were built. 286 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/21 02:21:14    676s] #Run Statistics for Extraction:
[01/21 02:21:14    676s] #   Cpu time = 00:00:04, elapsed time = 00:00:04 .
[01/21 02:21:14    676s] #   Increased memory =    51.17 (MB), total memory =  1951.00 (MB), peak memory =  1951.16 (MB)
[01/21 02:21:14    676s] #
[01/21 02:21:14    676s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[01/21 02:21:14    676s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1918.42 (MB), peak = 1951.18 (MB)
[01/21 02:21:14    676s] #RC Statistics: 51725 Res, 33127 Ground Cap, 3758 XCap (Edge to Edge)
[01/21 02:21:14    676s] #RC V/H edge ratio: 0.43, Avg V/H Edge Length: 3023.77 (34884), Avg L-Edge Length: 13629.78 (10108)
[01/21 02:21:14    676s] #Register nets and terms for rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d
[01/21 02:21:15    676s] #Finish registering nets and terms for rcdb.
[01/21 02:21:15    676s] #Start writing RC data.
[01/21 02:21:15    677s] #Finish writing RC data
[01/21 02:21:15    677s] #Finish writing rcdb with 72638 nodes, 61710 edges, and 8446 xcaps
[01/21 02:21:15    677s] #286 inserted nodes are removed
[01/21 02:21:15    677s] ### track-assign external-init starts on Sun Jan 21 02:21:15 2024 with memory = 1922.34 (MB), peak = 1951.18 (MB)
[01/21 02:21:15    677s] ### Time Record (Track Assignment) is installed.
[01/21 02:21:15    677s] ### Time Record (Track Assignment) is uninstalled.
[01/21 02:21:15    677s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:15    677s] ### track-assign engine-init starts on Sun Jan 21 02:21:15 2024 with memory = 1922.34 (MB), peak = 1951.18 (MB)
[01/21 02:21:15    677s] ### Time Record (Track Assignment) is installed.
[01/21 02:21:15    677s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:15    677s] #Remove Post Track Assignment Wire Spread
[01/21 02:21:15    677s] ### Time Record (Track Assignment) is uninstalled.
[01/21 02:21:15    677s] Restoring parasitic data from file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d' ...
[01/21 02:21:15    677s] Opening parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d' for reading (mem: 2466.051M)
[01/21 02:21:15    677s] Reading RCDB with compressed RC data.
[01/21 02:21:15    677s] Opening parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d' for content verification (mem: 2466.051M)
[01/21 02:21:15    677s] Reading RCDB with compressed RC data.
[01/21 02:21:15    677s] Closing parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d': 0 access done (mem: 2466.051M)
[01/21 02:21:15    677s] Closing parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d': 0 access done (mem: 2466.051M)
[01/21 02:21:15    677s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2466.051M)
[01/21 02:21:15    677s] Following multi-corner parasitics specified:
[01/21 02:21:15    677s] 	/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d (rcdb)
[01/21 02:21:15    677s] Opening parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d' for reading (mem: 2466.051M)
[01/21 02:21:15    677s] Reading RCDB with compressed RC data.
[01/21 02:21:15    677s] 		Cell picorv32 has rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d specified
[01/21 02:21:15    677s] Cell picorv32, hinst 
[01/21 02:21:15    677s] processing rcdb (/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d) for hinst (top) of cell (picorv32);
[01/21 02:21:15    677s] Closing parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d': 0 access done (mem: 2466.051M)
[01/21 02:21:15    677s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2442.051M)
[01/21 02:21:15    677s] Opening parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/picorv32_3576_kjpnnB.rcdb.d/picorv32.rcdb.d' for reading (mem: 2442.051M)
[01/21 02:21:15    677s] Reading RCDB with compressed RC data.
[01/21 02:21:16    678s] Closing parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/picorv32_3576_kjpnnB.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2442.051M)
[01/21 02:21:16    678s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=2442.051M)
[01/21 02:21:16    678s] Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:01.0 mem: 2442.051M)
[01/21 02:21:16    678s] #
[01/21 02:21:16    678s] #Restore RCDB.
[01/21 02:21:16    678s] ### track-assign external-init starts on Sun Jan 21 02:21:16 2024 with memory = 1919.98 (MB), peak = 1951.18 (MB)
[01/21 02:21:16    678s] ### Time Record (Track Assignment) is installed.
[01/21 02:21:16    678s] ### Time Record (Track Assignment) is uninstalled.
[01/21 02:21:16    678s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:16    678s] ### track-assign engine-init starts on Sun Jan 21 02:21:16 2024 with memory = 1919.98 (MB), peak = 1951.18 (MB)
[01/21 02:21:16    678s] ### Time Record (Track Assignment) is installed.
[01/21 02:21:16    678s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:16    678s] #Remove Post Track Assignment Wire Spread
[01/21 02:21:16    678s] ### Time Record (Track Assignment) is uninstalled.
[01/21 02:21:16    678s] #
[01/21 02:21:16    678s] #Complete tQuantus RC extraction.
[01/21 02:21:16    678s] #Cpu time = 00:00:11
[01/21 02:21:16    678s] #Elapsed time = 00:00:11
[01/21 02:21:16    678s] #Increased memory = 23.69 (MB)
[01/21 02:21:16    678s] #Total memory = 1917.92 (MB)
[01/21 02:21:16    678s] #Peak memory = 1951.18 (MB)
[01/21 02:21:16    678s] #
[01/21 02:21:16    678s] Un-suppress "**WARN ..." messages.
[01/21 02:21:16    678s] #RC Extraction Completed...
[01/21 02:21:16    678s] ### update_timing starts on Sun Jan 21 02:21:16 2024 with memory = 1917.92 (MB), peak = 1951.18 (MB)
[01/21 02:21:16    678s] AAE_INFO: switching -siAware from false to true ...
[01/21 02:21:16    678s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/21 02:21:16    678s] ### generate_timing_data starts on Sun Jan 21 02:21:16 2024 with memory = 1900.19 (MB), peak = 1951.18 (MB)
[01/21 02:21:16    678s] #Reporting timing...
[01/21 02:21:16    678s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[01/21 02:21:17    678s] ### report_timing starts on Sun Jan 21 02:21:17 2024 with memory = 1900.21 (MB), peak = 1951.18 (MB)
[01/21 02:21:24    686s] ### report_timing cpu:00:00:07, real:00:00:07, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:24    686s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 8.000 (ns)
[01/21 02:21:24    686s] #Stage 1: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1922.62 (MB), peak = 1951.18 (MB)
[01/21 02:21:24    686s] #Library Standard Delay: 41.70ps
[01/21 02:21:24    686s] #Slack threshold: 0.00ps
[01/21 02:21:24    686s] ### generate_net_cdm_timing starts on Sun Jan 21 02:21:24 2024 with memory = 1922.62 (MB), peak = 1951.18 (MB)
[01/21 02:21:24    686s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:24    686s] #*** Analyzed 0 timing critical paths, and collected 0.
[01/21 02:21:24    686s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1923.66 (MB), peak = 1951.18 (MB)
[01/21 02:21:24    686s] ### Use bna from skp: 0
[01/21 02:21:24    686s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1924.32 (MB), peak = 1951.18 (MB)
[01/21 02:21:24    686s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[01/21 02:21:25    687s] Worst slack reported in the design = 2.574985 (late)
[01/21 02:21:25    687s] *** writeDesignTiming (0:00:00.8) ***
[01/21 02:21:25    687s] #Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1924.68 (MB), peak = 1951.18 (MB)
[01/21 02:21:25    687s] Un-suppress "**WARN ..." messages.
[01/21 02:21:25    687s] ### generate_timing_data cpu:00:00:09, real:00:00:09, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:26    688s] #Number of victim nets: 0
[01/21 02:21:26    688s] #Number of aggressor nets: 0
[01/21 02:21:26    688s] #Number of weak nets: 0
[01/21 02:21:26    688s] #Number of critical nets: 0
[01/21 02:21:26    688s] #	level 1 [   0.0, -1000.0]: 0 nets
[01/21 02:21:26    688s] #	level 2 [   0.0, -1000.0]: 0 nets
[01/21 02:21:26    688s] #	level 3 [   0.0, -1000.0]: 0 nets
[01/21 02:21:26    688s] #Total number of nets: 10928
[01/21 02:21:26    688s] ### update_timing cpu:00:00:10, real:00:00:10, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:26    688s] ### Time Record (Timing Data Generation) is uninstalled.
[01/21 02:21:26    688s] ### update_timing_after_routing cpu:00:00:21, real:00:00:21, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:26    688s] #Total number of significant detoured timing critical nets is 0
[01/21 02:21:26    688s] #Total number of selected detoured timing critical nets is 0
[01/21 02:21:26    688s] #
[01/21 02:21:26    688s] #----------------------------------------------------
[01/21 02:21:26    688s] # Summary of active signal nets routing constraints
[01/21 02:21:26    688s] #+--------------------------+-----------+
[01/21 02:21:26    688s] #+--------------------------+-----------+
[01/21 02:21:26    688s] #
[01/21 02:21:26    688s] #----------------------------------------------------
[01/21 02:21:26    688s] ### run_free_timing_graph starts on Sun Jan 21 02:21:26 2024 with memory = 1924.70 (MB), peak = 1951.18 (MB)
[01/21 02:21:26    688s] ### Time Record (Timing Data Generation) is installed.
[01/21 02:21:26    688s] ### Time Record (Timing Data Generation) is uninstalled.
[01/21 02:21:26    688s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/21 02:21:26    688s] ### run_build_timing_graph starts on Sun Jan 21 02:21:26 2024 with memory = 1908.87 (MB), peak = 1951.18 (MB)
[01/21 02:21:26    688s] ### Time Record (Timing Data Generation) is installed.
[01/21 02:21:26    688s] Current (total cpu=0:11:29, real=0:22:49, peak res=1951.2M, current mem=1854.3M)
[01/21 02:21:27    688s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1865.1M, current mem=1865.1M)
[01/21 02:21:27    688s] Current (total cpu=0:11:29, real=0:22:50, peak res=1951.2M, current mem=1865.1M)
[01/21 02:21:27    688s] ### Time Record (Timing Data Generation) is uninstalled.
[01/21 02:21:27    688s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:21:27    688s] ### track-assign external-init starts on Sun Jan 21 02:21:27 2024 with memory = 1865.23 (MB), peak = 1951.18 (MB)
[01/21 02:21:27    688s] ### Time Record (Track Assignment) is installed.
[01/21 02:21:27    688s] ### Time Record (Track Assignment) is uninstalled.
[01/21 02:21:27    688s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:21:27    688s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.23 (MB), peak = 1951.18 (MB)
[01/21 02:21:27    688s] #* Importing design timing data...
[01/21 02:21:27    688s] #Number of victim nets: 0
[01/21 02:21:27    688s] #Number of aggressor nets: 0
[01/21 02:21:27    688s] #Number of weak nets: 0
[01/21 02:21:27    688s] #Number of critical nets: 0
[01/21 02:21:27    688s] #	level 1 [   0.0, -1000.0]: 0 nets
[01/21 02:21:27    688s] #	level 2 [   0.0, -1000.0]: 0 nets
[01/21 02:21:27    688s] #	level 3 [   0.0, -1000.0]: 0 nets
[01/21 02:21:27    688s] #Total number of nets: 10928
[01/21 02:21:27    688s] ### track-assign engine-init starts on Sun Jan 21 02:21:27 2024 with memory = 1865.25 (MB), peak = 1951.18 (MB)
[01/21 02:21:27    688s] ### Time Record (Track Assignment) is installed.
[01/21 02:21:27    688s] #
[01/21 02:21:27    688s] #timing driven effort level: 3
[01/21 02:21:27    688s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:21:27    688s] ### track-assign core-engine starts on Sun Jan 21 02:21:27 2024 with memory = 1865.25 (MB), peak = 1951.18 (MB)
[01/21 02:21:27    688s] #Start Track Assignment With Timing Driven.
[01/21 02:21:28    689s] #Done with 544 horizontal wires in 3 hboxes and 612 vertical wires in 3 hboxes.
[01/21 02:21:28    690s] #Done with 100 horizontal wires in 3 hboxes and 131 vertical wires in 3 hboxes.
[01/21 02:21:29    690s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[01/21 02:21:29    690s] #
[01/21 02:21:29    690s] #Track assignment summary:
[01/21 02:21:29    690s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/21 02:21:29    690s] #------------------------------------------------------------------------
[01/21 02:21:29    690s] # Metal1       210.56 	  0.00%  	  0.00% 	  0.00%
[01/21 02:21:29    690s] # Metal2     46654.68 	  0.02%  	  0.00% 	  0.00%
[01/21 02:21:29    690s] # Metal3     60056.12 	  0.15%  	  0.00% 	  0.00%
[01/21 02:21:29    690s] # Metal4     43622.83 	  0.01%  	  0.00% 	  0.00%
[01/21 02:21:29    690s] # Metal5     23754.58 	  0.01%  	  0.00% 	  0.00%
[01/21 02:21:29    690s] # Metal6      5253.94 	  0.00%  	  0.00% 	  0.00%
[01/21 02:21:29    690s] # Metal7       808.51 	  0.00%  	  0.00% 	  0.00%
[01/21 02:21:29    690s] # Metal8       487.04 	  0.00%  	  0.00% 	  0.00%
[01/21 02:21:29    690s] # Metal9       319.08 	  0.00%  	  0.00% 	  0.00%
[01/21 02:21:29    690s] # Metal10       47.60 	  0.00%  	  0.00% 	  0.00%
[01/21 02:21:29    690s] # Metal11       97.57 	  0.00%  	  0.00% 	  0.00%
[01/21 02:21:29    690s] #------------------------------------------------------------------------
[01/21 02:21:29    690s] # All      181312.50  	  0.06% 	  0.00% 	  0.00%
[01/21 02:21:29    690s] #Complete Track Assignment With Timing Driven.
[01/21 02:21:29    690s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:21:29    690s] #Total wire length = 188786 um.
[01/21 02:21:29    690s] #Total half perimeter of net bounding box = 177243 um.
[01/21 02:21:29    690s] #Total wire length on LAYER Metal1 = 209 um.
[01/21 02:21:29    690s] #Total wire length on LAYER Metal2 = 48298 um.
[01/21 02:21:29    690s] #Total wire length on LAYER Metal3 = 61448 um.
[01/21 02:21:29    690s] #Total wire length on LAYER Metal4 = 44402 um.
[01/21 02:21:29    690s] #Total wire length on LAYER Metal5 = 25849 um.
[01/21 02:21:29    690s] #Total wire length on LAYER Metal6 = 6829 um.
[01/21 02:21:29    690s] #Total wire length on LAYER Metal7 = 805 um.
[01/21 02:21:29    690s] #Total wire length on LAYER Metal8 = 485 um.
[01/21 02:21:29    690s] #Total wire length on LAYER Metal9 = 318 um.
[01/21 02:21:29    690s] #Total wire length on LAYER Metal10 = 47 um.
[01/21 02:21:29    690s] #Total wire length on LAYER Metal11 = 96 um.
[01/21 02:21:29    690s] #Total number of vias = 75873
[01/21 02:21:29    690s] #Up-Via Summary (total 75873):
[01/21 02:21:29    690s] #           
[01/21 02:21:29    690s] #-----------------------
[01/21 02:21:29    690s] # Metal1          37989
[01/21 02:21:29    690s] # Metal2          26066
[01/21 02:21:29    690s] # Metal3           7576
[01/21 02:21:29    690s] # Metal4           3205
[01/21 02:21:29    690s] # Metal5            883
[01/21 02:21:29    690s] # Metal6             82
[01/21 02:21:29    690s] # Metal7             36
[01/21 02:21:29    690s] # Metal8             21
[01/21 02:21:29    690s] # Metal9              9
[01/21 02:21:29    690s] # Metal10             6
[01/21 02:21:29    690s] #-----------------------
[01/21 02:21:29    690s] #                 75873 
[01/21 02:21:29    690s] #
[01/21 02:21:29    690s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:1.8 GB, peak:1.9 GB
[01/21 02:21:29    690s] ### Time Record (Track Assignment) is uninstalled.
[01/21 02:21:29    690s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1865.32 (MB), peak = 1951.18 (MB)
[01/21 02:21:29    690s] #
[01/21 02:21:29    690s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/21 02:21:29    690s] #Cpu time = 00:00:48
[01/21 02:21:29    690s] #Elapsed time = 00:00:48
[01/21 02:21:29    690s] #Increased memory = 81.16 (MB)
[01/21 02:21:29    690s] #Total memory = 1865.32 (MB)
[01/21 02:21:29    690s] #Peak memory = 1951.18 (MB)
[01/21 02:21:29    691s] ### Time Record (Detail Routing) is installed.
[01/21 02:21:29    691s] #Start reading timing information from file .timing_file_3576.tif.gz ...
[01/21 02:21:29    691s] #Read in timing information for 409 ports, 10065 instances from timing file .timing_file_3576.tif.gz.
[01/21 02:21:29    691s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/21 02:21:29    691s] #
[01/21 02:21:29    691s] #Start Detail Routing..
[01/21 02:21:29    691s] #start initial detail routing ...
[01/21 02:21:29    691s] ### Design has 10 dirty nets, 12625 dirty-areas)
[01/21 02:22:54    776s] #   number of violations = 159
[01/21 02:22:54    776s] #
[01/21 02:22:54    776s] #    By Layer and Type :
[01/21 02:22:54    776s] #	         MetSpc   EOLSpc    Short   Totals
[01/21 02:22:54    776s] #	Metal1        1       53       97      151
[01/21 02:22:54    776s] #	Metal2        0        0        8        8
[01/21 02:22:54    776s] #	Totals        1       53      105      159
[01/21 02:22:54    776s] #2734 out of 10065 instances (27.2%) need to be verified(marked ipoed), dirty area = 9.8%.
[01/21 02:23:01    783s] ### Routing stats: routing = 88.50% drc-check-only = 6.17% dirty-area = 75.61%
[01/21 02:23:01    783s] #   number of violations = 163
[01/21 02:23:01    783s] #
[01/21 02:23:01    783s] #    By Layer and Type :
[01/21 02:23:01    783s] #	         MetSpc   EOLSpc    Short   Totals
[01/21 02:23:01    783s] #	Metal1        1       56       98      155
[01/21 02:23:01    783s] #	Metal2        0        0        8        8
[01/21 02:23:01    783s] #	Totals        1       56      106      163
[01/21 02:23:01    783s] #cpu time = 00:01:32, elapsed time = 00:01:32, memory = 1862.50 (MB), peak = 1984.59 (MB)
[01/21 02:23:03    785s] #start 1st optimization iteration ...
[01/21 02:23:11    793s] ### Routing stats: routing = 88.50% drc-check-only = 6.17% dirty-area = 75.61%
[01/21 02:23:11    793s] #   number of violations = 6
[01/21 02:23:11    793s] #
[01/21 02:23:11    793s] #    By Layer and Type :
[01/21 02:23:11    793s] #	         MetSpc    Short   Totals
[01/21 02:23:11    793s] #	Metal1        1        1        2
[01/21 02:23:11    793s] #	Metal2        1        3        4
[01/21 02:23:11    793s] #	Totals        2        4        6
[01/21 02:23:11    793s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1863.28 (MB), peak = 1987.71 (MB)
[01/21 02:23:11    793s] #start 2nd optimization iteration ...
[01/21 02:23:11    793s] ### Routing stats: routing = 88.50% drc-check-only = 6.17% dirty-area = 75.61%
[01/21 02:23:11    793s] #   number of violations = 5
[01/21 02:23:11    793s] #
[01/21 02:23:11    793s] #    By Layer and Type :
[01/21 02:23:11    793s] #	         MetSpc    Short   Totals
[01/21 02:23:11    793s] #	Metal1        1        0        1
[01/21 02:23:11    793s] #	Metal2        1        3        4
[01/21 02:23:11    793s] #	Totals        2        3        5
[01/21 02:23:11    793s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1863.93 (MB), peak = 1987.71 (MB)
[01/21 02:23:11    793s] #start 3rd optimization iteration ...
[01/21 02:23:12    793s] ### Routing stats: routing = 88.50% drc-check-only = 6.17% dirty-area = 75.61%
[01/21 02:23:12    793s] #   number of violations = 0
[01/21 02:23:12    793s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1865.10 (MB), peak = 1987.71 (MB)
[01/21 02:23:12    794s] #Complete Detail Routing.
[01/21 02:23:12    794s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:23:12    794s] #Total wire length = 202304 um.
[01/21 02:23:12    794s] #Total half perimeter of net bounding box = 177243 um.
[01/21 02:23:12    794s] #Total wire length on LAYER Metal1 = 3167 um.
[01/21 02:23:12    794s] #Total wire length on LAYER Metal2 = 56654 um.
[01/21 02:23:12    794s] #Total wire length on LAYER Metal3 = 61816 um.
[01/21 02:23:12    794s] #Total wire length on LAYER Metal4 = 46048 um.
[01/21 02:23:12    794s] #Total wire length on LAYER Metal5 = 25410 um.
[01/21 02:23:12    794s] #Total wire length on LAYER Metal6 = 7448 um.
[01/21 02:23:12    794s] #Total wire length on LAYER Metal7 = 804 um.
[01/21 02:23:12    794s] #Total wire length on LAYER Metal8 = 495 um.
[01/21 02:23:12    794s] #Total wire length on LAYER Metal9 = 324 um.
[01/21 02:23:12    794s] #Total wire length on LAYER Metal10 = 62 um.
[01/21 02:23:12    794s] #Total wire length on LAYER Metal11 = 78 um.
[01/21 02:23:12    794s] #Total number of vias = 82574
[01/21 02:23:12    794s] #Total number of multi-cut vias = 54627 ( 66.2%)
[01/21 02:23:12    794s] #Total number of single cut vias = 27947 ( 33.8%)
[01/21 02:23:12    794s] #Up-Via Summary (total 82574):
[01/21 02:23:12    794s] #                   single-cut          multi-cut      Total
[01/21 02:23:12    794s] #-----------------------------------------------------------
[01/21 02:23:12    794s] # Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
[01/21 02:23:12    794s] # Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
[01/21 02:23:12    794s] # Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
[01/21 02:23:12    794s] # Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
[01/21 02:23:12    794s] # Metal5           574 ( 60.6%)       373 ( 39.4%)        947
[01/21 02:23:12    794s] # Metal6             5 (  6.0%)        78 ( 94.0%)         83
[01/21 02:23:12    794s] # Metal7             1 (  2.8%)        35 ( 97.2%)         36
[01/21 02:23:12    794s] # Metal8             0 (  0.0%)        21 (100.0%)         21
[01/21 02:23:12    794s] # Metal9             0 (  0.0%)         9 (100.0%)          9
[01/21 02:23:12    794s] # Metal10            0 (  0.0%)         6 (100.0%)          6
[01/21 02:23:12    794s] #-----------------------------------------------------------
[01/21 02:23:12    794s] #                27947 ( 33.8%)     54627 ( 66.2%)      82574 
[01/21 02:23:12    794s] #
[01/21 02:23:12    794s] #Total number of DRC violations = 0
[01/21 02:23:12    794s] ### Time Record (Detail Routing) is uninstalled.
[01/21 02:23:12    794s] #Cpu time = 00:01:43
[01/21 02:23:12    794s] #Elapsed time = 00:01:43
[01/21 02:23:12    794s] #Increased memory = -0.21 (MB)
[01/21 02:23:12    794s] #Total memory = 1865.11 (MB)
[01/21 02:23:12    794s] #Peak memory = 1987.71 (MB)
[01/21 02:23:12    794s] ### Time Record (Antenna Fixing) is installed.
[01/21 02:23:12    794s] #
[01/21 02:23:12    794s] #start routing for process antenna violation fix ...
[01/21 02:23:12    794s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/21 02:23:14    795s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1864.41 (MB), peak = 1987.71 (MB)
[01/21 02:23:14    795s] #
[01/21 02:23:14    795s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:23:14    795s] #Total wire length = 202304 um.
[01/21 02:23:14    795s] #Total half perimeter of net bounding box = 177243 um.
[01/21 02:23:14    795s] #Total wire length on LAYER Metal1 = 3167 um.
[01/21 02:23:14    795s] #Total wire length on LAYER Metal2 = 56654 um.
[01/21 02:23:14    795s] #Total wire length on LAYER Metal3 = 61816 um.
[01/21 02:23:14    795s] #Total wire length on LAYER Metal4 = 46048 um.
[01/21 02:23:14    795s] #Total wire length on LAYER Metal5 = 25410 um.
[01/21 02:23:14    795s] #Total wire length on LAYER Metal6 = 7448 um.
[01/21 02:23:14    795s] #Total wire length on LAYER Metal7 = 804 um.
[01/21 02:23:14    795s] #Total wire length on LAYER Metal8 = 495 um.
[01/21 02:23:14    795s] #Total wire length on LAYER Metal9 = 324 um.
[01/21 02:23:14    795s] #Total wire length on LAYER Metal10 = 62 um.
[01/21 02:23:14    795s] #Total wire length on LAYER Metal11 = 78 um.
[01/21 02:23:14    795s] #Total number of vias = 82574
[01/21 02:23:14    795s] #Total number of multi-cut vias = 54627 ( 66.2%)
[01/21 02:23:14    795s] #Total number of single cut vias = 27947 ( 33.8%)
[01/21 02:23:14    795s] #Up-Via Summary (total 82574):
[01/21 02:23:14    795s] #                   single-cut          multi-cut      Total
[01/21 02:23:14    795s] #-----------------------------------------------------------
[01/21 02:23:14    795s] # Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
[01/21 02:23:14    795s] # Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
[01/21 02:23:14    795s] # Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
[01/21 02:23:14    795s] # Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
[01/21 02:23:14    795s] # Metal5           574 ( 60.6%)       373 ( 39.4%)        947
[01/21 02:23:14    795s] # Metal6             5 (  6.0%)        78 ( 94.0%)         83
[01/21 02:23:14    795s] # Metal7             1 (  2.8%)        35 ( 97.2%)         36
[01/21 02:23:14    795s] # Metal8             0 (  0.0%)        21 (100.0%)         21
[01/21 02:23:14    795s] # Metal9             0 (  0.0%)         9 (100.0%)          9
[01/21 02:23:14    795s] # Metal10            0 (  0.0%)         6 (100.0%)          6
[01/21 02:23:14    795s] #-----------------------------------------------------------
[01/21 02:23:14    795s] #                27947 ( 33.8%)     54627 ( 66.2%)      82574 
[01/21 02:23:14    795s] #
[01/21 02:23:14    795s] #Total number of DRC violations = 0
[01/21 02:23:14    795s] #Total number of process antenna violations = 0
[01/21 02:23:14    795s] #Total number of net violated process antenna rule = 0
[01/21 02:23:14    795s] #
[01/21 02:23:15    797s] #
[01/21 02:23:15    797s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:23:15    797s] #Total wire length = 202304 um.
[01/21 02:23:15    797s] #Total half perimeter of net bounding box = 177243 um.
[01/21 02:23:15    797s] #Total wire length on LAYER Metal1 = 3167 um.
[01/21 02:23:15    797s] #Total wire length on LAYER Metal2 = 56654 um.
[01/21 02:23:15    797s] #Total wire length on LAYER Metal3 = 61816 um.
[01/21 02:23:15    797s] #Total wire length on LAYER Metal4 = 46048 um.
[01/21 02:23:15    797s] #Total wire length on LAYER Metal5 = 25410 um.
[01/21 02:23:15    797s] #Total wire length on LAYER Metal6 = 7448 um.
[01/21 02:23:15    797s] #Total wire length on LAYER Metal7 = 804 um.
[01/21 02:23:15    797s] #Total wire length on LAYER Metal8 = 495 um.
[01/21 02:23:15    797s] #Total wire length on LAYER Metal9 = 324 um.
[01/21 02:23:15    797s] #Total wire length on LAYER Metal10 = 62 um.
[01/21 02:23:15    797s] #Total wire length on LAYER Metal11 = 78 um.
[01/21 02:23:15    797s] #Total number of vias = 82574
[01/21 02:23:15    797s] #Total number of multi-cut vias = 54627 ( 66.2%)
[01/21 02:23:15    797s] #Total number of single cut vias = 27947 ( 33.8%)
[01/21 02:23:15    797s] #Up-Via Summary (total 82574):
[01/21 02:23:15    797s] #                   single-cut          multi-cut      Total
[01/21 02:23:15    797s] #-----------------------------------------------------------
[01/21 02:23:15    797s] # Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
[01/21 02:23:15    797s] # Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
[01/21 02:23:15    797s] # Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
[01/21 02:23:15    797s] # Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
[01/21 02:23:15    797s] # Metal5           574 ( 60.6%)       373 ( 39.4%)        947
[01/21 02:23:15    797s] # Metal6             5 (  6.0%)        78 ( 94.0%)         83
[01/21 02:23:15    797s] # Metal7             1 (  2.8%)        35 ( 97.2%)         36
[01/21 02:23:15    797s] # Metal8             0 (  0.0%)        21 (100.0%)         21
[01/21 02:23:15    797s] # Metal9             0 (  0.0%)         9 (100.0%)          9
[01/21 02:23:15    797s] # Metal10            0 (  0.0%)         6 (100.0%)          6
[01/21 02:23:15    797s] #-----------------------------------------------------------
[01/21 02:23:15    797s] #                27947 ( 33.8%)     54627 ( 66.2%)      82574 
[01/21 02:23:15    797s] #
[01/21 02:23:15    797s] #Total number of DRC violations = 0
[01/21 02:23:15    797s] #Total number of process antenna violations = 0
[01/21 02:23:15    797s] #Total number of net violated process antenna rule = 0
[01/21 02:23:15    797s] #
[01/21 02:23:15    797s] ### Time Record (Antenna Fixing) is uninstalled.
[01/21 02:23:15    797s] ### Time Record (Post Route Wire Spreading) is installed.
[01/21 02:23:15    797s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/21 02:23:15    797s] #
[01/21 02:23:15    797s] #Start Post Route wire spreading..
[01/21 02:23:15    797s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/21 02:23:15    797s] #
[01/21 02:23:15    797s] #Start DRC checking..
[01/21 02:23:21    803s] #   number of violations = 0
[01/21 02:23:21    803s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1863.21 (MB), peak = 1987.71 (MB)
[01/21 02:23:21    803s] #CELL_VIEW picorv32,init has no DRC violation.
[01/21 02:23:21    803s] #Total number of DRC violations = 0
[01/21 02:23:21    803s] #Total number of process antenna violations = 0
[01/21 02:23:21    803s] #Total number of net violated process antenna rule = 0
[01/21 02:23:21    803s] #
[01/21 02:23:21    803s] #Start data preparation for wire spreading...
[01/21 02:23:21    803s] #
[01/21 02:23:21    803s] #Data preparation is done on Sun Jan 21 02:23:21 2024
[01/21 02:23:21    803s] #
[01/21 02:23:21    803s] ### track-assign engine-init starts on Sun Jan 21 02:23:21 2024 with memory = 1863.21 (MB), peak = 1987.71 (MB)
[01/21 02:23:21    803s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/21 02:23:21    803s] #
[01/21 02:23:21    803s] #Start Post Route Wire Spread.
[01/21 02:23:23    804s] #Done with 2629 horizontal wires in 5 hboxes and 2739 vertical wires in 6 hboxes.
[01/21 02:23:23    805s] #Complete Post Route Wire Spread.
[01/21 02:23:23    805s] #
[01/21 02:23:23    805s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:23:23    805s] #Total wire length = 204463 um.
[01/21 02:23:23    805s] #Total half perimeter of net bounding box = 177243 um.
[01/21 02:23:23    805s] #Total wire length on LAYER Metal1 = 3182 um.
[01/21 02:23:23    805s] #Total wire length on LAYER Metal2 = 57087 um.
[01/21 02:23:23    805s] #Total wire length on LAYER Metal3 = 62643 um.
[01/21 02:23:23    805s] #Total wire length on LAYER Metal4 = 46682 um.
[01/21 02:23:23    805s] #Total wire length on LAYER Metal5 = 25628 um.
[01/21 02:23:23    805s] #Total wire length on LAYER Metal6 = 7474 um.
[01/21 02:23:23    805s] #Total wire length on LAYER Metal7 = 804 um.
[01/21 02:23:23    805s] #Total wire length on LAYER Metal8 = 495 um.
[01/21 02:23:23    805s] #Total wire length on LAYER Metal9 = 326 um.
[01/21 02:23:23    805s] #Total wire length on LAYER Metal10 = 64 um.
[01/21 02:23:23    805s] #Total wire length on LAYER Metal11 = 80 um.
[01/21 02:23:23    805s] #Total number of vias = 82574
[01/21 02:23:23    805s] #Total number of multi-cut vias = 54627 ( 66.2%)
[01/21 02:23:23    805s] #Total number of single cut vias = 27947 ( 33.8%)
[01/21 02:23:23    805s] #Up-Via Summary (total 82574):
[01/21 02:23:23    805s] #                   single-cut          multi-cut      Total
[01/21 02:23:23    805s] #-----------------------------------------------------------
[01/21 02:23:23    805s] # Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
[01/21 02:23:23    805s] # Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
[01/21 02:23:23    805s] # Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
[01/21 02:23:23    805s] # Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
[01/21 02:23:23    805s] # Metal5           574 ( 60.6%)       373 ( 39.4%)        947
[01/21 02:23:23    805s] # Metal6             5 (  6.0%)        78 ( 94.0%)         83
[01/21 02:23:23    805s] # Metal7             1 (  2.8%)        35 ( 97.2%)         36
[01/21 02:23:23    805s] # Metal8             0 (  0.0%)        21 (100.0%)         21
[01/21 02:23:23    805s] # Metal9             0 (  0.0%)         9 (100.0%)          9
[01/21 02:23:23    805s] # Metal10            0 (  0.0%)         6 (100.0%)          6
[01/21 02:23:23    805s] #-----------------------------------------------------------
[01/21 02:23:23    805s] #                27947 ( 33.8%)     54627 ( 66.2%)      82574 
[01/21 02:23:23    805s] #
[01/21 02:23:23    805s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/21 02:23:23    805s] #
[01/21 02:23:23    805s] #Start DRC checking..
[01/21 02:23:29    811s] #   number of violations = 0
[01/21 02:23:29    811s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1862.34 (MB), peak = 1987.71 (MB)
[01/21 02:23:29    811s] #CELL_VIEW picorv32,init has no DRC violation.
[01/21 02:23:29    811s] #Total number of DRC violations = 0
[01/21 02:23:29    811s] #Total number of process antenna violations = 0
[01/21 02:23:29    811s] #Total number of net violated process antenna rule = 0
[01/21 02:23:31    812s] #   number of violations = 0
[01/21 02:23:31    812s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1862.34 (MB), peak = 1987.71 (MB)
[01/21 02:23:31    812s] #CELL_VIEW picorv32,init has no DRC violation.
[01/21 02:23:31    812s] #Total number of DRC violations = 0
[01/21 02:23:31    812s] #Total number of process antenna violations = 0
[01/21 02:23:31    812s] #Total number of net violated process antenna rule = 0
[01/21 02:23:31    812s] #Post Route wire spread is done.
[01/21 02:23:31    812s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/21 02:23:31    812s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:23:31    812s] #Total wire length = 204463 um.
[01/21 02:23:31    812s] #Total half perimeter of net bounding box = 177243 um.
[01/21 02:23:31    812s] #Total wire length on LAYER Metal1 = 3182 um.
[01/21 02:23:31    812s] #Total wire length on LAYER Metal2 = 57087 um.
[01/21 02:23:31    812s] #Total wire length on LAYER Metal3 = 62643 um.
[01/21 02:23:31    812s] #Total wire length on LAYER Metal4 = 46682 um.
[01/21 02:23:31    812s] #Total wire length on LAYER Metal5 = 25628 um.
[01/21 02:23:31    812s] #Total wire length on LAYER Metal6 = 7474 um.
[01/21 02:23:31    812s] #Total wire length on LAYER Metal7 = 804 um.
[01/21 02:23:31    812s] #Total wire length on LAYER Metal8 = 495 um.
[01/21 02:23:31    812s] #Total wire length on LAYER Metal9 = 326 um.
[01/21 02:23:31    812s] #Total wire length on LAYER Metal10 = 64 um.
[01/21 02:23:31    812s] #Total wire length on LAYER Metal11 = 80 um.
[01/21 02:23:31    812s] #Total number of vias = 82574
[01/21 02:23:31    812s] #Total number of multi-cut vias = 54627 ( 66.2%)
[01/21 02:23:31    812s] #Total number of single cut vias = 27947 ( 33.8%)
[01/21 02:23:31    812s] #Up-Via Summary (total 82574):
[01/21 02:23:31    812s] #                   single-cut          multi-cut      Total
[01/21 02:23:31    812s] #-----------------------------------------------------------
[01/21 02:23:31    812s] # Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
[01/21 02:23:31    812s] # Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
[01/21 02:23:31    812s] # Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
[01/21 02:23:31    812s] # Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
[01/21 02:23:31    812s] # Metal5           574 ( 60.6%)       373 ( 39.4%)        947
[01/21 02:23:31    812s] # Metal6             5 (  6.0%)        78 ( 94.0%)         83
[01/21 02:23:31    812s] # Metal7             1 (  2.8%)        35 ( 97.2%)         36
[01/21 02:23:31    812s] # Metal8             0 (  0.0%)        21 (100.0%)         21
[01/21 02:23:31    812s] # Metal9             0 (  0.0%)         9 (100.0%)          9
[01/21 02:23:31    812s] # Metal10            0 (  0.0%)         6 (100.0%)          6
[01/21 02:23:31    812s] #-----------------------------------------------------------
[01/21 02:23:31    812s] #                27947 ( 33.8%)     54627 ( 66.2%)      82574 
[01/21 02:23:31    812s] #
[01/21 02:23:31    812s] #detailRoute Statistics:
[01/21 02:23:31    812s] #Cpu time = 00:02:02
[01/21 02:23:31    812s] #Elapsed time = 00:02:02
[01/21 02:23:31    812s] #Increased memory = -2.98 (MB)
[01/21 02:23:31    812s] #Total memory = 1862.34 (MB)
[01/21 02:23:31    812s] #Peak memory = 1987.71 (MB)
[01/21 02:23:31    813s] ### global_detail_route design signature (55): route=1028358891 flt_obj=0 vio=1905142130 shield_wire=1
[01/21 02:23:31    813s] ### Time Record (DB Export) is installed.
[01/21 02:23:31    813s] ### export design design signature (56): route=1028358891 fixed_route=728711262 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1717559228 dirty_area=0 del_dirty_area=0 cell=471102084 placement=188253146 pin_access=1847995773 inst_pattern=1
[01/21 02:23:31    813s] #	no debugging net set
[01/21 02:23:31    813s] ### Time Record (DB Export) is uninstalled.
[01/21 02:23:31    813s] ### Time Record (Post Callback) is installed.
[01/21 02:23:31    813s] ### Time Record (Post Callback) is uninstalled.
[01/21 02:23:31    813s] #
[01/21 02:23:31    813s] #globalDetailRoute statistics:
[01/21 02:23:31    813s] #Cpu time = 00:02:59
[01/21 02:23:31    813s] #Elapsed time = 00:03:00
[01/21 02:23:31    813s] #Increased memory = 33.11 (MB)
[01/21 02:23:31    813s] #Total memory = 1800.78 (MB)
[01/21 02:23:31    813s] #Peak memory = 1987.71 (MB)
[01/21 02:23:31    813s] #Number of warnings = 2
[01/21 02:23:31    813s] #Total number of warnings = 6
[01/21 02:23:31    813s] #Number of fails = 0
[01/21 02:23:31    813s] #Total number of fails = 0
[01/21 02:23:31    813s] #Complete globalDetailRoute on Sun Jan 21 02:23:31 2024
[01/21 02:23:31    813s] #
[01/21 02:23:31    813s] ### import design signature (57): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1847995773 inst_pattern=1
[01/21 02:23:31    813s] ### Time Record (globalDetailRoute) is uninstalled.
[01/21 02:23:32    813s] #Default setup view is reset to default_emulate_view.
[01/21 02:23:32    813s] #Default setup view is reset to default_emulate_view.
[01/21 02:23:32    813s] AAE_INFO: Post Route call back at the end of routeDesign
[01/21 02:23:32    813s] #routeDesign: cpu time = 00:03:00, elapsed time = 00:03:00, memory = 1788.50 (MB), peak = 1987.71 (MB)
[01/21 02:23:32    813s] 
[01/21 02:23:32    813s] *** Summary of all messages that are not suppressed in this session:
[01/21 02:23:32    813s] Severity  ID               Count  Summary                                  
[01/21 02:23:32    813s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[01/21 02:23:32    813s] WARNING   TCLCMD-1403          1  '%s'                                     
[01/21 02:23:32    813s] *** Message Summary: 3 warning(s), 0 error(s)
[01/21 02:23:32    813s] 
[01/21 02:23:32    813s] ### Time Record (routeDesign) is uninstalled.
[01/21 02:23:32    813s] ### 
[01/21 02:23:32    813s] ###   Scalability Statistics
[01/21 02:23:32    813s] ### 
[01/21 02:23:32    813s] ### --------------------------------+----------------+----------------+----------------+
[01/21 02:23:32    813s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/21 02:23:32    813s] ### --------------------------------+----------------+----------------+----------------+
[01/21 02:23:32    813s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/21 02:23:32    813s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/21 02:23:32    813s] ###   Timing Data Generation        |        00:00:29|        00:00:29|             1.0|
[01/21 02:23:32    813s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/21 02:23:32    813s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[01/21 02:23:32    813s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[01/21 02:23:32    813s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[01/21 02:23:32    813s] ###   Global Routing                |        00:00:13|        00:00:13|             1.0|
[01/21 02:23:32    813s] ###   Track Assignment              |        00:00:07|        00:00:07|             1.0|
[01/21 02:23:32    813s] ###   Detail Routing                |        00:01:43|        00:01:43|             1.0|
[01/21 02:23:32    813s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[01/21 02:23:32    813s] ###   Post Route Wire Spreading     |        00:00:16|        00:00:16|             1.0|
[01/21 02:23:32    813s] ###   Entire Command                |        00:03:00|        00:03:01|             1.0|
[01/21 02:23:32    813s] ### --------------------------------+----------------+----------------+----------------+
[01/21 02:23:32    813s] ### 
[01/21 02:23:56    816s] <CMD> setDelayCalMode -engine aae -SIAware true
[01/21 02:23:56    816s] AAE_INFO: switching -siAware from false to true ...
[01/21 02:23:56    816s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/21 02:24:01    817s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[01/21 02:24:07    817s] <CMD> optDesign -postRoute -setup -hold
[01/21 02:24:07    817s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1788.8M, totSessionCpu=0:13:38 **
[01/21 02:24:07    817s] *** optDesign #2 [begin] : totSession cpu/real = 0:13:37.8/0:25:26.9 (0.5), mem = 2333.5M
[01/21 02:24:07    817s] Info: 1 threads available for lower-level modules during optimization.
[01/21 02:24:07    817s] GigaOpt running with 1 threads.
[01/21 02:24:07    817s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:37.8/0:25:26.9 (0.5), mem = 2333.5M
[01/21 02:24:07    817s] **INFO: User settings:
[01/21 02:24:07    817s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[01/21 02:24:07    817s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
[01/21 02:24:07    817s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[01/21 02:24:07    817s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[01/21 02:24:07    817s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[01/21 02:24:07    817s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/21 02:24:07    817s] setNanoRouteMode -grouteExpTdStdDelay                           41.7
[01/21 02:24:07    817s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[01/21 02:24:07    817s] setNanoRouteMode -routeBottomRoutingLayer                       1
[01/21 02:24:07    817s] setNanoRouteMode -routeTopRoutingLayer                          11
[01/21 02:24:07    817s] setNanoRouteMode -routeWithSiDriven                             true
[01/21 02:24:07    817s] setNanoRouteMode -routeWithTimingDriven                         true
[01/21 02:24:07    817s] setNanoRouteMode -timingEngine                                  {}
[01/21 02:24:07    817s] setDesignMode -process                                          45
[01/21 02:24:07    817s] setExtractRCMode -coupling_c_th                                 0.1
[01/21 02:24:07    817s] setExtractRCMode -engine                                        preRoute
[01/21 02:24:07    817s] setExtractRCMode -relative_c_th                                 1
[01/21 02:24:07    817s] setExtractRCMode -total_c_th                                    0
[01/21 02:24:07    817s] setUsefulSkewMode -ecoRoute                                     false
[01/21 02:24:07    817s] setUsefulSkewMode -maxAllowedDelay                              1
[01/21 02:24:07    817s] setUsefulSkewMode -noBoundary                                   false
[01/21 02:24:07    817s] setDelayCalMode -enable_high_fanout                             true
[01/21 02:24:07    817s] setDelayCalMode -engine                                         aae
[01/21 02:24:07    817s] setDelayCalMode -ignoreNetLoad                                  false
[01/21 02:24:07    817s] setDelayCalMode -SIAware                                        true
[01/21 02:24:07    817s] setDelayCalMode -socv_accuracy_mode                             low
[01/21 02:24:07    817s] setOptMode -activeSetupViews                                    { default_emulate_view }
[01/21 02:24:07    817s] setOptMode -autoSetupViews                                      { default_emulate_view}
[01/21 02:24:07    817s] setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
[01/21 02:24:07    817s] setOptMode -drcMargin                                           0
[01/21 02:24:07    817s] setOptMode -fixDrc                                              true
[01/21 02:24:07    817s] setOptMode -optimizeFF                                          true
[01/21 02:24:07    817s] setOptMode -preserveAllSequential                               false
[01/21 02:24:07    817s] setOptMode -setupTargetSlack                                    0
[01/21 02:24:07    817s] setSIMode -separate_delta_delay_on_data                         true
[01/21 02:24:07    817s] setPlaceMode -place_detail_check_route                          false
[01/21 02:24:07    817s] setPlaceMode -place_detail_preserve_routing                     true
[01/21 02:24:07    817s] setPlaceMode -place_detail_remove_affected_routing              false
[01/21 02:24:07    817s] setPlaceMode -place_detail_swap_eeq_cells                       false
[01/21 02:24:07    817s] setPlaceMode -place_global_clock_gate_aware                     true
[01/21 02:24:07    817s] setPlaceMode -place_global_cong_effort                          high
[01/21 02:24:07    817s] setPlaceMode -place_global_ignore_scan                          true
[01/21 02:24:07    817s] setPlaceMode -place_global_ignore_spare                         false
[01/21 02:24:07    817s] setPlaceMode -place_global_module_aware_spare                   false
[01/21 02:24:07    817s] setPlaceMode -place_global_place_io_pins                        true
[01/21 02:24:07    817s] setPlaceMode -place_global_reorder_scan                         true
[01/21 02:24:07    817s] setPlaceMode -powerDriven                                       false
[01/21 02:24:07    817s] setPlaceMode -timingDriven                                      true
[01/21 02:24:07    817s] setAnalysisMode -analysisType                                   onChipVariation
[01/21 02:24:07    817s] setAnalysisMode -checkType                                      setup
[01/21 02:24:07    817s] setAnalysisMode -clkSrcPath                                     true
[01/21 02:24:07    817s] setAnalysisMode -clockPropagation                               sdcControl
[01/21 02:24:07    817s] setAnalysisMode -cppr                                           both
[01/21 02:24:07    817s] setAnalysisMode -usefulSkew                                     true
[01/21 02:24:07    817s] 
[01/21 02:24:07    817s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/21 02:24:07    817s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[01/21 02:24:08    818s] Need call spDPlaceInit before registerPrioInstLoc.
[01/21 02:24:08    818s] OPERPROF: Starting DPlace-Init at level 1, MEM:2326.1M, EPOCH TIME: 1705796648.067573
[01/21 02:24:08    818s] Processing tracks to init pin-track alignment.
[01/21 02:24:08    818s] z: 2, totalTracks: 1
[01/21 02:24:08    818s] z: 4, totalTracks: 1
[01/21 02:24:08    818s] z: 6, totalTracks: 1
[01/21 02:24:08    818s] z: 8, totalTracks: 1
[01/21 02:24:08    818s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:24:08    818s] All LLGs are deleted
[01/21 02:24:08    818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:08    818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:08    818s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2326.1M, EPOCH TIME: 1705796648.080144
[01/21 02:24:08    818s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2326.1M, EPOCH TIME: 1705796648.080690
[01/21 02:24:08    818s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2326.1M, EPOCH TIME: 1705796648.084258
[01/21 02:24:08    818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:08    818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:08    818s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2326.1M, EPOCH TIME: 1705796648.086806
[01/21 02:24:08    818s] Max number of tech site patterns supported in site array is 256.
[01/21 02:24:08    818s] Core basic site is CoreSite
[01/21 02:24:08    818s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2326.1M, EPOCH TIME: 1705796648.134100
[01/21 02:24:08    818s] After signature check, allow fast init is false, keep pre-filter is true.
[01/21 02:24:08    818s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/21 02:24:08    818s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2326.1M, EPOCH TIME: 1705796648.137144
[01/21 02:24:08    818s] SiteArray: non-trimmed site array dimensions = 124 x 1069
[01/21 02:24:08    818s] SiteArray: use 794,624 bytes
[01/21 02:24:08    818s] SiteArray: current memory after site array memory allocation 2326.1M
[01/21 02:24:08    818s] SiteArray: FP blocked sites are writable
[01/21 02:24:08    818s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 02:24:08    818s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2326.1M, EPOCH TIME: 1705796648.141752
[01/21 02:24:08    818s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2326.1M, EPOCH TIME: 1705796648.141933
[01/21 02:24:08    818s] SiteArray: number of non floorplan blocked sites for llg default is 132556
[01/21 02:24:08    818s] Atter site array init, number of instance map data is 0.
[01/21 02:24:08    818s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.060, MEM:2326.1M, EPOCH TIME: 1705796648.146514
[01/21 02:24:08    818s] 
[01/21 02:24:08    818s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:24:08    818s] OPERPROF:     Starting CMU at level 3, MEM:2326.1M, EPOCH TIME: 1705796648.148847
[01/21 02:24:08    818s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2326.1M, EPOCH TIME: 1705796648.150518
[01/21 02:24:08    818s] 
[01/21 02:24:08    818s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 02:24:08    818s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.068, MEM:2326.1M, EPOCH TIME: 1705796648.152168
[01/21 02:24:08    818s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2326.1M, EPOCH TIME: 1705796648.152252
[01/21 02:24:08    818s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2326.1M, EPOCH TIME: 1705796648.152331
[01/21 02:24:08    818s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2326.1MB).
[01/21 02:24:08    818s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.091, MEM:2326.1M, EPOCH TIME: 1705796648.158096
[01/21 02:24:08    818s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2326.1M, EPOCH TIME: 1705796648.158249
[01/21 02:24:08    818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:24:08    818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:08    818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:08    818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:08    818s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.082, MEM:2296.1M, EPOCH TIME: 1705796648.240307
[01/21 02:24:08    818s] Effort level <high> specified for reg2reg path_group
[01/21 02:24:08    819s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[01/21 02:24:08    819s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1769.1M, totSessionCpu=0:13:39 **
[01/21 02:24:08    819s] Existing Dirty Nets : 0
[01/21 02:24:08    819s] New Signature Flow (optDesignCheckOptions) ....
[01/21 02:24:08    819s] #Taking db snapshot
[01/21 02:24:08    819s] #Taking db snapshot ... done
[01/21 02:24:08    819s] OPERPROF: Starting checkPlace at level 1, MEM:2298.1M, EPOCH TIME: 1705796648.739365
[01/21 02:24:08    819s] Processing tracks to init pin-track alignment.
[01/21 02:24:08    819s] z: 2, totalTracks: 1
[01/21 02:24:08    819s] z: 4, totalTracks: 1
[01/21 02:24:08    819s] z: 6, totalTracks: 1
[01/21 02:24:08    819s] z: 8, totalTracks: 1
[01/21 02:24:08    819s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:24:08    819s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2298.1M, EPOCH TIME: 1705796648.749894
[01/21 02:24:08    819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:08    819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:08    819s] 
[01/21 02:24:08    819s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:24:08    819s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.048, MEM:2298.1M, EPOCH TIME: 1705796648.797717
[01/21 02:24:08    819s] Begin checking placement ... (start mem=2298.1M, init mem=2298.1M)
[01/21 02:24:08    819s] Begin checking exclusive groups violation ...
[01/21 02:24:08    819s] There are 0 groups to check, max #box is 0, total #box is 0
[01/21 02:24:08    819s] Finished checking exclusive groups violations. Found 0 Vio.
[01/21 02:24:08    819s] 
[01/21 02:24:08    819s] Running CheckPlace using 1 thread in normal mode...
[01/21 02:24:09    819s] 
[01/21 02:24:09    819s] ...checkPlace normal is done!
[01/21 02:24:09    819s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2298.1M, EPOCH TIME: 1705796649.006739
[01/21 02:24:09    819s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.010, MEM:2298.1M, EPOCH TIME: 1705796649.016831
[01/21 02:24:09    819s] *info: Placed = 10065          (Fixed = 42)
[01/21 02:24:09    819s] *info: Unplaced = 0           
[01/21 02:24:09    819s] Placement Density:71.32%(32333/45334)
[01/21 02:24:09    819s] Placement Density (including fixed std cells):71.32%(32333/45334)
[01/21 02:24:09    819s] All LLGs are deleted
[01/21 02:24:09    819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10065).
[01/21 02:24:09    819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:09    819s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2298.1M, EPOCH TIME: 1705796649.021923
[01/21 02:24:09    819s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2298.1M, EPOCH TIME: 1705796649.022219
[01/21 02:24:09    819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:09    819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:09    819s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=2298.1M)
[01/21 02:24:09    819s] OPERPROF: Finished checkPlace at level 1, CPU:0.280, REAL:0.284, MEM:2298.1M, EPOCH TIME: 1705796649.023784
[01/21 02:24:09    819s]  Initial DC engine is -> aae
[01/21 02:24:09    819s]  
[01/21 02:24:09    819s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[01/21 02:24:09    819s]  
[01/21 02:24:09    819s]  
[01/21 02:24:09    819s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[01/21 02:24:09    819s]  
[01/21 02:24:09    819s] Reset EOS DB
[01/21 02:24:09    819s] Ignoring AAE DB Resetting ...
[01/21 02:24:09    819s]  Set Options for AAE Based Opt flow 
[01/21 02:24:09    819s] *** optDesign -postRoute ***
[01/21 02:24:09    819s] DRC Margin: user margin 0.0; extra margin 0
[01/21 02:24:09    819s] Setup Target Slack: user slack 0
[01/21 02:24:09    819s] Hold Target Slack: user slack 0
[01/21 02:24:09    819s] All LLGs are deleted
[01/21 02:24:09    819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:09    819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:09    819s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2298.1M, EPOCH TIME: 1705796649.058510
[01/21 02:24:09    819s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2298.1M, EPOCH TIME: 1705796649.058918
[01/21 02:24:09    819s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2298.1M, EPOCH TIME: 1705796649.061849
[01/21 02:24:09    819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:09    819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:09    819s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2298.1M, EPOCH TIME: 1705796649.063801
[01/21 02:24:09    819s] Max number of tech site patterns supported in site array is 256.
[01/21 02:24:09    819s] Core basic site is CoreSite
[01/21 02:24:09    819s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2298.1M, EPOCH TIME: 1705796649.101427
[01/21 02:24:09    819s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 02:24:09    819s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 02:24:09    819s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:2298.1M, EPOCH TIME: 1705796649.106035
[01/21 02:24:09    819s] Fast DP-INIT is on for default
[01/21 02:24:09    819s] Atter site array init, number of instance map data is 0.
[01/21 02:24:09    819s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.046, MEM:2298.1M, EPOCH TIME: 1705796649.110185
[01/21 02:24:09    819s] 
[01/21 02:24:09    819s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:24:09    819s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:2298.1M, EPOCH TIME: 1705796649.113433
[01/21 02:24:09    819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:24:09    819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:09    819s] Multi-VT timing optimization disabled based on library information.
[01/21 02:24:09    819s] 
[01/21 02:24:09    819s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:24:09    819s] Deleting Lib Analyzer.
[01/21 02:24:09    819s] 
[01/21 02:24:09    819s] TimeStamp Deleting Cell Server End ...
[01/21 02:24:09    819s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/21 02:24:09    819s] 
[01/21 02:24:09    819s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:24:09    819s] Summary for sequential cells identification: 
[01/21 02:24:09    819s]   Identified SBFF number: 104
[01/21 02:24:09    819s]   Identified MBFF number: 0
[01/21 02:24:09    819s]   Identified SB Latch number: 0
[01/21 02:24:09    819s]   Identified MB Latch number: 0
[01/21 02:24:09    819s]   Not identified SBFF number: 16
[01/21 02:24:09    819s]   Not identified MBFF number: 0
[01/21 02:24:09    819s]   Not identified SB Latch number: 0
[01/21 02:24:09    819s]   Not identified MB Latch number: 0
[01/21 02:24:09    819s]   Number of sequential cells which are not FFs: 32
[01/21 02:24:09    819s]  Visiting view : default_emulate_view
[01/21 02:24:09    819s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:24:09    819s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:09    819s]  Visiting view : default_emulate_view
[01/21 02:24:09    819s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:24:09    819s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:09    819s] TLC MultiMap info (StdDelay):
[01/21 02:24:09    819s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:24:09    819s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:24:09    819s]  Setting StdDelay to: 38ps
[01/21 02:24:09    819s] 
[01/21 02:24:09    819s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:24:09    819s] 
[01/21 02:24:09    819s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:24:09    819s] 
[01/21 02:24:09    819s] TimeStamp Deleting Cell Server End ...
[01/21 02:24:09    819s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:13:39.6/0:25:28.8 (0.5), mem = 2298.1M
[01/21 02:24:09    819s] 
[01/21 02:24:09    819s] =============================================================================================
[01/21 02:24:09    819s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.35-s114_1
[01/21 02:24:09    819s] =============================================================================================
[01/21 02:24:09    819s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:24:09    819s] ---------------------------------------------------------------------------------------------
[01/21 02:24:09    819s] [ CellServerInit         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[01/21 02:24:09    819s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:24:09    819s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:24:09    819s] [ CheckPlace             ]      1   0:00:00.3  (  15.5 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:24:09    819s] [ MISC                   ]          0:00:01.5  (  83.6 % )     0:00:01.5 /  0:00:01.5    1.0
[01/21 02:24:09    819s] ---------------------------------------------------------------------------------------------
[01/21 02:24:09    819s]  InitOpt #1 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[01/21 02:24:09    819s] ---------------------------------------------------------------------------------------------
[01/21 02:24:09    819s] 
[01/21 02:24:09    819s] ** INFO : this run is activating 'postRoute' automaton
[01/21 02:24:09    819s] **INFO: flowCheckPoint #1 InitialSummary
[01/21 02:24:09    819s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/21 02:24:09    819s] ### Net info: total nets: 11114
[01/21 02:24:09    819s] ### Net info: dirty nets: 0
[01/21 02:24:09    819s] ### Net info: marked as disconnected nets: 0
[01/21 02:24:09    819s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/21 02:24:09    820s] #num needed restored net=0
[01/21 02:24:09    820s] #need_extraction net=0 (total=11114)
[01/21 02:24:09    820s] ### Net info: fully routed nets: 10929
[01/21 02:24:09    820s] ### Net info: trivial (< 2 pins) nets: 185
[01/21 02:24:09    820s] ### Net info: unrouted nets: 0
[01/21 02:24:09    820s] ### Net info: re-extraction nets: 0
[01/21 02:24:09    820s] ### Net info: ignored nets: 0
[01/21 02:24:09    820s] ### Net info: skip routing nets: 0
[01/21 02:24:10    820s] ### import design signature (58): route=1511689412 fixed_route=1511689412 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1863007490 dirty_area=0 del_dirty_area=0 cell=471102084 placement=188253146 pin_access=1847995773 inst_pattern=1
[01/21 02:24:10    820s] #Extract in post route mode
[01/21 02:24:10    820s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[01/21 02:24:10    820s] #Fast data preparation for tQuantus.
[01/21 02:24:10    820s] #Start routing data preparation on Sun Jan 21 02:24:10 2024
[01/21 02:24:10    820s] #
[01/21 02:24:10    820s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/21 02:24:10    820s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:24:10    820s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:24:10    820s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:24:10    820s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:24:10    820s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:24:10    820s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:24:10    820s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:24:10    820s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:24:10    820s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/21 02:24:10    820s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/21 02:24:10    820s] #Regenerating Ggrids automatically.
[01/21 02:24:10    820s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/21 02:24:10    820s] #Using automatically generated G-grids.
[01/21 02:24:10    820s] #Done routing data preparation.
[01/21 02:24:10    820s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1764.23 (MB), peak = 1987.71 (MB)
[01/21 02:24:10    820s] #Start routing data preparation on Sun Jan 21 02:24:10 2024
[01/21 02:24:10    820s] #
[01/21 02:24:10    821s] #Minimum voltage of a net in the design = 0.000.
[01/21 02:24:10    821s] #Maximum voltage of a net in the design = 0.900.
[01/21 02:24:10    821s] #Voltage range [0.000 - 0.900] has 11039 nets.
[01/21 02:24:10    821s] #Voltage range [0.900 - 0.900] has 1 net.
[01/21 02:24:10    821s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/21 02:24:10    821s] #Build and mark too close pins for the same net.
[01/21 02:24:10    821s] #Regenerating Ggrids automatically.
[01/21 02:24:10    821s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/21 02:24:10    821s] #Using automatically generated G-grids.
[01/21 02:24:10    821s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/21 02:24:12    823s] #Done routing data preparation.
[01/21 02:24:12    823s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1809.15 (MB), peak = 1987.71 (MB)
[01/21 02:24:12    823s] #
[01/21 02:24:12    823s] #Start tQuantus RC extraction...
[01/21 02:24:12    823s] #Start building rc corner(s)...
[01/21 02:24:12    823s] #Number of RC Corner = 1
[01/21 02:24:12    823s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/21 02:24:12    823s] #METAL_1 -> Metal1 (1)
[01/21 02:24:12    823s] #METAL_2 -> Metal2 (2)
[01/21 02:24:12    823s] #METAL_3 -> Metal3 (3)
[01/21 02:24:12    823s] #METAL_4 -> Metal4 (4)
[01/21 02:24:12    823s] #METAL_5 -> Metal5 (5)
[01/21 02:24:12    823s] #METAL_6 -> Metal6 (6)
[01/21 02:24:12    823s] #METAL_7 -> Metal7 (7)
[01/21 02:24:12    823s] #METAL_8 -> Metal8 (8)
[01/21 02:24:12    823s] #METAL_9 -> Metal9 (9)
[01/21 02:24:12    823s] #METAL_10 -> Metal10 (10)
[01/21 02:24:12    823s] #METAL_11 -> Metal11 (11)
[01/21 02:24:13    823s] #SADV-On
[01/21 02:24:13    823s] # Corner(s) : 
[01/21 02:24:13    823s] #default_emulate_rc_corner [125.00]
[01/21 02:24:14    824s] # Corner id: 0
[01/21 02:24:14    824s] # Layout Scale: 1.000000
[01/21 02:24:14    824s] # Has Metal Fill model: yes
[01/21 02:24:14    824s] # Temperature was set
[01/21 02:24:14    824s] # Temperature : 125.000000
[01/21 02:24:14    824s] # Ref. Temp   : 25.000000
[01/21 02:24:14    824s] #SADV-Off
[01/21 02:24:14    824s] #total pattern=286 [11, 792]
[01/21 02:24:14    824s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/21 02:24:14    824s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/21 02:24:14    824s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/21 02:24:14    824s] #number model r/c [1,1] [11,792] read
[01/21 02:24:14    824s] #0 rcmodel(s) requires rebuild
[01/21 02:24:14    824s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1811.45 (MB), peak = 1987.71 (MB)
[01/21 02:24:14    824s] #Finish check_net_pin_list step Enter extract
[01/21 02:24:14    824s] #Start init net ripin tree building
[01/21 02:24:14    824s] #Finish init net ripin tree building
[01/21 02:24:14    824s] #Cpu time = 00:00:00
[01/21 02:24:14    824s] #Elapsed time = 00:00:00
[01/21 02:24:14    824s] #Increased memory = 0.00 (MB)
[01/21 02:24:14    824s] #Total memory = 1811.45 (MB)
[01/21 02:24:14    824s] #Peak memory = 1987.71 (MB)
[01/21 02:24:14    824s] #begin processing metal fill model file
[01/21 02:24:14    824s] #end processing metal fill model file
[01/21 02:24:14    825s] #Length limit = 200 pitches
[01/21 02:24:14    825s] #opt mode = 2
[01/21 02:24:14    825s] #Finish check_net_pin_list step Fix net pin list
[01/21 02:24:14    825s] #Start generate extraction boxes.
[01/21 02:24:14    825s] #
[01/21 02:24:14    825s] #Extract using 30 x 30 Hboxes
[01/21 02:24:14    825s] #4x4 initial hboxes
[01/21 02:24:14    825s] #Use area based hbox pruning.
[01/21 02:24:14    825s] #0/0 hboxes pruned.
[01/21 02:24:14    825s] #Complete generating extraction boxes.
[01/21 02:24:14    825s] #Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
[01/21 02:24:14    825s] #Process 0 special clock nets for rc extraction
[01/21 02:24:15    825s] #Total 10928 nets were built. 186 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/21 02:24:21    831s] #Run Statistics for Extraction:
[01/21 02:24:21    831s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[01/21 02:24:21    831s] #   Increased memory =    69.88 (MB), total memory =  1881.40 (MB), peak memory =  1987.71 (MB)
[01/21 02:24:21    831s] #Register nets and terms for rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d
[01/21 02:24:21    831s] #Finish registering nets and terms for rcdb.
[01/21 02:24:21    831s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1837.89 (MB), peak = 1987.71 (MB)
[01/21 02:24:21    831s] #RC Statistics: 63035 Res, 34652 Ground Cap, 10312 XCap (Edge to Edge)
[01/21 02:24:21    831s] #RC V/H edge ratio: 0.39, Avg V/H Edge Length: 3244.14 (32718), Avg L-Edge Length: 8413.92 (19860)
[01/21 02:24:21    831s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d.
[01/21 02:24:21    831s] #Start writing RC data.
[01/21 02:24:21    831s] #Finish writing RC data
[01/21 02:24:21    831s] #Finish writing rcdb with 74163 nodes, 63235 edges, and 21096 xcaps
[01/21 02:24:21    831s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1829.95 (MB), peak = 1987.71 (MB)
[01/21 02:24:21    831s] Restoring parasitic data from file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d' ...
[01/21 02:24:21    831s] Opening parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d' for reading (mem: 2358.547M)
[01/21 02:24:21    831s] Reading RCDB with compressed RC data.
[01/21 02:24:21    831s] Opening parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d' for content verification (mem: 2358.547M)
[01/21 02:24:21    831s] Reading RCDB with compressed RC data.
[01/21 02:24:21    831s] Closing parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d': 0 access done (mem: 2358.547M)
[01/21 02:24:21    831s] Closing parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d': 0 access done (mem: 2358.547M)
[01/21 02:24:21    831s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2358.547M)
[01/21 02:24:21    831s] Following multi-corner parasitics specified:
[01/21 02:24:21    831s] 	/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d (rcdb)
[01/21 02:24:21    831s] Opening parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d' for reading (mem: 2358.547M)
[01/21 02:24:21    831s] Reading RCDB with compressed RC data.
[01/21 02:24:21    831s] 		Cell picorv32 has rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d specified
[01/21 02:24:21    831s] Cell picorv32, hinst 
[01/21 02:24:21    831s] processing rcdb (/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d) for hinst (top) of cell (picorv32);
[01/21 02:24:22    832s] Closing parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d': 0 access done (mem: 2358.547M)
[01/21 02:24:22    832s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2358.547M)
[01/21 02:24:22    832s] Opening parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/picorv32_3576_a1MipI.rcdb.d/picorv32.rcdb.d' for reading (mem: 2358.547M)
[01/21 02:24:22    832s] Reading RCDB with compressed RC data.
[01/21 02:24:22    832s] Closing parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/picorv32_3576_a1MipI.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2351.285M)
[01/21 02:24:22    832s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=2351.285M)
[01/21 02:24:22    832s] Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:01.0 mem: 2351.285M)
[01/21 02:24:22    832s] #
[01/21 02:24:22    832s] #Restore RCDB.
[01/21 02:24:22    832s] #
[01/21 02:24:22    832s] #Complete tQuantus RC extraction.
[01/21 02:24:22    832s] #Cpu time = 00:00:09
[01/21 02:24:22    832s] #Elapsed time = 00:00:10
[01/21 02:24:22    832s] #Increased memory = 20.99 (MB)
[01/21 02:24:22    832s] #Total memory = 1830.14 (MB)
[01/21 02:24:22    832s] #Peak memory = 1987.71 (MB)
[01/21 02:24:22    832s] #
[01/21 02:24:22    832s] #186 inserted nodes are removed
[01/21 02:24:22    832s] ### export design design signature (60): route=1313873448 fixed_route=1313873448 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=726064222 dirty_area=0 del_dirty_area=0 cell=471102084 placement=188253146 pin_access=1847995773 inst_pattern=1
[01/21 02:24:23    833s] #	no debugging net set
[01/21 02:24:23    833s] ### import design signature (61): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1847995773 inst_pattern=1
[01/21 02:24:23    833s] #Start Inst Signature in MT(0)
[01/21 02:24:23    833s] #Start Net Signature in MT(30504745)
[01/21 02:24:23    833s] #Calculate SNet Signature in MT (97177829)
[01/21 02:24:23    833s] #Run time and memory report for RC extraction:
[01/21 02:24:23    833s] #RC extraction running on  2.30GHz 512KB Cache 12CPU.
[01/21 02:24:23    833s] #Run Statistics for snet signature:
[01/21 02:24:23    833s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/21 02:24:23    833s] #   Increased memory =     0.01 (MB), total memory =  1781.75 (MB), peak memory =  1987.71 (MB)
[01/21 02:24:23    833s] #Run Statistics for Net Final Signature:
[01/21 02:24:23    833s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/21 02:24:23    833s] #   Increased memory =     0.00 (MB), total memory =  1781.74 (MB), peak memory =  1987.71 (MB)
[01/21 02:24:23    833s] #Run Statistics for Net launch:
[01/21 02:24:23    833s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/21 02:24:23    833s] #   Increased memory =     0.00 (MB), total memory =  1781.74 (MB), peak memory =  1987.71 (MB)
[01/21 02:24:23    833s] #Run Statistics for Net init_dbsNet_slist:
[01/21 02:24:23    833s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/21 02:24:23    833s] #   Increased memory =     0.00 (MB), total memory =  1781.73 (MB), peak memory =  1987.71 (MB)
[01/21 02:24:23    833s] #Run Statistics for net signature:
[01/21 02:24:23    833s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/21 02:24:23    833s] #   Increased memory =     0.01 (MB), total memory =  1781.74 (MB), peak memory =  1987.71 (MB)
[01/21 02:24:23    833s] #Run Statistics for inst signature:
[01/21 02:24:23    833s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/21 02:24:23    833s] #   Increased memory =    -0.03 (MB), total memory =  1781.73 (MB), peak memory =  1987.71 (MB)
[01/21 02:24:23    833s] Opening parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/picorv32_3576_a1MipI.rcdb.d/picorv32.rcdb.d' for reading (mem: 2302.281M)
[01/21 02:24:23    833s] Reading RCDB with compressed RC data.
[01/21 02:24:23    833s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2297.0M)
[01/21 02:24:23    833s] AAE DB initialization (MEM=2335.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/21 02:24:23    833s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:53.6/0:25:43.0 (0.5), mem = 2335.2M
[01/21 02:24:23    833s] AAE_INFO: switching -siAware from true to false ...
[01/21 02:24:23    833s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[01/21 02:24:24    834s] Starting delay calculation for Hold views
[01/21 02:24:24    834s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/21 02:24:24    834s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[01/21 02:24:24    834s] AAE DB initialization (MEM=2335.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/21 02:24:24    834s] #################################################################################
[01/21 02:24:24    834s] # Design Stage: PostRoute
[01/21 02:24:24    834s] # Design Name: picorv32
[01/21 02:24:24    834s] # Design Mode: 45nm
[01/21 02:24:24    834s] # Analysis Mode: MMMC OCV 
[01/21 02:24:24    834s] # Parasitics Mode: SPEF/RCDB 
[01/21 02:24:24    834s] # Signoff Settings: SI Off 
[01/21 02:24:24    834s] #################################################################################
[01/21 02:24:24    834s] Calculate late delays in OCV mode...
[01/21 02:24:24    834s] Calculate early delays in OCV mode...
[01/21 02:24:24    834s] Topological Sorting (REAL = 0:00:00.0, MEM = 2335.2M, InitMEM = 2335.2M)
[01/21 02:24:24    834s] Start delay calculation (fullDC) (1 T). (MEM=2335.18)
[01/21 02:24:24    834s] Start AAE Lib Loading. (MEM=2354.9)
[01/21 02:24:24    834s] End AAE Lib Loading. (MEM=2373.98 CPU=0:00:00.0 Real=0:00:00.0)
[01/21 02:24:24    834s] End AAE Lib Interpolated Model. (MEM=2373.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:24:27    837s] Total number of fetched objects 10972
[01/21 02:24:27    837s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/21 02:24:27    837s] End delay calculation. (MEM=2409.21 CPU=0:00:02.5 REAL=0:00:02.0)
[01/21 02:24:27    837s] End delay calculation (fullDC). (MEM=2372.59 CPU=0:00:03.0 REAL=0:00:03.0)
[01/21 02:24:27    837s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 2372.6M) ***
[01/21 02:24:28    838s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:13:59 mem=2396.6M)
[01/21 02:24:28    838s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:13:59 mem=2396.6M ***
[01/21 02:24:29    839s] AAE_INFO: switching -siAware from false to true ...
[01/21 02:24:29    839s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/21 02:24:29    839s] Starting delay calculation for Setup views
[01/21 02:24:29    840s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/21 02:24:29    840s] AAE_INFO: resetNetProps viewIdx 0 
[01/21 02:24:29    840s] Starting SI iteration 1 using Infinite Timing Windows
[01/21 02:24:30    840s] #################################################################################
[01/21 02:24:30    840s] # Design Stage: PostRoute
[01/21 02:24:30    840s] # Design Name: picorv32
[01/21 02:24:30    840s] # Design Mode: 45nm
[01/21 02:24:30    840s] # Analysis Mode: MMMC OCV 
[01/21 02:24:30    840s] # Parasitics Mode: SPEF/RCDB 
[01/21 02:24:30    840s] # Signoff Settings: SI On 
[01/21 02:24:30    840s] #################################################################################
[01/21 02:24:30    840s] AAE_INFO: 1 threads acquired from CTE.
[01/21 02:24:30    840s] Setting infinite Tws ...
[01/21 02:24:30    840s] First Iteration Infinite Tw... 
[01/21 02:24:30    840s] Calculate early delays in OCV mode...
[01/21 02:24:30    840s] Calculate late delays in OCV mode...
[01/21 02:24:30    840s] Topological Sorting (REAL = 0:00:00.0, MEM = 2368.1M, InitMEM = 2368.1M)
[01/21 02:24:30    840s] Start delay calculation (fullDC) (1 T). (MEM=2368.13)
[01/21 02:24:30    840s] End AAE Lib Interpolated Model. (MEM=2379.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:24:34    844s] Total number of fetched objects 10972
[01/21 02:24:34    844s] AAE_INFO-618: Total number of nets in the design is 11114,  99.5 percent of the nets selected for SI analysis
[01/21 02:24:34    844s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[01/21 02:24:34    844s] End delay calculation. (MEM=2383.55 CPU=0:00:03.7 REAL=0:00:04.0)
[01/21 02:24:34    844s] End delay calculation (fullDC). (MEM=2383.55 CPU=0:00:04.0 REAL=0:00:04.0)
[01/21 02:24:34    844s] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 2383.6M) ***
[01/21 02:24:35    845s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2407.6M)
[01/21 02:24:35    845s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/21 02:24:35    845s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2407.6M)
[01/21 02:24:35    845s] 
[01/21 02:24:35    845s] Executing IPO callback for view pruning ..
[01/21 02:24:35    845s] Starting SI iteration 2
[01/21 02:24:35    845s] Calculate early delays in OCV mode...
[01/21 02:24:35    845s] Calculate late delays in OCV mode...
[01/21 02:24:35    845s] Start delay calculation (fullDC) (1 T). (MEM=2339.67)
[01/21 02:24:35    845s] End AAE Lib Interpolated Model. (MEM=2339.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:24:35    845s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 39. 
[01/21 02:24:35    845s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10972. 
[01/21 02:24:35    845s] Total number of fetched objects 10972
[01/21 02:24:35    845s] AAE_INFO-618: Total number of nets in the design is 11114,  0.4 percent of the nets selected for SI analysis
[01/21 02:24:35    845s] End delay calculation. (MEM=2382.84 CPU=0:00:00.2 REAL=0:00:00.0)
[01/21 02:24:35    845s] End delay calculation (fullDC). (MEM=2382.84 CPU=0:00:00.2 REAL=0:00:00.0)
[01/21 02:24:35    845s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2382.8M) ***
[01/21 02:24:36    846s] *** Done Building Timing Graph (cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:14:07 mem=2406.8M)
[01/21 02:24:36    847s] End AAE Lib Interpolated Model. (MEM=2406.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:24:37    847s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2406.8M, EPOCH TIME: 1705796677.023377
[01/21 02:24:37    847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:37    847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:37    847s] 
[01/21 02:24:37    847s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:24:37    847s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.039, MEM:2406.8M, EPOCH TIME: 1705796677.062688
[01/21 02:24:37    847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:24:37    847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:37    847s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  1.413  |  0.515  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2422.1M, EPOCH TIME: 1705796677.603858
[01/21 02:24:37    847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:37    847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:37    847s] 
[01/21 02:24:37    847s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:24:37    847s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:2422.1M, EPOCH TIME: 1705796677.640860
[01/21 02:24:37    847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:24:37    847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:37    847s] Density: 71.322%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:14.2/0:00:14.2 (1.0), totSession cpu/real = 0:14:07.7/0:25:57.2 (0.5), mem = 2422.1M
[01/21 02:24:37    847s] 
[01/21 02:24:37    847s] =============================================================================================
[01/21 02:24:37    847s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.35-s114_1
[01/21 02:24:37    847s] =============================================================================================
[01/21 02:24:37    847s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:24:37    847s] ---------------------------------------------------------------------------------------------
[01/21 02:24:37    847s] [ ViewPruning            ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[01/21 02:24:37    847s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:24:37    847s] [ DrvReport              ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:24:37    847s] [ SlackTraversorInit     ]      1   0:00:00.5  (   3.8 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 02:24:37    847s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:24:37    847s] [ TimingUpdate           ]      3   0:00:03.8  (  27.1 % )     0:00:11.3 /  0:00:11.2    1.0
[01/21 02:24:37    847s] [ FullDelayCalc          ]      3   0:00:07.4  (  52.1 % )     0:00:07.4 /  0:00:07.5    1.0
[01/21 02:24:37    847s] [ TimingReport           ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:24:37    847s] [ MISC                   ]          0:00:01.7  (  12.2 % )     0:00:01.7 /  0:00:01.7    1.0
[01/21 02:24:37    847s] ---------------------------------------------------------------------------------------------
[01/21 02:24:37    847s]  BuildHoldData #1 TOTAL             0:00:14.2  ( 100.0 % )     0:00:14.2 /  0:00:14.2    1.0
[01/21 02:24:37    847s] ---------------------------------------------------------------------------------------------
[01/21 02:24:37    847s] 
[01/21 02:24:37    847s] **optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1858.1M, totSessionCpu=0:14:08 **
[01/21 02:24:37    847s] OPTC: m1 20.0 20.0
[01/21 02:24:37    847s] Setting latch borrow mode to budget during optimization.
[01/21 02:24:38    848s] Info: Done creating the CCOpt slew target map.
[01/21 02:24:38    848s] **INFO: flowCheckPoint #2 OptimizationPass1
[01/21 02:24:38    848s] Glitch fixing enabled
[01/21 02:24:38    848s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:14:08.7/0:25:58.1 (0.5), mem = 2384.1M
[01/21 02:24:38    848s] Running CCOpt-PRO on entire clock network
[01/21 02:24:38    848s] Net route status summary:
[01/21 02:24:38    848s]   Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=43, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:24:38    848s]   Non-clock: 11071 (unrouted=185, trialRouted=0, noStatus=0, routed=10886, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:24:38    848s] Clock tree cells fixed by user: 0 out of 42 (0%)
[01/21 02:24:38    848s] PRO...
[01/21 02:24:38    848s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[01/21 02:24:38    848s] Initializing clock structures...
[01/21 02:24:38    848s]   Creating own balancer
[01/21 02:24:38    848s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[01/21 02:24:38    848s]   Removing CTS place status from clock tree and sinks.
[01/21 02:24:38    848s]   Removed CTS place status from 42 clock cells (out of 44 ) and 0 clock sinks (out of 0 ).
[01/21 02:24:38    848s]   Initializing legalizer
[01/21 02:24:38    848s]   Using cell based legalization.
[01/21 02:24:38    848s]   Leaving CCOpt scope - Initializing placement interface...
[01/21 02:24:38    848s] OPERPROF: Starting DPlace-Init at level 1, MEM:2384.1M, EPOCH TIME: 1705796678.680583
[01/21 02:24:38    848s] Processing tracks to init pin-track alignment.
[01/21 02:24:38    848s] z: 2, totalTracks: 1
[01/21 02:24:38    848s] z: 4, totalTracks: 1
[01/21 02:24:38    848s] z: 6, totalTracks: 1
[01/21 02:24:38    848s] z: 8, totalTracks: 1
[01/21 02:24:38    848s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:24:38    848s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2384.1M, EPOCH TIME: 1705796678.688636
[01/21 02:24:38    848s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:38    848s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:38    848s] 
[01/21 02:24:38    848s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:24:38    848s] 
[01/21 02:24:38    848s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:24:38    848s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2384.1M, EPOCH TIME: 1705796678.724593
[01/21 02:24:38    848s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2384.1M, EPOCH TIME: 1705796678.724748
[01/21 02:24:38    848s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2384.1M, EPOCH TIME: 1705796678.724806
[01/21 02:24:38    848s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2384.1MB).
[01/21 02:24:38    848s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:2384.1M, EPOCH TIME: 1705796678.728123
[01/21 02:24:38    848s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:24:38    848s] (I)      Default pattern map key = picorv32_default.
[01/21 02:24:38    848s] (I)      Load db... (mem=2384.1M)
[01/21 02:24:38    848s] (I)      Read data from FE... (mem=2384.1M)
[01/21 02:24:38    848s] (I)      Number of ignored instance 0
[01/21 02:24:38    848s] (I)      Number of inbound cells 0
[01/21 02:24:38    848s] (I)      Number of opened ILM blockages 0
[01/21 02:24:38    848s] (I)      Number of instances temporarily fixed by detailed placement 1961
[01/21 02:24:38    848s] (I)      numMoveCells=8104, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/21 02:24:38    848s] (I)      cell height: 3420, count: 10065
[01/21 02:24:38    848s] (I)      Read rows... (mem=2386.2M)
[01/21 02:24:38    848s] (I)      Reading non-standard rows with height 6840
[01/21 02:24:38    848s] (I)      Done Read rows (cpu=0.000s, mem=2386.2M)
[01/21 02:24:38    848s] (I)      Done Read data from FE (cpu=0.010s, mem=2386.2M)
[01/21 02:24:38    848s] (I)      Done Load db (cpu=0.010s, mem=2386.2M)
[01/21 02:24:38    848s] (I)      Constructing placeable region... (mem=2386.2M)
[01/21 02:24:38    848s] (I)      Constructing bin map
[01/21 02:24:38    848s] (I)      Initialize bin information with width=34200 height=34200
[01/21 02:24:38    848s] (I)      Done constructing bin map
[01/21 02:24:38    848s] (I)      Compute region effective width... (mem=2386.2M)
[01/21 02:24:38    848s] (I)      Done Compute region effective width (cpu=0.000s, mem=2386.2M)
[01/21 02:24:38    848s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2386.2M)
[01/21 02:24:38    848s]   Legalizer reserving space for clock trees
[01/21 02:24:38    848s]   Accumulated time to calculate placeable region: 0
[01/21 02:24:38    848s]   Accumulated time to calculate placeable region: 0
[01/21 02:24:38    848s]   Reconstructing clock tree datastructures, skew aware...
[01/21 02:24:38    848s]     Validating CTS configuration...
[01/21 02:24:38    848s]     Checking module port directions...
[01/21 02:24:38    848s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:24:38    848s]     Non-default CCOpt properties:
[01/21 02:24:38    848s]       Public non-default CCOpt properties:
[01/21 02:24:38    848s]         adjacent_rows_legal: true (default: false)
[01/21 02:24:38    848s]         cell_density is set for at least one object
[01/21 02:24:38    848s]         cell_halo_rows: 0 (default: 1)
[01/21 02:24:38    848s]         cell_halo_sites: 0 (default: 4)
[01/21 02:24:38    848s]         original_names is set for at least one object
[01/21 02:24:38    848s]         route_type is set for at least one object
[01/21 02:24:38    848s]         source_driver is set for at least one object
[01/21 02:24:38    848s]         target_insertion_delay is set for at least one object
[01/21 02:24:38    848s]         target_max_trans is set for at least one object
[01/21 02:24:38    848s]         target_max_trans_sdc is set for at least one object
[01/21 02:24:38    848s]         target_skew is set for at least one object
[01/21 02:24:38    848s]         target_skew_wire is set for at least one object
[01/21 02:24:38    848s]       Private non-default CCOpt properties:
[01/21 02:24:38    848s]         allow_non_fterm_identical_swaps: 0 (default: true)
[01/21 02:24:38    848s]         clock_nets_detailed_routed: 1 (default: false)
[01/21 02:24:38    848s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[01/21 02:24:38    848s]         force_design_routing_status: 1 (default: auto)
[01/21 02:24:38    848s]         pro_enable_post_commit_delay_update: 1 (default: false)
[01/21 02:24:38    848s]     Route type trimming info:
[01/21 02:24:38    848s]       No route type modifications were made.
[01/21 02:24:38    848s] End AAE Lib Interpolated Model. (MEM=2386.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:24:38    848s]     Accumulated time to calculate placeable region: 0
[01/21 02:24:38    848s]     Accumulated time to calculate placeable region: 0
[01/21 02:24:38    848s]     Accumulated time to calculate placeable region: 0
[01/21 02:24:38    848s]     Accumulated time to calculate placeable region: 0
[01/21 02:24:38    848s] (I)      Initializing Steiner engine. 
[01/21 02:24:38    848s] (I)      ==================== Layers =====================
[01/21 02:24:38    848s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:24:38    848s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 02:24:38    848s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:24:38    848s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 02:24:38    848s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/21 02:24:38    848s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 02:24:38    848s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/21 02:24:38    848s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 02:24:38    848s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/21 02:24:38    848s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 02:24:38    848s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/21 02:24:38    848s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 02:24:38    848s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/21 02:24:38    848s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 02:24:38    848s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/21 02:24:38    848s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 02:24:38    848s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/21 02:24:38    848s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 02:24:38    848s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/21 02:24:38    848s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 02:24:38    848s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/21 02:24:38    848s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 02:24:38    848s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/21 02:24:38    848s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 02:24:38    848s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/21 02:24:38    848s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:24:38    848s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/21 02:24:38    848s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/21 02:24:38    848s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/21 02:24:38    848s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/21 02:24:38    848s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/21 02:24:38    848s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/21 02:24:38    848s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/21 02:24:38    848s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/21 02:24:38    848s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/21 02:24:38    848s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/21 02:24:38    848s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/21 02:24:38    848s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/21 02:24:38    848s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 02:24:38    848s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/21 02:24:38    848s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 02:24:39    849s]     Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 2 of 6 cells
[01/21 02:24:39    849s]     Original list had 6 cells:
[01/21 02:24:39    849s]     CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[01/21 02:24:39    849s]     New trimmed list has 4 cells:
[01/21 02:24:39    849s]     CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 3 of 7 cells
[01/21 02:24:39    849s]     Original list had 7 cells:
[01/21 02:24:39    849s]     INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[01/21 02:24:39    849s]     New trimmed list has 4 cells:
[01/21 02:24:39    849s]     INVX3 INVX2 INVX1 INVXL 
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Accumulated time to calculate placeable region: 0.01
[01/21 02:24:39    849s]     Clock tree balancer configuration for clock_tree clk:
[01/21 02:24:39    849s]     Non-default CCOpt properties:
[01/21 02:24:39    849s]       Public non-default CCOpt properties:
[01/21 02:24:39    849s]         cell_density: 1 (default: 0.75)
[01/21 02:24:39    849s]         route_type (leaf): l_route_ccopt_autotrimmed (default: default)
[01/21 02:24:39    849s]         route_type (top): default_route_type_nonleaf (default: default)
[01/21 02:24:39    849s]         route_type (trunk): t_route_ccopt_autotrimmed (default: default)
[01/21 02:24:39    849s]         source_driver: BUFX2/A BUFX2/Y (default: )
[01/21 02:24:39    849s]       No private non-default CCOpt properties
[01/21 02:24:39    849s]     For power domain auto-default:
[01/21 02:24:39    849s]       Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[01/21 02:24:39    849s]       Inverters:   {INVX3 INVX2 INVX1 INVXL}
[01/21 02:24:39    849s]       Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/21 02:24:39    849s]       Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[01/21 02:24:39    849s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 45334.152um^2
[01/21 02:24:39    849s]     Top Routing info:
[01/21 02:24:39    849s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/21 02:24:39    849s]       Unshielded; Mask Constraint: 0; Source: route_type.
[01/21 02:24:39    849s]     Trunk Routing info:
[01/21 02:24:39    849s]       Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/21 02:24:39    849s]       Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/21 02:24:39    849s]     Leaf Routing info:
[01/21 02:24:39    849s]       Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/21 02:24:39    849s]       Unshielded; Mask Constraint: 0; Source: route_type.
[01/21 02:24:39    849s]     For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[01/21 02:24:39    849s]       Slew time target (leaf):    0.200ns
[01/21 02:24:39    849s]       Slew time target (trunk):   0.200ns
[01/21 02:24:39    849s]       Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[01/21 02:24:39    849s]       Buffer unit delay: 0.142ns
[01/21 02:24:39    849s]       Buffer max distance: 145.732um
[01/21 02:24:39    849s]     Fastest wire driving cells and distances:
[01/21 02:24:39    849s]       Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.732um, saturatedSlew=0.145ns, speed=725.035um per ns, cellArea=16.427um^2 per 1000um}
[01/21 02:24:39    849s]       Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=95.292um, saturatedSlew=0.141ns, speed=724.929um per ns, cellArea=14.356um^2 per 1000um}
[01/21 02:24:39    849s]       Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
[01/21 02:24:39    849s]       Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     Logic Sizing Table:
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     ----------------------------------------------------------
[01/21 02:24:39    849s]     Cell    Instance count    Source    Eligible library cells
[01/21 02:24:39    849s]     ----------------------------------------------------------
[01/21 02:24:39    849s]       (empty table)
[01/21 02:24:39    849s]     ----------------------------------------------------------
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[01/21 02:24:39    849s]       Sources:                     pin clk
[01/21 02:24:39    849s]       Total number of sinks:       1961
[01/21 02:24:39    849s]       Delay constrained sinks:     1961
[01/21 02:24:39    849s]       Constrains:                  default
[01/21 02:24:39    849s]       Non-leaf sinks:              0
[01/21 02:24:39    849s]       Ignore pins:                 0
[01/21 02:24:39    849s]      Timing corner default_emulate_delay_corner:both.late:
[01/21 02:24:39    849s]       Skew target:                 0.200ns
[01/21 02:24:39    849s]     Primary reporting skew groups are:
[01/21 02:24:39    849s]     skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     Clock DAG stats initial state:
[01/21 02:24:39    849s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[01/21 02:24:39    849s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:24:39    849s]       misc counts      : r=1, pp=0
[01/21 02:24:39    849s]       cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
[01/21 02:24:39    849s]       hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.445um, total=3043.105um
[01/21 02:24:39    849s]     Clock DAG library cell distribution initial state {count}:
[01/21 02:24:39    849s]        Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
[01/21 02:24:39    849s]     Clock DAG hash initial state: 3070661014168388974 7484493227390739043
[01/21 02:24:39    849s]     CTS services accumulated run-time stats initial state:
[01/21 02:24:39    849s]       delay calculator: calls=17166, total_wall_time=0.743s, mean_wall_time=0.043ms
[01/21 02:24:39    849s]       legalizer: calls=3483, total_wall_time=0.073s, mean_wall_time=0.021ms
[01/21 02:24:39    849s]       steiner router: calls=14570, total_wall_time=1.957s, mean_wall_time=0.134ms
[01/21 02:24:39    849s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/21 02:24:39    849s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     Layer information for route type default_route_type_nonleaf:
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     ----------------------------------------------------------------------
[01/21 02:24:39    849s]     Layer      Preferred    Route    Res.          Cap.          RC
[01/21 02:24:39    849s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/21 02:24:39    849s]     ----------------------------------------------------------------------
[01/21 02:24:39    849s]     Metal1     N            H          1.227         0.160         0.196
[01/21 02:24:39    849s]     Metal2     N            V          0.755         0.143         0.108
[01/21 02:24:39    849s]     Metal3     Y            H          0.755         0.151         0.114
[01/21 02:24:39    849s]     Metal4     Y            V          0.755         0.146         0.110
[01/21 02:24:39    849s]     Metal5     N            H          0.755         0.146         0.110
[01/21 02:24:39    849s]     Metal6     N            V          0.755         0.150         0.113
[01/21 02:24:39    849s]     Metal7     N            H          0.755         0.153         0.116
[01/21 02:24:39    849s]     Metal8     N            V          0.268         0.153         0.041
[01/21 02:24:39    849s]     Metal9     N            H          0.268         0.967         0.259
[01/21 02:24:39    849s]     Metal10    N            V          0.097         0.459         0.045
[01/21 02:24:39    849s]     Metal11    N            H          0.095         0.587         0.056
[01/21 02:24:39    849s]     ----------------------------------------------------------------------
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/21 02:24:39    849s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     Layer information for route type l_route_ccopt_autotrimmed:
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     ----------------------------------------------------------------------
[01/21 02:24:39    849s]     Layer      Preferred    Route    Res.          Cap.          RC
[01/21 02:24:39    849s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/21 02:24:39    849s]     ----------------------------------------------------------------------
[01/21 02:24:39    849s]     Metal1     N            H          1.227         0.160         0.196
[01/21 02:24:39    849s]     Metal2     N            V          0.755         0.143         0.108
[01/21 02:24:39    849s]     Metal3     N            H          0.755         0.151         0.114
[01/21 02:24:39    849s]     Metal4     N            V          0.755         0.146         0.110
[01/21 02:24:39    849s]     Metal5     Y            H          0.755         0.146         0.110
[01/21 02:24:39    849s]     Metal6     Y            V          0.755         0.150         0.113
[01/21 02:24:39    849s]     Metal7     Y            H          0.755         0.153         0.116
[01/21 02:24:39    849s]     Metal8     N            V          0.268         0.153         0.041
[01/21 02:24:39    849s]     Metal9     N            H          0.268         0.967         0.259
[01/21 02:24:39    849s]     Metal10    N            V          0.097         0.459         0.045
[01/21 02:24:39    849s]     Metal11    N            H          0.095         0.587         0.056
[01/21 02:24:39    849s]     ----------------------------------------------------------------------
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/21 02:24:39    849s]     Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     Layer information for route type t_route_ccopt_autotrimmed:
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     ----------------------------------------------------------------------------------
[01/21 02:24:39    849s]     Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[01/21 02:24:39    849s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[01/21 02:24:39    849s]                                                                               to Layer
[01/21 02:24:39    849s]     ----------------------------------------------------------------------------------
[01/21 02:24:39    849s]     Metal1     N            H          0.818         0.190         0.156         3
[01/21 02:24:39    849s]     Metal2     N            V          0.503         0.182         0.092         3
[01/21 02:24:39    849s]     Metal3     N            H          0.503         0.189         0.095         3
[01/21 02:24:39    849s]     Metal4     N            V          0.503         0.184         0.093         3
[01/21 02:24:39    849s]     Metal5     Y            H          0.503         0.190         0.096         3
[01/21 02:24:39    849s]     Metal6     Y            V          0.503         0.190         0.096         3
[01/21 02:24:39    849s]     Metal7     Y            H          0.503         0.190         0.095         3
[01/21 02:24:39    849s]     Metal8     N            V          0.178         0.192         0.034         3
[01/21 02:24:39    849s]     Metal9     N            H          0.178         1.175         0.210         3
[01/21 02:24:39    849s]     Metal10    N            V          0.065         0.402         0.026         7
[01/21 02:24:39    849s]     Metal11    N            H          0.064         0.477         0.030         7
[01/21 02:24:39    849s]     ----------------------------------------------------------------------------------
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     Via selection for estimated routes (rule default):
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     ------------------------------------------------------------------------
[01/21 02:24:39    849s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[01/21 02:24:39    849s]     Range                            (Ohm)    (fF)     (fs)     Only
[01/21 02:24:39    849s]     ------------------------------------------------------------------------
[01/21 02:24:39    849s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[01/21 02:24:39    849s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[01/21 02:24:39    849s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[01/21 02:24:39    849s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[01/21 02:24:39    849s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[01/21 02:24:39    849s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[01/21 02:24:39    849s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[01/21 02:24:39    849s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[01/21 02:24:39    849s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[01/21 02:24:39    849s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[01/21 02:24:39    849s]     ------------------------------------------------------------------------
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     Via selection for estimated routes (rule NDR_13):
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     ------------------------------------------------------------------------
[01/21 02:24:39    849s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[01/21 02:24:39    849s]     Range                            (Ohm)    (fF)     (fs)     Only
[01/21 02:24:39    849s]     ------------------------------------------------------------------------
[01/21 02:24:39    849s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[01/21 02:24:39    849s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[01/21 02:24:39    849s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[01/21 02:24:39    849s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[01/21 02:24:39    849s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[01/21 02:24:39    849s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[01/21 02:24:39    849s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[01/21 02:24:39    849s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[01/21 02:24:39    849s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[01/21 02:24:39    849s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[01/21 02:24:39    849s]     ------------------------------------------------------------------------
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     No ideal or dont_touch nets found in the clock tree
[01/21 02:24:39    849s]     No dont_touch hnets found in the clock tree
[01/21 02:24:39    849s]     No dont_touch hpins found in the clock network.
[01/21 02:24:39    849s]     Checking for illegal sizes of clock logic instances...
[01/21 02:24:39    849s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     Filtering reasons for cell type: buffer
[01/21 02:24:39    849s]     =======================================
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:24:39    849s]     Clock trees    Power domain    Reason                         Library cells
[01/21 02:24:39    849s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:24:39    849s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[01/21 02:24:39    849s]                                                                     CLKBUFX8 }
[01/21 02:24:39    849s]     all            auto-default    Library trimming               { BUFX3 BUFX4 }
[01/21 02:24:39    849s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     Filtering reasons for cell type: inverter
[01/21 02:24:39    849s]     =========================================
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:24:39    849s]     Clock trees    Power domain    Reason                         Library cells
[01/21 02:24:39    849s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:24:39    849s]     all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[01/21 02:24:39    849s]     all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[01/21 02:24:39    849s]                                                                     INVX20 INVX4 INVX6 INVX8 }
[01/21 02:24:39    849s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     
[01/21 02:24:39    849s]     Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.0)
[01/21 02:24:39    849s]     CCOpt configuration status: all checks passed.
[01/21 02:24:39    849s]   Reconstructing clock tree datastructures, skew aware done.
[01/21 02:24:39    849s] Initializing clock structures done.
[01/21 02:24:39    849s] PRO...
[01/21 02:24:39    849s]   PRO active optimizations:
[01/21 02:24:39    849s]    - DRV fixing with sizing
[01/21 02:24:39    849s]   
[01/21 02:24:39    849s]   Detected clock skew data from CTS
[01/21 02:24:39    849s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/21 02:24:39    849s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:24:39    849s]   Clock DAG stats PRO initial state:
[01/21 02:24:39    849s]     cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[01/21 02:24:39    849s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:24:39    849s]     misc counts      : r=1, pp=0
[01/21 02:24:39    849s]     cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
[01/21 02:24:39    849s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/21 02:24:39    849s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:24:39    849s]     wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.516pF, total=0.567pF
[01/21 02:24:39    849s]     wire lengths     : top=0.000um, trunk=785.110um, leaf=7343.510um, total=8128.620um
[01/21 02:24:39    849s]     hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.445um, total=3043.105um
[01/21 02:24:39    849s]   Clock DAG net violations PRO initial state: none
[01/21 02:24:39    849s]   Clock DAG primary half-corner transition distribution PRO initial state:
[01/21 02:24:39    849s]     Trunk : target=0.200ns count=4 avg=0.147ns sd=0.008ns min=0.136ns max=0.157ns {0 <= 0.120ns, 4 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:24:39    849s]     Leaf  : target=0.200ns count=39 avg=0.165ns sd=0.025ns min=0.103ns max=0.192ns {6 <= 0.120ns, 3 <= 0.160ns, 19 <= 0.180ns, 10 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:24:39    849s]   Clock DAG library cell distribution PRO initial state {count}:
[01/21 02:24:39    849s]      Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
[01/21 02:24:39    849s]   Clock DAG hash PRO initial state: 3070661014168388974 7484493227390739043
[01/21 02:24:39    849s]   CTS services accumulated run-time stats PRO initial state:
[01/21 02:24:39    849s]     delay calculator: calls=17209, total_wall_time=0.745s, mean_wall_time=0.043ms
[01/21 02:24:39    849s]     legalizer: calls=3483, total_wall_time=0.073s, mean_wall_time=0.021ms
[01/21 02:24:39    849s]     steiner router: calls=14570, total_wall_time=1.957s, mean_wall_time=0.134ms
[01/21 02:24:39    849s]   Primary reporting skew groups PRO initial state:
[01/21 02:24:39    849s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/21 02:24:39    849s]         min path sink: cpuregs_reg[2][10]/CK
[01/21 02:24:39    849s]         max path sink: reg_op1_reg[3]/CK
[01/21 02:24:39    850s]   Skew group summary PRO initial state:
[01/21 02:24:39    850s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.356, max=0.398, avg=0.384, sd=0.010], skew [0.041 vs 0.200], 100% {0.356, 0.398} (wid=0.004 ws=0.003) (gid=0.395 gs=0.040)
[01/21 02:24:39    850s]   Recomputing CTS skew targets...
[01/21 02:24:39    850s]   Resolving skew group constraints...
[01/21 02:24:40    850s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/21 02:24:40    850s]   Resolving skew group constraints done.
[01/21 02:24:40    850s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:24:40    850s]   PRO Fixing DRVs...
[01/21 02:24:40    850s]     Clock DAG hash before 'PRO Fixing DRVs': 3070661014168388974 7484493227390739043
[01/21 02:24:40    850s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[01/21 02:24:40    850s]       delay calculator: calls=17221, total_wall_time=0.746s, mean_wall_time=0.043ms
[01/21 02:24:40    850s]       legalizer: calls=3483, total_wall_time=0.073s, mean_wall_time=0.021ms
[01/21 02:24:40    850s]       steiner router: calls=14582, total_wall_time=1.957s, mean_wall_time=0.134ms
[01/21 02:24:40    850s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/21 02:24:40    850s]     CCOpt-PRO: considered: 43, tested: 43, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/21 02:24:40    850s]     
[01/21 02:24:40    850s]     Statistics: Fix DRVs (cell sizing):
[01/21 02:24:40    850s]     ===================================
[01/21 02:24:40    850s]     
[01/21 02:24:40    850s]     Cell changes by Net Type:
[01/21 02:24:40    850s]     
[01/21 02:24:40    850s]     -------------------------------------------------------------------------------------------------
[01/21 02:24:40    850s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/21 02:24:40    850s]     -------------------------------------------------------------------------------------------------
[01/21 02:24:40    850s]     top                0            0           0            0                    0                0
[01/21 02:24:40    850s]     trunk              0            0           0            0                    0                0
[01/21 02:24:40    850s]     leaf               0            0           0            0                    0                0
[01/21 02:24:40    850s]     -------------------------------------------------------------------------------------------------
[01/21 02:24:40    850s]     Total              0            0           0            0                    0                0
[01/21 02:24:40    850s]     -------------------------------------------------------------------------------------------------
[01/21 02:24:40    850s]     
[01/21 02:24:40    850s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[01/21 02:24:40    850s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/21 02:24:40    850s]     
[01/21 02:24:40    850s]     Clock DAG stats after 'PRO Fixing DRVs':
[01/21 02:24:40    850s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[01/21 02:24:40    850s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:24:40    850s]       misc counts      : r=1, pp=0
[01/21 02:24:40    850s]       cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
[01/21 02:24:40    850s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/21 02:24:40    850s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:24:40    850s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.516pF, total=0.567pF
[01/21 02:24:40    850s]       wire lengths     : top=0.000um, trunk=785.110um, leaf=7343.510um, total=8128.620um
[01/21 02:24:40    850s]       hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.445um, total=3043.105um
[01/21 02:24:40    850s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[01/21 02:24:40    850s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[01/21 02:24:40    850s]       Trunk : target=0.200ns count=4 avg=0.147ns sd=0.008ns min=0.136ns max=0.157ns {0 <= 0.120ns, 4 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:24:40    850s]       Leaf  : target=0.200ns count=39 avg=0.165ns sd=0.025ns min=0.103ns max=0.192ns {6 <= 0.120ns, 3 <= 0.160ns, 19 <= 0.180ns, 10 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:24:40    850s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[01/21 02:24:40    850s]        Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
[01/21 02:24:40    850s]     Clock DAG hash after 'PRO Fixing DRVs': 3070661014168388974 7484493227390739043
[01/21 02:24:40    850s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[01/21 02:24:40    850s]       delay calculator: calls=17221, total_wall_time=0.746s, mean_wall_time=0.043ms
[01/21 02:24:40    850s]       legalizer: calls=3483, total_wall_time=0.073s, mean_wall_time=0.021ms
[01/21 02:24:40    850s]       steiner router: calls=14582, total_wall_time=1.957s, mean_wall_time=0.134ms
[01/21 02:24:40    850s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[01/21 02:24:40    850s]       skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/21 02:24:40    850s]           min path sink: cpuregs_reg[2][10]/CK
[01/21 02:24:40    850s]           max path sink: reg_op1_reg[3]/CK
[01/21 02:24:40    850s]     Skew group summary after 'PRO Fixing DRVs':
[01/21 02:24:40    850s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.356, max=0.398], skew [0.041 vs 0.200]
[01/21 02:24:40    850s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/21 02:24:40    850s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:24:40    850s]   
[01/21 02:24:40    850s]   Slew Diagnostics: After DRV fixing
[01/21 02:24:40    850s]   ==================================
[01/21 02:24:40    850s]   
[01/21 02:24:40    850s]   Global Causes:
[01/21 02:24:40    850s]   
[01/21 02:24:40    850s]   -------------------------------------
[01/21 02:24:40    850s]   Cause
[01/21 02:24:40    850s]   -------------------------------------
[01/21 02:24:40    850s]   DRV fixing with buffering is disabled
[01/21 02:24:40    850s]   -------------------------------------
[01/21 02:24:40    850s]   
[01/21 02:24:40    850s]   Top 5 overslews:
[01/21 02:24:40    850s]   
[01/21 02:24:40    850s]   ---------------------------------
[01/21 02:24:40    850s]   Overslew    Causes    Driving Pin
[01/21 02:24:40    850s]   ---------------------------------
[01/21 02:24:40    850s]     (empty table)
[01/21 02:24:40    850s]   ---------------------------------
[01/21 02:24:40    850s]   
[01/21 02:24:40    850s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/21 02:24:40    850s]   
[01/21 02:24:40    850s]   -------------------
[01/21 02:24:40    850s]   Cause    Occurences
[01/21 02:24:40    850s]   -------------------
[01/21 02:24:40    850s]     (empty table)
[01/21 02:24:40    850s]   -------------------
[01/21 02:24:40    850s]   
[01/21 02:24:40    850s]   Violation diagnostics counts from the 0 nodes that have violations:
[01/21 02:24:40    850s]   
[01/21 02:24:40    850s]   -------------------
[01/21 02:24:40    850s]   Cause    Occurences
[01/21 02:24:40    850s]   -------------------
[01/21 02:24:40    850s]     (empty table)
[01/21 02:24:40    850s]   -------------------
[01/21 02:24:40    850s]   
[01/21 02:24:40    850s]   Reconnecting optimized routes...
[01/21 02:24:40    850s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:24:40    850s]   Set dirty flag on 0 instances, 0 nets
[01/21 02:24:40    850s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/21 02:24:40    850s] End AAE Lib Interpolated Model. (MEM=2447.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:24:40    850s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:24:40    850s]   Clock DAG stats PRO final:
[01/21 02:24:40    850s]     cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[01/21 02:24:40    850s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/21 02:24:40    850s]     misc counts      : r=1, pp=0
[01/21 02:24:40    850s]     cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
[01/21 02:24:40    850s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/21 02:24:40    850s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/21 02:24:40    850s]     wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.516pF, total=0.567pF
[01/21 02:24:40    850s]     wire lengths     : top=0.000um, trunk=785.110um, leaf=7343.510um, total=8128.620um
[01/21 02:24:40    850s]     hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.445um, total=3043.105um
[01/21 02:24:40    850s]   Clock DAG net violations PRO final: none
[01/21 02:24:40    850s]   Clock DAG primary half-corner transition distribution PRO final:
[01/21 02:24:40    850s]     Trunk : target=0.200ns count=4 avg=0.147ns sd=0.008ns min=0.136ns max=0.157ns {0 <= 0.120ns, 4 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/21 02:24:40    850s]     Leaf  : target=0.200ns count=39 avg=0.165ns sd=0.025ns min=0.103ns max=0.192ns {6 <= 0.120ns, 3 <= 0.160ns, 19 <= 0.180ns, 10 <= 0.190ns, 1 <= 0.200ns}
[01/21 02:24:40    850s]   Clock DAG library cell distribution PRO final {count}:
[01/21 02:24:40    850s]      Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
[01/21 02:24:40    850s]   Clock DAG hash PRO final: 3070661014168388974 7484493227390739043
[01/21 02:24:40    850s]   CTS services accumulated run-time stats PRO final:
[01/21 02:24:40    850s]     delay calculator: calls=17264, total_wall_time=0.748s, mean_wall_time=0.043ms
[01/21 02:24:40    850s]     legalizer: calls=3483, total_wall_time=0.073s, mean_wall_time=0.021ms
[01/21 02:24:40    850s]     steiner router: calls=14582, total_wall_time=1.957s, mean_wall_time=0.134ms
[01/21 02:24:40    850s]   Primary reporting skew groups PRO final:
[01/21 02:24:40    850s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/21 02:24:40    850s]         min path sink: cpuregs_reg[2][10]/CK
[01/21 02:24:40    850s]         max path sink: reg_op1_reg[3]/CK
[01/21 02:24:40    850s]   Skew group summary PRO final:
[01/21 02:24:40    850s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.356, max=0.398, avg=0.384, sd=0.010], skew [0.041 vs 0.200], 100% {0.356, 0.398} (wid=0.004 ws=0.003) (gid=0.395 gs=0.040)
[01/21 02:24:40    850s] PRO done.
[01/21 02:24:40    850s] Restoring CTS place status for unmodified clock tree cells and sinks.
[01/21 02:24:40    850s] numClockCells = 44, numClockCellsFixed = 0, numClockCellsRestored = 42, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/21 02:24:40    850s] Net route status summary:
[01/21 02:24:40    850s]   Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=43, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:24:40    850s]   Non-clock: 11071 (unrouted=185, trialRouted=0, noStatus=0, routed=10886, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
[01/21 02:24:40    850s] Updating delays...
[01/21 02:24:40    850s] Updating delays done.
[01/21 02:24:40    850s] PRO done. (took cpu=0:00:01.7 real=0:00:01.7)
[01/21 02:24:40    850s] Leaving CCOpt scope - Cleaning up placement interface...
[01/21 02:24:40    850s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2504.3M, EPOCH TIME: 1705796680.338844
[01/21 02:24:40    850s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/21 02:24:40    850s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:40    850s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:40    850s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:40    850s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.061, MEM:2386.3M, EPOCH TIME: 1705796680.399663
[01/21 02:24:40    850s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/21 02:24:40    850s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:14:10.5/0:25:59.9 (0.5), mem = 2386.3M
[01/21 02:24:40    850s] 
[01/21 02:24:40    850s] =============================================================================================
[01/21 02:24:40    850s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   21.35-s114_1
[01/21 02:24:40    850s] =============================================================================================
[01/21 02:24:40    850s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:24:40    850s] ---------------------------------------------------------------------------------------------
[01/21 02:24:40    850s] [ OptimizationStep       ]      1   0:00:01.7  (  93.6 % )     0:00:01.8 /  0:00:01.8    1.0
[01/21 02:24:40    850s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:24:40    850s] [ IncrDelayCalc          ]      3   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:24:40    850s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:24:40    850s] ---------------------------------------------------------------------------------------------
[01/21 02:24:40    850s]  ClockDrv #1 TOTAL                  0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[01/21 02:24:40    850s] ---------------------------------------------------------------------------------------------
[01/21 02:24:40    850s] 
[01/21 02:24:40    850s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:24:40    850s] **INFO: Start fixing DRV (Mem = 2384.30M) ...
[01/21 02:24:40    850s] Begin: GigaOpt DRV Optimization
[01/21 02:24:40    850s] Glitch fixing enabled
[01/21 02:24:40    850s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[01/21 02:24:40    850s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:14:10.8/0:26:00.3 (0.5), mem = 2384.3M
[01/21 02:24:40    850s] Info: 43 clock nets excluded from IPO operation.
[01/21 02:24:40    850s] End AAE Lib Interpolated Model. (MEM=2384.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:24:40    850s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.33
[01/21 02:24:40    850s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 02:24:40    850s] ### Creating PhyDesignMc. totSessionCpu=0:14:11 mem=2384.3M
[01/21 02:24:40    850s] OPERPROF: Starting DPlace-Init at level 1, MEM:2384.3M, EPOCH TIME: 1705796680.803471
[01/21 02:24:40    850s] Processing tracks to init pin-track alignment.
[01/21 02:24:40    850s] z: 2, totalTracks: 1
[01/21 02:24:40    850s] z: 4, totalTracks: 1
[01/21 02:24:40    850s] z: 6, totalTracks: 1
[01/21 02:24:40    850s] z: 8, totalTracks: 1
[01/21 02:24:40    850s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 02:24:40    850s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2384.3M, EPOCH TIME: 1705796680.811876
[01/21 02:24:40    850s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:40    850s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:40    850s] 
[01/21 02:24:40    850s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:24:40    850s] 
[01/21 02:24:40    850s]  Skipping Bad Lib Cell Checking (CMU) !
[01/21 02:24:40    850s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2384.3M, EPOCH TIME: 1705796680.843825
[01/21 02:24:40    850s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2384.3M, EPOCH TIME: 1705796680.843924
[01/21 02:24:40    850s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2384.3M, EPOCH TIME: 1705796680.843972
[01/21 02:24:40    850s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2384.3MB).
[01/21 02:24:40    850s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:2384.3M, EPOCH TIME: 1705796680.845260
[01/21 02:24:40    851s] TotalInstCnt at PhyDesignMc Initialization: 10065
[01/21 02:24:40    851s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:11 mem=2384.3M
[01/21 02:24:40    851s] #optDebug: Start CG creation (mem=2384.3M)
[01/21 02:24:40    851s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/21 02:24:41    851s] (cpu=0:00:00.1, mem=2581.2M)
[01/21 02:24:41    851s]  ...processing cgPrt (cpu=0:00:00.1, mem=2581.2M)
[01/21 02:24:41    851s]  ...processing cgEgp (cpu=0:00:00.1, mem=2581.2M)
[01/21 02:24:41    851s]  ...processing cgPbk (cpu=0:00:00.1, mem=2581.2M)
[01/21 02:24:41    851s]  ...processing cgNrb(cpu=0:00:00.1, mem=2581.2M)
[01/21 02:24:41    851s]  ...processing cgObs (cpu=0:00:00.1, mem=2581.2M)
[01/21 02:24:41    851s]  ...processing cgCon (cpu=0:00:00.1, mem=2581.2M)
[01/21 02:24:41    851s]  ...processing cgPdm (cpu=0:00:00.1, mem=2581.2M)
[01/21 02:24:41    851s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2581.2M)
[01/21 02:24:41    851s] ### Creating RouteCongInterface, started
[01/21 02:24:41    851s] {MMLU 0 43 10972}
[01/21 02:24:41    851s] ### Creating LA Mngr. totSessionCpu=0:14:11 mem=2581.2M
[01/21 02:24:41    851s] ### Creating LA Mngr, finished. totSessionCpu=0:14:11 mem=2581.2M
[01/21 02:24:41    851s] ### Creating RouteCongInterface, finished
[01/21 02:24:41    851s] 
[01/21 02:24:41    851s] Creating Lib Analyzer ...
[01/21 02:24:41    851s] 
[01/21 02:24:41    851s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:24:41    851s] Summary for sequential cells identification: 
[01/21 02:24:41    851s]   Identified SBFF number: 104
[01/21 02:24:41    851s]   Identified MBFF number: 0
[01/21 02:24:41    851s]   Identified SB Latch number: 0
[01/21 02:24:41    851s]   Identified MB Latch number: 0
[01/21 02:24:41    851s]   Not identified SBFF number: 16
[01/21 02:24:41    851s]   Not identified MBFF number: 0
[01/21 02:24:41    851s]   Not identified SB Latch number: 0
[01/21 02:24:41    851s]   Not identified MB Latch number: 0
[01/21 02:24:41    851s]   Number of sequential cells which are not FFs: 32
[01/21 02:24:41    851s]  Visiting view : default_emulate_view
[01/21 02:24:41    851s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/21 02:24:41    851s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:41    851s]  Visiting view : default_emulate_view
[01/21 02:24:41    851s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/21 02:24:41    851s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:41    851s] TLC MultiMap info (StdDelay):
[01/21 02:24:41    851s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:24:41    851s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/21 02:24:41    851s]  Setting StdDelay to: 41.7ps
[01/21 02:24:41    851s] 
[01/21 02:24:41    851s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:24:41    851s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:24:41    851s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:24:41    851s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:24:41    851s] 
[01/21 02:24:41    851s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:24:41    851s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:12 mem=2583.2M
[01/21 02:24:41    851s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:12 mem=2583.2M
[01/21 02:24:41    851s] Creating Lib Analyzer, finished. 
[01/21 02:24:41    851s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[01/21 02:24:41    851s] [GPS-DRV] Optimizer parameters ============================= 
[01/21 02:24:41    851s] [GPS-DRV] maxDensity (design): 0.95
[01/21 02:24:41    851s] [GPS-DRV] maxLocalDensity: 0.96
[01/21 02:24:41    851s] [GPS-DRV] MaintainWNS: 1
[01/21 02:24:41    851s] [GPS-DRV] All active and enabled setup views
[01/21 02:24:41    851s] [GPS-DRV]     default_emulate_view
[01/21 02:24:41    851s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:24:41    851s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[01/21 02:24:41    851s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/21 02:24:41    851s] [GPS-DRV] timing-driven DRV settings
[01/21 02:24:41    851s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/21 02:24:41    851s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2602.3M, EPOCH TIME: 1705796681.845272
[01/21 02:24:41    851s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2602.3M, EPOCH TIME: 1705796681.845507
[01/21 02:24:42    852s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:24:42    852s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[01/21 02:24:42    852s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:24:42    852s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/21 02:24:42    852s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:24:42    852s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:24:42    852s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0| 71.32%|          |         |
[01/21 02:24:42    852s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 02:24:42    852s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0| 71.32%| 0:00:00.0|  2602.3M|
[01/21 02:24:42    852s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 02:24:42    852s] Bottom Preferred Layer:
[01/21 02:24:42    852s] +---------------+------------+----------+
[01/21 02:24:42    852s] |     Layer     |    CLK     |   Rule   |
[01/21 02:24:42    852s] +---------------+------------+----------+
[01/21 02:24:42    852s] | Metal5 (z=5)  |         39 | default  |
[01/21 02:24:42    852s] +---------------+------------+----------+
[01/21 02:24:42    852s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/21 02:24:42    852s] +---------------+------------+----------+
[01/21 02:24:42    852s] Via Pillar Rule:
[01/21 02:24:42    852s]     None
[01/21 02:24:42    852s] 
[01/21 02:24:42    852s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2602.3M) ***
[01/21 02:24:42    852s] 
[01/21 02:24:42    852s] Total-nets :: 10928, Stn-nets :: 0, ratio :: 0 %, Total-len 204462, Stn-len 0
[01/21 02:24:42    852s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2583.2M, EPOCH TIME: 1705796682.512294
[01/21 02:24:42    852s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10065).
[01/21 02:24:42    852s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:42    852s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:42    852s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:42    852s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.089, MEM:2512.2M, EPOCH TIME: 1705796682.601700
[01/21 02:24:42    852s] TotalInstCnt at PhyDesignMc Destruction: 10065
[01/21 02:24:42    852s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.33
[01/21 02:24:42    852s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:14:12.7/0:26:02.1 (0.5), mem = 2512.2M
[01/21 02:24:42    852s] 
[01/21 02:24:42    852s] =============================================================================================
[01/21 02:24:42    852s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.35-s114_1
[01/21 02:24:42    852s] =============================================================================================
[01/21 02:24:42    852s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:24:42    852s] ---------------------------------------------------------------------------------------------
[01/21 02:24:42    852s] [ SlackTraversorInit     ]      1   0:00:00.3  (  17.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:24:42    852s] [ CellServerInit         ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 02:24:42    852s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  30.2 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:24:42    852s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:24:42    852s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:24:42    852s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/21 02:24:42    852s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:24:42    852s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:24:42    852s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:24:42    852s] [ DrvFindVioNets         ]      2   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:24:42    852s] [ DrvComputeSummary      ]      2   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:24:42    852s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:24:42    852s] [ MISC                   ]          0:00:00.4  (  20.5 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:24:42    852s] ---------------------------------------------------------------------------------------------
[01/21 02:24:42    852s]  DrvOpt #1 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[01/21 02:24:42    852s] ---------------------------------------------------------------------------------------------
[01/21 02:24:42    852s] 
[01/21 02:24:42    852s] drv optimizer changes nothing and skips refinePlace
[01/21 02:24:42    852s] End: GigaOpt DRV Optimization
[01/21 02:24:42    852s] **optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1977.7M, totSessionCpu=0:14:13 **
[01/21 02:24:42    852s] *info:
[01/21 02:24:42    852s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2512.18M).
[01/21 02:24:42    852s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2512.2M, EPOCH TIME: 1705796682.622878
[01/21 02:24:42    852s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:42    852s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:42    852s] 
[01/21 02:24:42    852s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:24:42    852s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.056, MEM:2512.2M, EPOCH TIME: 1705796682.678391
[01/21 02:24:42    852s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:24:42    852s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:43    853s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=2512.2M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  1.412  |  0.515  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2560.3M, EPOCH TIME: 1705796683.324066
[01/21 02:24:43    853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:43    853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:43    853s] 
[01/21 02:24:43    853s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:24:43    853s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2560.3M, EPOCH TIME: 1705796683.377243
[01/21 02:24:43    853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:24:43    853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:43    853s] Density: 71.322%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1979.3M, totSessionCpu=0:14:13 **
[01/21 02:24:43    853s]   DRV Snapshot: (REF)
[01/21 02:24:43    853s]          Tran DRV: 0 (0)
[01/21 02:24:43    853s]           Cap DRV: 0 (0)
[01/21 02:24:43    853s]        Fanout DRV: 0 (0)
[01/21 02:24:43    853s]            Glitch: 0 (0)
[01/21 02:24:43    853s] *** Timing Is met
[01/21 02:24:43    853s] *** Check timing (0:00:00.0)
[01/21 02:24:43    853s] *** Setup timing is met (target slack 0ns)
[01/21 02:24:43    853s]   Timing Snapshot: (REF)
[01/21 02:24:43    853s]      Weighted WNS: 0.000
[01/21 02:24:43    853s]       All  PG WNS: 0.000
[01/21 02:24:43    853s]       High PG WNS: 0.000
[01/21 02:24:43    853s]       All  PG TNS: 0.000
[01/21 02:24:43    853s]       High PG TNS: 0.000
[01/21 02:24:43    853s]       Low  PG TNS: 0.000
[01/21 02:24:43    853s]    Category Slack: { [L, 0.515] [H, 1.413] }
[01/21 02:24:43    853s] 
[01/21 02:24:43    853s] **INFO: flowCheckPoint #3 OptimizationHold
[01/21 02:24:43    853s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:24:43    853s] 
[01/21 02:24:43    853s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:24:43    853s] Deleting Lib Analyzer.
[01/21 02:24:43    853s] 
[01/21 02:24:43    853s] TimeStamp Deleting Cell Server End ...
[01/21 02:24:43    853s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:24:43    854s] 
[01/21 02:24:43    854s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:24:43    854s] Summary for sequential cells identification: 
[01/21 02:24:43    854s]   Identified SBFF number: 104
[01/21 02:24:43    854s]   Identified MBFF number: 0
[01/21 02:24:43    854s]   Identified SB Latch number: 0
[01/21 02:24:43    854s]   Identified MB Latch number: 0
[01/21 02:24:43    854s]   Not identified SBFF number: 16
[01/21 02:24:43    854s]   Not identified MBFF number: 0
[01/21 02:24:43    854s]   Not identified SB Latch number: 0
[01/21 02:24:43    854s]   Not identified MB Latch number: 0
[01/21 02:24:43    854s]   Number of sequential cells which are not FFs: 32
[01/21 02:24:43    854s]  Visiting view : default_emulate_view
[01/21 02:24:43    854s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:24:43    854s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:43    854s]  Visiting view : default_emulate_view
[01/21 02:24:43    854s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:24:43    854s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:43    854s] TLC MultiMap info (StdDelay):
[01/21 02:24:43    854s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:24:43    854s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:24:43    854s]  Setting StdDelay to: 38ps
[01/21 02:24:43    854s] 
[01/21 02:24:43    854s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:24:43    854s] 
[01/21 02:24:43    854s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:24:43    854s] 
[01/21 02:24:43    854s] TimeStamp Deleting Cell Server End ...
[01/21 02:24:43    854s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2550.5M, EPOCH TIME: 1705796683.930895
[01/21 02:24:43    854s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:43    854s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:43    854s] 
[01/21 02:24:43    854s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:24:43    854s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.055, MEM:2550.5M, EPOCH TIME: 1705796683.986219
[01/21 02:24:43    854s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:24:43    854s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:43    854s] GigaOpt Hold Optimizer is used
[01/21 02:24:43    854s] End AAE Lib Interpolated Model. (MEM=2550.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:24:43    854s] 
[01/21 02:24:43    854s] Creating Lib Analyzer ...
[01/21 02:24:44    854s] 
[01/21 02:24:44    854s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:24:44    854s] Summary for sequential cells identification: 
[01/21 02:24:44    854s]   Identified SBFF number: 104
[01/21 02:24:44    854s]   Identified MBFF number: 0
[01/21 02:24:44    854s]   Identified SB Latch number: 0
[01/21 02:24:44    854s]   Identified MB Latch number: 0
[01/21 02:24:44    854s]   Not identified SBFF number: 16
[01/21 02:24:44    854s]   Not identified MBFF number: 0
[01/21 02:24:44    854s]   Not identified SB Latch number: 0
[01/21 02:24:44    854s]   Not identified MB Latch number: 0
[01/21 02:24:44    854s]   Number of sequential cells which are not FFs: 32
[01/21 02:24:44    854s]  Visiting view : default_emulate_view
[01/21 02:24:44    854s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:24:44    854s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:44    854s]  Visiting view : default_emulate_view
[01/21 02:24:44    854s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:24:44    854s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:44    854s] TLC MultiMap info (StdDelay):
[01/21 02:24:44    854s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:24:44    854s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:24:44    854s]  Setting StdDelay to: 38ps
[01/21 02:24:44    854s] 
[01/21 02:24:44    854s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:24:44    854s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/21 02:24:44    854s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/21 02:24:44    854s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:24:44    854s] 
[01/21 02:24:44    854s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:24:45    855s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:15 mem=2550.5M
[01/21 02:24:45    855s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:15 mem=2550.5M
[01/21 02:24:45    855s] Creating Lib Analyzer, finished. 
[01/21 02:24:45    855s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:14:15 mem=2550.5M ***
[01/21 02:24:45    855s] *** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:14:15.1/0:26:04.6 (0.5), mem = 2550.5M
[01/21 02:24:45    855s] Saving timing graph ...
[01/21 02:24:45    855s] Done save timing graph
[01/21 02:24:45    855s] Latch borrow mode reset to max_borrow
[01/21 02:24:45    855s] 
[01/21 02:24:45    855s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:24:45    855s] Deleting Lib Analyzer.
[01/21 02:24:45    855s] 
[01/21 02:24:45    855s] TimeStamp Deleting Cell Server End ...
[01/21 02:24:46    856s] Starting delay calculation for Hold views
[01/21 02:24:46    856s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/21 02:24:46    856s] AAE_INFO: resetNetProps viewIdx 0 
[01/21 02:24:46    856s] Starting SI iteration 1 using Infinite Timing Windows
[01/21 02:24:46    856s] #################################################################################
[01/21 02:24:46    856s] # Design Stage: PostRoute
[01/21 02:24:46    856s] # Design Name: picorv32
[01/21 02:24:46    856s] # Design Mode: 45nm
[01/21 02:24:46    856s] # Analysis Mode: MMMC OCV 
[01/21 02:24:46    856s] # Parasitics Mode: SPEF/RCDB 
[01/21 02:24:46    856s] # Signoff Settings: SI On 
[01/21 02:24:46    856s] #################################################################################
[01/21 02:24:47    857s] AAE_INFO: 1 threads acquired from CTE.
[01/21 02:24:47    857s] Setting infinite Tws ...
[01/21 02:24:47    857s] First Iteration Infinite Tw... 
[01/21 02:24:47    857s] Calculate late delays in OCV mode...
[01/21 02:24:47    857s] Calculate early delays in OCV mode...
[01/21 02:24:47    857s] Topological Sorting (REAL = 0:00:00.0, MEM = 2537.3M, InitMEM = 2537.3M)
[01/21 02:24:47    857s] Start delay calculation (fullDC) (1 T). (MEM=2537.3)
[01/21 02:24:47    857s] End AAE Lib Interpolated Model. (MEM=2548.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:24:50    860s] Total number of fetched objects 10972
[01/21 02:24:50    860s] AAE_INFO-618: Total number of nets in the design is 11114,  99.5 percent of the nets selected for SI analysis
[01/21 02:24:51    861s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/21 02:24:51    861s] End delay calculation. (MEM=2517.64 CPU=0:00:03.6 REAL=0:00:04.0)
[01/21 02:24:51    861s] End delay calculation (fullDC). (MEM=2517.64 CPU=0:00:04.0 REAL=0:00:04.0)
[01/21 02:24:51    861s] *** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 2517.6M) ***
[01/21 02:24:52    862s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2541.6M)
[01/21 02:24:52    862s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/21 02:24:52    862s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2541.6M)
[01/21 02:24:52    862s] 
[01/21 02:24:52    862s] Executing IPO callback for view pruning ..
[01/21 02:24:52    862s] 
[01/21 02:24:52    862s] Active hold views:
[01/21 02:24:52    862s]  default_emulate_view
[01/21 02:24:52    862s]   Dominating endpoints: 0
[01/21 02:24:52    862s]   Dominating TNS: -0.000
[01/21 02:24:52    862s] 
[01/21 02:24:52    862s] Starting SI iteration 2
[01/21 02:24:52    863s] Calculate late delays in OCV mode...
[01/21 02:24:52    863s] Calculate early delays in OCV mode...
[01/21 02:24:52    863s] Start delay calculation (fullDC) (1 T). (MEM=2481.02)
[01/21 02:24:53    863s] End AAE Lib Interpolated Model. (MEM=2481.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:24:53    863s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 39. 
[01/21 02:24:53    863s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10972. 
[01/21 02:24:53    863s] Total number of fetched objects 10972
[01/21 02:24:53    863s] AAE_INFO-618: Total number of nets in the design is 11114,  0.0 percent of the nets selected for SI analysis
[01/21 02:24:53    863s] End delay calculation. (MEM=2489.93 CPU=0:00:00.1 REAL=0:00:00.0)
[01/21 02:24:53    863s] End delay calculation (fullDC). (MEM=2489.93 CPU=0:00:00.2 REAL=0:00:01.0)
[01/21 02:24:53    863s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2489.9M) ***
[01/21 02:24:54    864s] *** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:14:24 mem=2513.9M)
[01/21 02:24:54    864s] Done building cte hold timing graph (fixHold) cpu=0:00:09.0 real=0:00:09.0 totSessionCpu=0:14:24 mem=2513.9M ***
[01/21 02:24:54    864s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.6 real=0:00:09.0 totSessionCpu=0:14:25 mem=2529.2M ***
[01/21 02:24:54    864s] Restoring timing graph ...
[01/21 02:24:55    865s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[01/21 02:24:55    865s] Done restore timing graph
[01/21 02:24:55    865s] Done building cte setup timing graph (fixHold) cpu=0:00:10.4 real=0:00:10.0 totSessionCpu=0:14:26 mem=2547.3M ***
[01/21 02:24:56    866s] *info: category slack lower bound [L 0.0] default
[01/21 02:24:56    866s] *info: category slack lower bound [H 0.0] reg2reg 
[01/21 02:24:56    866s] --------------------------------------------------- 
[01/21 02:24:56    866s]    Setup Violation Summary with Target Slack (0.000 ns)
[01/21 02:24:56    866s] --------------------------------------------------- 
[01/21 02:24:56    866s]          WNS    reg2regWNS
[01/21 02:24:56    866s]     0.515 ns      1.413 ns
[01/21 02:24:56    866s] --------------------------------------------------- 
[01/21 02:24:56    866s] OPTC: m1 20.0 20.0
[01/21 02:24:56    866s] Setting latch borrow mode to budget during optimization.
[01/21 02:24:56    866s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 02:24:56    866s] 
[01/21 02:24:56    866s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:24:56    866s] Summary for sequential cells identification: 
[01/21 02:24:56    866s]   Identified SBFF number: 104
[01/21 02:24:56    866s]   Identified MBFF number: 0
[01/21 02:24:56    866s]   Identified SB Latch number: 0
[01/21 02:24:56    866s]   Identified MB Latch number: 0
[01/21 02:24:56    866s]   Not identified SBFF number: 16
[01/21 02:24:56    866s]   Not identified MBFF number: 0
[01/21 02:24:56    866s]   Not identified SB Latch number: 0
[01/21 02:24:56    866s]   Not identified MB Latch number: 0
[01/21 02:24:56    866s]   Number of sequential cells which are not FFs: 32
[01/21 02:24:56    866s]  Visiting view : default_emulate_view
[01/21 02:24:56    866s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:24:56    866s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:56    866s]  Visiting view : default_emulate_view
[01/21 02:24:56    866s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:24:56    866s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:56    866s] TLC MultiMap info (StdDelay):
[01/21 02:24:56    866s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:24:56    866s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:24:56    866s]  Setting StdDelay to: 38ps
[01/21 02:24:56    866s] 
[01/21 02:24:56    866s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:24:56    866s] 
[01/21 02:24:56    866s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:24:56    866s] 
[01/21 02:24:56    866s] TimeStamp Deleting Cell Server End ...
[01/21 02:24:56    866s] 
[01/21 02:24:56    866s] Creating Lib Analyzer ...
[01/21 02:24:56    866s] 
[01/21 02:24:56    866s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:24:56    866s] Summary for sequential cells identification: 
[01/21 02:24:56    866s]   Identified SBFF number: 104
[01/21 02:24:56    866s]   Identified MBFF number: 0
[01/21 02:24:56    866s]   Identified SB Latch number: 0
[01/21 02:24:56    866s]   Identified MB Latch number: 0
[01/21 02:24:56    866s]   Not identified SBFF number: 16
[01/21 02:24:56    866s]   Not identified MBFF number: 0
[01/21 02:24:56    866s]   Not identified SB Latch number: 0
[01/21 02:24:56    866s]   Not identified MB Latch number: 0
[01/21 02:24:56    866s]   Number of sequential cells which are not FFs: 32
[01/21 02:24:56    866s]  Visiting view : default_emulate_view
[01/21 02:24:56    866s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:24:56    866s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:56    866s]  Visiting view : default_emulate_view
[01/21 02:24:56    866s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:24:56    866s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:56    866s] TLC MultiMap info (StdDelay):
[01/21 02:24:56    866s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:24:56    866s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:24:56    866s]  Setting StdDelay to: 38ps
[01/21 02:24:56    866s] 
[01/21 02:24:56    866s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:24:56    866s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/21 02:24:56    866s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/21 02:24:56    866s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:24:56    866s] 
[01/21 02:24:56    866s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:24:57    867s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:27 mem=2571.3M
[01/21 02:24:57    867s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:27 mem=2571.3M
[01/21 02:24:57    867s] Creating Lib Analyzer, finished. 
[01/21 02:24:57    867s] 
[01/21 02:24:57    867s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[01/21 02:24:57    867s] *Info: worst delay setup view: default_emulate_view
[01/21 02:24:57    867s] Footprint list for hold buffering (delay unit: ps)
[01/21 02:24:57    867s] =================================================================
[01/21 02:24:57    867s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[01/21 02:24:57    867s] ------------------------------------------------------------------
[01/21 02:24:57    867s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[01/21 02:24:57    867s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[01/21 02:24:57    867s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[01/21 02:24:57    867s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[01/21 02:24:57    867s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[01/21 02:24:57    867s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[01/21 02:24:57    867s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[01/21 02:24:57    867s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[01/21 02:24:57    867s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[01/21 02:24:57    867s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[01/21 02:24:57    867s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[01/21 02:24:57    867s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[01/21 02:24:57    867s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[01/21 02:24:57    867s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[01/21 02:24:57    867s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[01/21 02:24:57    867s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[01/21 02:24:57    867s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[01/21 02:24:57    867s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[01/21 02:24:57    867s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[01/21 02:24:57    867s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[01/21 02:24:57    867s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[01/21 02:24:57    867s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[01/21 02:24:57    867s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[01/21 02:24:57    867s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[01/21 02:24:57    867s] =================================================================
[01/21 02:24:57    867s] Hold Timer stdDelay = 38.0ps
[01/21 02:24:57    867s]  Visiting view : default_emulate_view
[01/21 02:24:57    867s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:24:57    867s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:57    867s] Hold Timer stdDelay = 38.0ps (default_emulate_view)
[01/21 02:24:57    867s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2571.3M, EPOCH TIME: 1705796697.149612
[01/21 02:24:57    867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:57    867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:57    867s] 
[01/21 02:24:57    867s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:24:57    867s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2571.3M, EPOCH TIME: 1705796697.184247
[01/21 02:24:57    867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:24:57    867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:57    867s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  1.412  |  0.515  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.463  |  0.562  |  0.463  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2609.4M, EPOCH TIME: 1705796697.503145
[01/21 02:24:57    867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:57    867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:57    867s] 
[01/21 02:24:57    867s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:24:57    867s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:2609.4M, EPOCH TIME: 1705796697.540298
[01/21 02:24:57    867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:24:57    867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:57    867s] Density: 71.322%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 2021.4M, totSessionCpu=0:14:28 **
[01/21 02:24:57    867s] *** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:12.4/0:00:12.5 (1.0), totSession cpu/real = 0:14:27.5/0:26:17.1 (0.6), mem = 2551.4M
[01/21 02:24:57    867s] 
[01/21 02:24:57    867s] =============================================================================================
[01/21 02:24:57    867s]  Step TAT Report : BuildHoldData #2 / optDesign #2                              21.35-s114_1
[01/21 02:24:57    867s] =============================================================================================
[01/21 02:24:57    867s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:24:57    867s] ---------------------------------------------------------------------------------------------
[01/21 02:24:57    867s] [ ViewPruning            ]     10   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:24:57    867s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:24:57    867s] [ DrvReport              ]      1   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:24:57    867s] [ SlackTraversorInit     ]      2   0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:00.5    1.0
[01/21 02:24:57    867s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 02:24:57    867s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   7.4 % )     0:00:00.9 /  0:00:00.9    1.0
[01/21 02:24:57    867s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:24:57    867s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:24:57    867s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:24:57    867s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 02:24:57    867s] [ TimingUpdate           ]      6   0:00:02.9  (  23.5 % )     0:00:07.7 /  0:00:07.7    1.0
[01/21 02:24:57    867s] [ FullDelayCalc          ]      3   0:00:04.5  (  36.2 % )     0:00:04.5 /  0:00:04.6    1.0
[01/21 02:24:57    867s] [ TimingReport           ]      2   0:00:00.6  (   4.8 % )     0:00:00.6 /  0:00:00.6    1.0
[01/21 02:24:57    867s] [ SaveTimingGraph        ]      1   0:00:00.4  (   3.5 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:24:57    867s] [ RestoreTimingGraph     ]      1   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 02:24:57    867s] [ MISC                   ]          0:00:01.4  (  10.9 % )     0:00:01.4 /  0:00:01.3    0.9
[01/21 02:24:57    867s] ---------------------------------------------------------------------------------------------
[01/21 02:24:57    867s]  BuildHoldData #2 TOTAL             0:00:12.5  ( 100.0 % )     0:00:12.5 /  0:00:12.4    1.0
[01/21 02:24:57    867s] ---------------------------------------------------------------------------------------------
[01/21 02:24:57    867s] 
[01/21 02:24:57    867s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:14:27.5/0:26:17.1 (0.6), mem = 2551.4M
[01/21 02:24:57    867s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3576.34
[01/21 02:24:57    867s] HoldSingleBuffer minRootGain=0.000
[01/21 02:24:57    867s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[01/21 02:24:57    867s] HoldSingleBuffer minRootGain=0.000
[01/21 02:24:57    867s] HoldSingleBuffer minRootGain=0.000
[01/21 02:24:57    867s] HoldSingleBuffer minRootGain=0.000
[01/21 02:24:57    867s] *info: Run optDesign holdfix with 1 thread.
[01/21 02:24:57    867s] Info: 43 clock nets excluded from IPO operation.
[01/21 02:24:57    867s] --------------------------------------------------- 
[01/21 02:24:57    867s]    Hold Timing Summary  - Initial 
[01/21 02:24:57    867s] --------------------------------------------------- 
[01/21 02:24:57    867s]  Target slack:       0.0000 ns
[01/21 02:24:57    867s]  View: default_emulate_view 
[01/21 02:24:57    867s]    WNS:       0.4627
[01/21 02:24:57    867s]    TNS:       0.0000
[01/21 02:24:57    867s]    VP :            0
[01/21 02:24:57    867s]    Worst hold path end point: last_mem_valid_reg/D 
[01/21 02:24:57    867s] --------------------------------------------------- 
[01/21 02:24:57    867s] *** Hold timing is met. Hold fixing is not needed 
[01/21 02:24:57    867s] **INFO: total 0 insts, 0 nets marked don't touch
[01/21 02:24:57    867s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[01/21 02:24:57    867s] **INFO: total 0 insts, 0 nets unmarked don't touch

[01/21 02:24:57    867s] 
[01/21 02:24:57    867s] Capturing REF for hold ...
[01/21 02:24:57    867s]    Hold Timing Snapshot: (REF)
[01/21 02:24:57    867s]              All PG WNS: 0.000
[01/21 02:24:57    867s]              All PG TNS: 0.000
[01/21 02:24:57    867s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3576.34
[01/21 02:24:57    867s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:14:27.6/0:26:17.2 (0.6), mem = 2589.6M
[01/21 02:24:57    867s] 
[01/21 02:24:57    867s] =============================================================================================
[01/21 02:24:57    867s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.35-s114_1
[01/21 02:24:57    867s] =============================================================================================
[01/21 02:24:57    867s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:24:57    867s] ---------------------------------------------------------------------------------------------
[01/21 02:24:57    867s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:24:57    867s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:24:57    867s] [ MISC                   ]          0:00:00.1  (  99.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:24:57    867s] ---------------------------------------------------------------------------------------------
[01/21 02:24:57    867s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:24:57    867s] ---------------------------------------------------------------------------------------------
[01/21 02:24:57    867s] 
[01/21 02:24:57    867s] 
[01/21 02:24:57    867s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:24:57    867s] Deleting Lib Analyzer.
[01/21 02:24:57    867s] 
[01/21 02:24:57    867s] TimeStamp Deleting Cell Server End ...
[01/21 02:24:57    867s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/21 02:24:57    867s] 
[01/21 02:24:57    867s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:24:57    867s] Summary for sequential cells identification: 
[01/21 02:24:57    867s]   Identified SBFF number: 104
[01/21 02:24:57    867s]   Identified MBFF number: 0
[01/21 02:24:57    867s]   Identified SB Latch number: 0
[01/21 02:24:57    867s]   Identified MB Latch number: 0
[01/21 02:24:57    867s]   Not identified SBFF number: 16
[01/21 02:24:57    867s]   Not identified MBFF number: 0
[01/21 02:24:57    867s]   Not identified SB Latch number: 0
[01/21 02:24:57    867s]   Not identified MB Latch number: 0
[01/21 02:24:57    867s]   Number of sequential cells which are not FFs: 32
[01/21 02:24:57    867s]  Visiting view : default_emulate_view
[01/21 02:24:57    867s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:24:57    867s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:57    867s]  Visiting view : default_emulate_view
[01/21 02:24:57    867s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:24:57    867s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:57    867s] TLC MultiMap info (StdDelay):
[01/21 02:24:57    867s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:24:57    867s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:24:57    867s]  Setting StdDelay to: 38ps
[01/21 02:24:57    867s] 
[01/21 02:24:57    867s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:24:57    867s] 
[01/21 02:24:57    867s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:24:57    867s] 
[01/21 02:24:57    867s] TimeStamp Deleting Cell Server End ...
[01/21 02:24:57    867s] **INFO: flowCheckPoint #4 OptimizationPreEco
[01/21 02:24:57    867s] Running postRoute recovery in preEcoRoute mode
[01/21 02:24:57    867s] **optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 2015.6M, totSessionCpu=0:14:28 **
[01/21 02:24:58    868s]   DRV Snapshot: (TGT)
[01/21 02:24:58    868s]          Tran DRV: 0 (0)
[01/21 02:24:58    868s]           Cap DRV: 0 (0)
[01/21 02:24:58    868s]        Fanout DRV: 0 (0)
[01/21 02:24:58    868s]            Glitch: 0 (0)
[01/21 02:24:58    868s] 
[01/21 02:24:58    868s] Creating Lib Analyzer ...
[01/21 02:24:58    868s] 
[01/21 02:24:58    868s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:24:58    868s] Summary for sequential cells identification: 
[01/21 02:24:58    868s]   Identified SBFF number: 104
[01/21 02:24:58    868s]   Identified MBFF number: 0
[01/21 02:24:58    868s]   Identified SB Latch number: 0
[01/21 02:24:58    868s]   Identified MB Latch number: 0
[01/21 02:24:58    868s]   Not identified SBFF number: 16
[01/21 02:24:58    868s]   Not identified MBFF number: 0
[01/21 02:24:58    868s]   Not identified SB Latch number: 0
[01/21 02:24:58    868s]   Not identified MB Latch number: 0
[01/21 02:24:58    868s]   Number of sequential cells which are not FFs: 32
[01/21 02:24:58    868s]  Visiting view : default_emulate_view
[01/21 02:24:58    868s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/21 02:24:58    868s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:58    868s]  Visiting view : default_emulate_view
[01/21 02:24:58    868s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/21 02:24:58    868s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:24:58    868s] TLC MultiMap info (StdDelay):
[01/21 02:24:58    868s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:24:58    868s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/21 02:24:58    868s]  Setting StdDelay to: 41.7ps
[01/21 02:24:58    868s] 
[01/21 02:24:58    868s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:24:58    868s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/21 02:24:58    868s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/21 02:24:58    868s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 02:24:58    868s] 
[01/21 02:24:58    868s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/21 02:24:58    868s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:29 mem=2579.7M
[01/21 02:24:58    868s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:29 mem=2579.7M
[01/21 02:24:58    868s] Creating Lib Analyzer, finished. 
[01/21 02:24:58    868s] Checking DRV degradation...
[01/21 02:24:58    868s] 
[01/21 02:24:58    868s] Recovery Manager:
[01/21 02:24:58    868s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/21 02:24:58    868s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/21 02:24:58    868s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/21 02:24:58    868s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[01/21 02:24:58    868s] 
[01/21 02:24:58    868s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/21 02:24:58    868s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2549.73M, totSessionCpu=0:14:29).
[01/21 02:24:58    868s] **optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 2023.7M, totSessionCpu=0:14:29 **
[01/21 02:24:58    868s] 
[01/21 02:24:59    868s]   DRV Snapshot: (REF)
[01/21 02:24:59    868s]          Tran DRV: 0 (0)
[01/21 02:24:59    868s]           Cap DRV: 0 (0)
[01/21 02:24:59    868s]        Fanout DRV: 0 (0)
[01/21 02:24:59    868s]            Glitch: 0 (0)
[01/21 02:24:59    868s] Skipping pre eco harden opt
[01/21 02:24:59    869s] **INFO: Skipping refine place as no legal commits were detected
[01/21 02:24:59    869s] {MMLU 0 43 10972}
[01/21 02:24:59    869s] ### Creating LA Mngr. totSessionCpu=0:14:29 mem=2587.9M
[01/21 02:24:59    869s] ### Creating LA Mngr, finished. totSessionCpu=0:14:29 mem=2587.9M
[01/21 02:24:59    869s] Default Rule : ""
[01/21 02:24:59    869s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
[01/21 02:24:59    869s] Worst Slack : 1.413 ns
[01/21 02:24:59    869s] 
[01/21 02:24:59    869s] Start Layer Assignment ...
[01/21 02:24:59    869s] WNS(1.413ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[01/21 02:24:59    869s] 
[01/21 02:24:59    869s] Select 0 cadidates out of 11114.
[01/21 02:24:59    869s] No critical nets selected. Skipped !
[01/21 02:24:59    869s] GigaOpt: setting up router preferences
[01/21 02:24:59    869s] GigaOpt: 0 nets assigned router directives
[01/21 02:24:59    869s] 
[01/21 02:24:59    869s] Start Assign Priority Nets ...
[01/21 02:24:59    869s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/21 02:24:59    869s] Existing Priority Nets 0 (0.0%)
[01/21 02:24:59    869s] Assigned Priority Nets 0 (0.0%)
[01/21 02:24:59    869s] 
[01/21 02:24:59    869s] Set Prefer Layer Routing Effort ...
[01/21 02:24:59    869s] Total Net(11112) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[01/21 02:24:59    869s] 
[01/21 02:24:59    869s] {MMLU 0 43 10972}
[01/21 02:24:59    869s] ### Creating LA Mngr. totSessionCpu=0:14:29 mem=2587.9M
[01/21 02:24:59    869s] ### Creating LA Mngr, finished. totSessionCpu=0:14:29 mem=2587.9M
[01/21 02:24:59    869s] #optDebug: Start CG creation (mem=2587.9M)
[01/21 02:24:59    869s]  ...initializing CG  maxDriveDist 1527.216500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 152.721500 
[01/21 02:24:59    869s] (cpu=0:00:00.1, mem=2670.9M)
[01/21 02:24:59    869s]  ...processing cgPrt (cpu=0:00:00.1, mem=2670.9M)
[01/21 02:24:59    869s]  ...processing cgEgp (cpu=0:00:00.1, mem=2670.9M)
[01/21 02:24:59    869s]  ...processing cgPbk (cpu=0:00:00.1, mem=2670.9M)
[01/21 02:24:59    869s]  ...processing cgNrb(cpu=0:00:00.1, mem=2670.9M)
[01/21 02:24:59    869s]  ...processing cgObs (cpu=0:00:00.1, mem=2670.9M)
[01/21 02:24:59    869s]  ...processing cgCon (cpu=0:00:00.1, mem=2670.9M)
[01/21 02:24:59    869s]  ...processing cgPdm (cpu=0:00:00.1, mem=2670.9M)
[01/21 02:24:59    869s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2670.9M)
[01/21 02:24:59    869s] Default Rule : ""
[01/21 02:24:59    869s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
[01/21 02:24:59    869s] Worst Slack : 0.515 ns
[01/21 02:24:59    869s] 
[01/21 02:24:59    869s] Start Layer Assignment ...
[01/21 02:24:59    869s] WNS(0.515ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[01/21 02:24:59    869s] 
[01/21 02:24:59    869s] Select 0 cadidates out of 11114.
[01/21 02:24:59    869s] No critical nets selected. Skipped !
[01/21 02:24:59    869s] GigaOpt: setting up router preferences
[01/21 02:24:59    869s] GigaOpt: 0 nets assigned router directives
[01/21 02:24:59    869s] 
[01/21 02:24:59    869s] Start Assign Priority Nets ...
[01/21 02:24:59    869s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/21 02:24:59    869s] Existing Priority Nets 0 (0.0%)
[01/21 02:24:59    869s] Assigned Priority Nets 0 (0.0%)
[01/21 02:24:59    869s] {MMLU 0 43 10972}
[01/21 02:24:59    869s] ### Creating LA Mngr. totSessionCpu=0:14:29 mem=2670.9M
[01/21 02:24:59    869s] ### Creating LA Mngr, finished. totSessionCpu=0:14:29 mem=2670.9M
[01/21 02:24:59    869s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2670.9M, EPOCH TIME: 1705796699.484666
[01/21 02:24:59    869s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:59    869s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:59    869s] 
[01/21 02:24:59    869s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:24:59    869s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:2670.9M, EPOCH TIME: 1705796699.519941
[01/21 02:24:59    869s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:24:59    869s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:59    869s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  1.412  |  0.515  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2670.9M, EPOCH TIME: 1705796699.997779
[01/21 02:24:59    869s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:24:59    869s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:00    870s] 
[01/21 02:25:00    870s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:25:00    870s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:2670.9M, EPOCH TIME: 1705796700.035520
[01/21 02:25:00    870s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:25:00    870s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:00    870s] Density: 71.322%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:00:53, mem = 1925.1M, totSessionCpu=0:14:30 **
[01/21 02:25:00    870s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[01/21 02:25:00    870s] -routeWithEco false                       # bool, default=false
[01/21 02:25:00    870s] -routeSelectedNetOnly false               # bool, default=false
[01/21 02:25:00    870s] -routeWithTimingDriven true               # bool, default=false, user setting
[01/21 02:25:00    870s] -routeWithSiDriven true                   # bool, default=false, user setting
[01/21 02:25:00    870s] Existing Dirty Nets : 0
[01/21 02:25:00    870s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[01/21 02:25:00    870s] Reset Dirty Nets : 0
[01/21 02:25:00    870s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:14:30.1/0:26:19.6 (0.6), mem = 2462.4M
[01/21 02:25:00    870s] 
[01/21 02:25:00    870s] globalDetailRoute
[01/21 02:25:00    870s] 
[01/21 02:25:00    870s] #Start globalDetailRoute on Sun Jan 21 02:25:00 2024
[01/21 02:25:00    870s] #
[01/21 02:25:00    870s] ### Time Record (globalDetailRoute) is installed.
[01/21 02:25:00    870s] ### Time Record (Pre Callback) is installed.
[01/21 02:25:00    870s] Closing parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/picorv32_3576_a1MipI.rcdb.d/picorv32.rcdb.d': 10928 access done (mem: 2443.352M)
[01/21 02:25:00    870s] ### Time Record (Pre Callback) is uninstalled.
[01/21 02:25:00    870s] ### Time Record (DB Import) is installed.
[01/21 02:25:00    870s] ### Time Record (Timing Data Generation) is installed.
[01/21 02:25:00    870s] ### Time Record (Timing Data Generation) is uninstalled.
[01/21 02:25:00    870s] ### Net info: total nets: 11114
[01/21 02:25:00    870s] ### Net info: dirty nets: 0
[01/21 02:25:00    870s] ### Net info: marked as disconnected nets: 0
[01/21 02:25:00    870s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/21 02:25:00    870s] #num needed restored net=0
[01/21 02:25:00    870s] #need_extraction net=0 (total=11114)
[01/21 02:25:00    870s] ### Net info: fully routed nets: 10929
[01/21 02:25:00    870s] ### Net info: trivial (< 2 pins) nets: 185
[01/21 02:25:00    870s] ### Net info: unrouted nets: 0
[01/21 02:25:00    870s] ### Net info: re-extraction nets: 0
[01/21 02:25:00    870s] ### Net info: ignored nets: 0
[01/21 02:25:00    870s] ### Net info: skip routing nets: 0
[01/21 02:25:00    870s] ### import design signature (62): route=1042985788 fixed_route=728711262 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1863007490 dirty_area=0 del_dirty_area=0 cell=471102084 placement=188253146 pin_access=1847995773 inst_pattern=1
[01/21 02:25:00    870s] ### Time Record (DB Import) is uninstalled.
[01/21 02:25:00    870s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/21 02:25:00    870s] #RTESIG:78da9592cd4ec330108439f3142bb78720b5c5ebc47f57a47242804ae15ab98ddb5a4a1c
[01/21 02:25:00    870s] #       943807de1e57484815694cf764599fd7b3333b997e2c5740182e723eef108b0dc2f38a31
[01/21 02:25:00    870s] #       aa91cd19a5c53dc30df2f9fb03b99d4c5f5ed74c2bd89baab3906d9ba69a41f9e54ded76
[01/21 02:25:00    870s] #       50dabde9ab009d0dc1f9c3dd0f2e29038204b22eb4f176067d67db3f8c02f2b47c7cfbb4
[01/21 02:25:00    870s] #       3b67aa55d3077b3a275ee51c42dbffea18443490da96aeafc77b2985800515b10a84ccf9
[01/21 02:25:00    870s] #       600fb61d44b58c62dbdda66e4a5b2db6ce8f77461a0d38f36b0842a6ce6619f734a6945f
[01/21 02:25:00    870s] #       85737a0dce85860217929e0ab27dd598302c9b6b919e4de03f0c1092a721a90424d241a5
[01/21 02:25:00    870s] #       e2be75c1f8d2b4658cc6fabebe44e6407ce36d8212a92d432d548a611431c9208b8a8eee
[01/21 02:25:00    870s] #       701c5f298622fa903082a194e90f555a383b89ba28e8e61b14604e4a
[01/21 02:25:00    870s] #
[01/21 02:25:00    870s] #Skip comparing routing design signature in db-snapshot flow
[01/21 02:25:00    870s] ### Time Record (Data Preparation) is installed.
[01/21 02:25:00    870s] #RTESIG:78da9592cb4ec330104559f31523b78b20b5c533895f5ba4b24280ca635ba58ddb464a1c
[01/21 02:25:00    870s] #       94380bfe1e1724a48a34a65e59d6f1f8f8ce4ca6efcb1530c2452ae61d62b646785c1171
[01/21 02:25:00    870s] #       833427ceb35bc2358af9db1dbb9e4c9f9e5fc968d8e5556721d9344d3583e2d3e575b985
[01/21 02:25:00    870s] #       c2eef2bef2d059ef4bb7bff9c1152760c820e97c1b4e67d077b6fdc368600fcbfb970fbb
[01/21 02:25:00    870s] #       2df36ad5f4de1ef7915ba900dff6bf1e83880156dba2ecebf15a5a2360c665581942523a
[01/21 02:25:00    870s] #       6ff7b61d448d0ab2ed765d3785ad169bd28d57461e0238c96b0842d2277f19cf347429bd
[01/21 02:25:00    870s] #       0817fc125c4803192e143f2e48765593fb616d6164fc6f12ff118054220e292d21d21dd4
[01/21 02:25:00    870s] #       3acc5be77357e46d115a635d5f9f235360ae713642c9d894a12101ecdb3e320b46ea5831
[01/21 02:25:00    870s] #       e288510629a81fcafd61fc3d4219028b2446a854fc411d17a7a3d459a1ab2fc1b35aff
[01/21 02:25:00    870s] #
[01/21 02:25:00    870s] ### Time Record (Data Preparation) is uninstalled.
[01/21 02:25:00    870s] ### Time Record (Global Routing) is installed.
[01/21 02:25:00    870s] ### Time Record (Global Routing) is uninstalled.
[01/21 02:25:00    870s] #Total number of trivial nets (e.g. < 2 pins) = 185 (skipped).
[01/21 02:25:00    870s] #Total number of routable nets = 10929.
[01/21 02:25:00    870s] #Total number of nets in the design = 11114.
[01/21 02:25:00    870s] #10929 routable nets have routed wires.
[01/21 02:25:00    870s] #43 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/21 02:25:00    870s] #No nets have been global routed.
[01/21 02:25:00    870s] ### Time Record (Data Preparation) is installed.
[01/21 02:25:00    870s] #Start routing data preparation on Sun Jan 21 02:25:00 2024
[01/21 02:25:00    870s] #
[01/21 02:25:00    870s] #Minimum voltage of a net in the design = 0.000.
[01/21 02:25:00    870s] #Maximum voltage of a net in the design = 0.900.
[01/21 02:25:00    870s] #Voltage range [0.000 - 0.900] has 11039 nets.
[01/21 02:25:00    870s] #Voltage range [0.900 - 0.900] has 1 net.
[01/21 02:25:00    870s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/21 02:25:01    871s] #Build and mark too close pins for the same net.
[01/21 02:25:01    871s] ### Time Record (Cell Pin Access) is installed.
[01/21 02:25:01    871s] #Initial pin access analysis.
[01/21 02:25:01    871s] #Detail pin access analysis.
[01/21 02:25:01    871s] ### Time Record (Cell Pin Access) is uninstalled.
[01/21 02:25:01    871s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/21 02:25:01    871s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:25:01    871s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:25:01    871s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:25:01    871s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:25:01    871s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:25:01    871s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:25:01    871s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:25:01    871s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:25:01    871s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/21 02:25:01    871s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/21 02:25:01    871s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[01/21 02:25:01    871s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1926.58 (MB), peak = 2066.32 (MB)
[01/21 02:25:01    871s] #Regenerating Ggrids automatically.
[01/21 02:25:01    871s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/21 02:25:01    871s] #Using automatically generated G-grids.
[01/21 02:25:01    871s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/21 02:25:04    874s] #Done routing data preparation.
[01/21 02:25:04    874s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1967.63 (MB), peak = 2066.32 (MB)
[01/21 02:25:04    874s] #Found 0 nets for post-route si or timing fixing.
[01/21 02:25:04    874s] #
[01/21 02:25:04    874s] #Finished routing data preparation on Sun Jan 21 02:25:04 2024
[01/21 02:25:04    874s] #
[01/21 02:25:04    874s] #Cpu time = 00:00:03
[01/21 02:25:04    874s] #Elapsed time = 00:00:03
[01/21 02:25:04    874s] #Increased memory = 45.04 (MB)
[01/21 02:25:04    874s] #Total memory = 1967.64 (MB)
[01/21 02:25:04    874s] #Peak memory = 2066.32 (MB)
[01/21 02:25:04    874s] #
[01/21 02:25:04    874s] ### Time Record (Data Preparation) is uninstalled.
[01/21 02:25:04    874s] ### Time Record (Global Routing) is installed.
[01/21 02:25:04    874s] #
[01/21 02:25:04    874s] #Start global routing on Sun Jan 21 02:25:04 2024
[01/21 02:25:04    874s] #
[01/21 02:25:04    874s] #
[01/21 02:25:04    874s] #Start global routing initialization on Sun Jan 21 02:25:04 2024
[01/21 02:25:04    874s] #
[01/21 02:25:04    874s] #WARNING (NRGR-22) Design is already detail routed.
[01/21 02:25:04    874s] ### Time Record (Global Routing) is uninstalled.
[01/21 02:25:04    874s] ### Time Record (Data Preparation) is installed.
[01/21 02:25:04    874s] ### Time Record (Data Preparation) is uninstalled.
[01/21 02:25:04    874s] ### track-assign external-init starts on Sun Jan 21 02:25:04 2024 with memory = 1967.64 (MB), peak = 2066.32 (MB)
[01/21 02:25:04    874s] ### Time Record (Track Assignment) is installed.
[01/21 02:25:04    874s] ### Time Record (Track Assignment) is uninstalled.
[01/21 02:25:04    874s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[01/21 02:25:04    874s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/21 02:25:04    874s] #Cpu time = 00:00:04
[01/21 02:25:04    874s] #Elapsed time = 00:00:04
[01/21 02:25:04    874s] #Increased memory = 45.04 (MB)
[01/21 02:25:04    874s] #Total memory = 1967.64 (MB)
[01/21 02:25:04    874s] #Peak memory = 2066.32 (MB)
[01/21 02:25:04    874s] ### Time Record (Detail Routing) is installed.
[01/21 02:25:04    874s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/21 02:25:04    874s] #
[01/21 02:25:04    874s] #Start Detail Routing..
[01/21 02:25:04    874s] #start initial detail routing ...
[01/21 02:25:04    874s] ### Design has 0 dirty nets, has valid drcs
[01/21 02:25:05    875s] ### Routing stats:
[01/21 02:25:05    875s] #   number of violations = 0
[01/21 02:25:05    875s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1967.52 (MB), peak = 2066.32 (MB)
[01/21 02:25:05    875s] #Complete Detail Routing.
[01/21 02:25:05    875s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:25:05    875s] #Total wire length = 204463 um.
[01/21 02:25:05    875s] #Total half perimeter of net bounding box = 177243 um.
[01/21 02:25:05    875s] #Total wire length on LAYER Metal1 = 3182 um.
[01/21 02:25:05    875s] #Total wire length on LAYER Metal2 = 57087 um.
[01/21 02:25:05    875s] #Total wire length on LAYER Metal3 = 62643 um.
[01/21 02:25:05    875s] #Total wire length on LAYER Metal4 = 46682 um.
[01/21 02:25:05    875s] #Total wire length on LAYER Metal5 = 25628 um.
[01/21 02:25:05    875s] #Total wire length on LAYER Metal6 = 7474 um.
[01/21 02:25:05    875s] #Total wire length on LAYER Metal7 = 804 um.
[01/21 02:25:05    875s] #Total wire length on LAYER Metal8 = 495 um.
[01/21 02:25:05    875s] #Total wire length on LAYER Metal9 = 326 um.
[01/21 02:25:05    875s] #Total wire length on LAYER Metal10 = 64 um.
[01/21 02:25:05    875s] #Total wire length on LAYER Metal11 = 80 um.
[01/21 02:25:05    875s] #Total number of vias = 82574
[01/21 02:25:05    875s] #Total number of multi-cut vias = 54627 ( 66.2%)
[01/21 02:25:05    875s] #Total number of single cut vias = 27947 ( 33.8%)
[01/21 02:25:05    875s] #Up-Via Summary (total 82574):
[01/21 02:25:05    875s] #                   single-cut          multi-cut      Total
[01/21 02:25:05    875s] #-----------------------------------------------------------
[01/21 02:25:05    875s] # Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
[01/21 02:25:05    875s] # Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
[01/21 02:25:05    875s] # Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
[01/21 02:25:05    875s] # Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
[01/21 02:25:05    875s] # Metal5           574 ( 60.6%)       373 ( 39.4%)        947
[01/21 02:25:05    875s] # Metal6             5 (  6.0%)        78 ( 94.0%)         83
[01/21 02:25:05    875s] # Metal7             1 (  2.8%)        35 ( 97.2%)         36
[01/21 02:25:05    875s] # Metal8             0 (  0.0%)        21 (100.0%)         21
[01/21 02:25:05    875s] # Metal9             0 (  0.0%)         9 (100.0%)          9
[01/21 02:25:05    875s] # Metal10            0 (  0.0%)         6 (100.0%)          6
[01/21 02:25:05    875s] #-----------------------------------------------------------
[01/21 02:25:05    875s] #                27947 ( 33.8%)     54627 ( 66.2%)      82574 
[01/21 02:25:05    875s] #
[01/21 02:25:05    875s] #Total number of DRC violations = 0
[01/21 02:25:05    875s] ### Time Record (Detail Routing) is uninstalled.
[01/21 02:25:05    875s] #Cpu time = 00:00:01
[01/21 02:25:05    875s] #Elapsed time = 00:00:01
[01/21 02:25:05    875s] #Increased memory = -0.12 (MB)
[01/21 02:25:05    875s] #Total memory = 1967.52 (MB)
[01/21 02:25:05    875s] #Peak memory = 2066.32 (MB)
[01/21 02:25:05    875s] ### Time Record (Antenna Fixing) is installed.
[01/21 02:25:05    875s] #
[01/21 02:25:05    875s] #start routing for process antenna violation fix ...
[01/21 02:25:05    875s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/21 02:25:08    878s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1968.06 (MB), peak = 2066.32 (MB)
[01/21 02:25:08    878s] #
[01/21 02:25:08    878s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:25:08    878s] #Total wire length = 204463 um.
[01/21 02:25:08    878s] #Total half perimeter of net bounding box = 177243 um.
[01/21 02:25:08    878s] #Total wire length on LAYER Metal1 = 3182 um.
[01/21 02:25:08    878s] #Total wire length on LAYER Metal2 = 57087 um.
[01/21 02:25:08    878s] #Total wire length on LAYER Metal3 = 62643 um.
[01/21 02:25:08    878s] #Total wire length on LAYER Metal4 = 46682 um.
[01/21 02:25:08    878s] #Total wire length on LAYER Metal5 = 25628 um.
[01/21 02:25:08    878s] #Total wire length on LAYER Metal6 = 7474 um.
[01/21 02:25:08    878s] #Total wire length on LAYER Metal7 = 804 um.
[01/21 02:25:08    878s] #Total wire length on LAYER Metal8 = 495 um.
[01/21 02:25:08    878s] #Total wire length on LAYER Metal9 = 326 um.
[01/21 02:25:08    878s] #Total wire length on LAYER Metal10 = 64 um.
[01/21 02:25:08    878s] #Total wire length on LAYER Metal11 = 80 um.
[01/21 02:25:08    878s] #Total number of vias = 82574
[01/21 02:25:08    878s] #Total number of multi-cut vias = 54627 ( 66.2%)
[01/21 02:25:08    878s] #Total number of single cut vias = 27947 ( 33.8%)
[01/21 02:25:08    878s] #Up-Via Summary (total 82574):
[01/21 02:25:08    878s] #                   single-cut          multi-cut      Total
[01/21 02:25:08    878s] #-----------------------------------------------------------
[01/21 02:25:08    878s] # Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
[01/21 02:25:08    878s] # Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
[01/21 02:25:08    878s] # Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
[01/21 02:25:08    878s] # Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
[01/21 02:25:08    878s] # Metal5           574 ( 60.6%)       373 ( 39.4%)        947
[01/21 02:25:08    878s] # Metal6             5 (  6.0%)        78 ( 94.0%)         83
[01/21 02:25:08    878s] # Metal7             1 (  2.8%)        35 ( 97.2%)         36
[01/21 02:25:08    878s] # Metal8             0 (  0.0%)        21 (100.0%)         21
[01/21 02:25:08    878s] # Metal9             0 (  0.0%)         9 (100.0%)          9
[01/21 02:25:08    878s] # Metal10            0 (  0.0%)         6 (100.0%)          6
[01/21 02:25:08    878s] #-----------------------------------------------------------
[01/21 02:25:08    878s] #                27947 ( 33.8%)     54627 ( 66.2%)      82574 
[01/21 02:25:08    878s] #
[01/21 02:25:08    878s] #Total number of DRC violations = 0
[01/21 02:25:08    878s] #Total number of process antenna violations = 0
[01/21 02:25:08    878s] #Total number of net violated process antenna rule = 0
[01/21 02:25:08    878s] #
[01/21 02:25:09    879s] #
[01/21 02:25:09    879s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:25:09    879s] #Total wire length = 204463 um.
[01/21 02:25:09    879s] #Total half perimeter of net bounding box = 177243 um.
[01/21 02:25:09    879s] #Total wire length on LAYER Metal1 = 3182 um.
[01/21 02:25:09    879s] #Total wire length on LAYER Metal2 = 57087 um.
[01/21 02:25:09    879s] #Total wire length on LAYER Metal3 = 62643 um.
[01/21 02:25:09    879s] #Total wire length on LAYER Metal4 = 46682 um.
[01/21 02:25:09    879s] #Total wire length on LAYER Metal5 = 25628 um.
[01/21 02:25:09    879s] #Total wire length on LAYER Metal6 = 7474 um.
[01/21 02:25:09    879s] #Total wire length on LAYER Metal7 = 804 um.
[01/21 02:25:09    879s] #Total wire length on LAYER Metal8 = 495 um.
[01/21 02:25:09    879s] #Total wire length on LAYER Metal9 = 326 um.
[01/21 02:25:09    879s] #Total wire length on LAYER Metal10 = 64 um.
[01/21 02:25:09    879s] #Total wire length on LAYER Metal11 = 80 um.
[01/21 02:25:09    879s] #Total number of vias = 82574
[01/21 02:25:09    879s] #Total number of multi-cut vias = 54627 ( 66.2%)
[01/21 02:25:09    879s] #Total number of single cut vias = 27947 ( 33.8%)
[01/21 02:25:09    879s] #Up-Via Summary (total 82574):
[01/21 02:25:09    879s] #                   single-cut          multi-cut      Total
[01/21 02:25:09    879s] #-----------------------------------------------------------
[01/21 02:25:09    879s] # Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
[01/21 02:25:09    879s] # Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
[01/21 02:25:09    879s] # Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
[01/21 02:25:09    879s] # Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
[01/21 02:25:09    879s] # Metal5           574 ( 60.6%)       373 ( 39.4%)        947
[01/21 02:25:09    879s] # Metal6             5 (  6.0%)        78 ( 94.0%)         83
[01/21 02:25:09    879s] # Metal7             1 (  2.8%)        35 ( 97.2%)         36
[01/21 02:25:09    879s] # Metal8             0 (  0.0%)        21 (100.0%)         21
[01/21 02:25:09    879s] # Metal9             0 (  0.0%)         9 (100.0%)          9
[01/21 02:25:09    879s] # Metal10            0 (  0.0%)         6 (100.0%)          6
[01/21 02:25:09    879s] #-----------------------------------------------------------
[01/21 02:25:09    879s] #                27947 ( 33.8%)     54627 ( 66.2%)      82574 
[01/21 02:25:09    879s] #
[01/21 02:25:09    879s] #Total number of DRC violations = 0
[01/21 02:25:09    879s] #Total number of process antenna violations = 0
[01/21 02:25:09    879s] #Total number of net violated process antenna rule = 0
[01/21 02:25:09    879s] #
[01/21 02:25:09    879s] ### Time Record (Antenna Fixing) is uninstalled.
[01/21 02:25:09    879s] ### Time Record (Post Route Wire Spreading) is installed.
[01/21 02:25:09    879s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/21 02:25:09    879s] #
[01/21 02:25:09    879s] #Start Post Route wire spreading..
[01/21 02:25:09    880s] #
[01/21 02:25:09    880s] #Start data preparation for wire spreading...
[01/21 02:25:09    880s] #
[01/21 02:25:09    880s] #Data preparation is done on Sun Jan 21 02:25:09 2024
[01/21 02:25:09    880s] #
[01/21 02:25:09    880s] ### track-assign engine-init starts on Sun Jan 21 02:25:09 2024 with memory = 1968.48 (MB), peak = 2066.32 (MB)
[01/21 02:25:10    880s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[01/21 02:25:10    880s] #
[01/21 02:25:10    880s] #Start Post Route Wire Spread.
[01/21 02:25:11    881s] #Done with 86 horizontal wires in 5 hboxes and 256 vertical wires in 6 hboxes.
[01/21 02:25:11    881s] #Complete Post Route Wire Spread.
[01/21 02:25:11    881s] #
[01/21 02:25:11    881s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:25:11    881s] #Total wire length = 204487 um.
[01/21 02:25:11    881s] #Total half perimeter of net bounding box = 177243 um.
[01/21 02:25:11    881s] #Total wire length on LAYER Metal1 = 3182 um.
[01/21 02:25:11    881s] #Total wire length on LAYER Metal2 = 57093 um.
[01/21 02:25:11    881s] #Total wire length on LAYER Metal3 = 62654 um.
[01/21 02:25:11    881s] #Total wire length on LAYER Metal4 = 46686 um.
[01/21 02:25:11    881s] #Total wire length on LAYER Metal5 = 25630 um.
[01/21 02:25:11    881s] #Total wire length on LAYER Metal6 = 7474 um.
[01/21 02:25:11    881s] #Total wire length on LAYER Metal7 = 804 um.
[01/21 02:25:11    881s] #Total wire length on LAYER Metal8 = 495 um.
[01/21 02:25:11    881s] #Total wire length on LAYER Metal9 = 326 um.
[01/21 02:25:11    881s] #Total wire length on LAYER Metal10 = 64 um.
[01/21 02:25:11    881s] #Total wire length on LAYER Metal11 = 80 um.
[01/21 02:25:11    881s] #Total number of vias = 82574
[01/21 02:25:11    881s] #Total number of multi-cut vias = 54627 ( 66.2%)
[01/21 02:25:11    881s] #Total number of single cut vias = 27947 ( 33.8%)
[01/21 02:25:11    881s] #Up-Via Summary (total 82574):
[01/21 02:25:11    881s] #                   single-cut          multi-cut      Total
[01/21 02:25:11    881s] #-----------------------------------------------------------
[01/21 02:25:11    881s] # Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
[01/21 02:25:11    881s] # Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
[01/21 02:25:11    881s] # Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
[01/21 02:25:11    881s] # Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
[01/21 02:25:11    881s] # Metal5           574 ( 60.6%)       373 ( 39.4%)        947
[01/21 02:25:11    881s] # Metal6             5 (  6.0%)        78 ( 94.0%)         83
[01/21 02:25:11    881s] # Metal7             1 (  2.8%)        35 ( 97.2%)         36
[01/21 02:25:11    881s] # Metal8             0 (  0.0%)        21 (100.0%)         21
[01/21 02:25:11    881s] # Metal9             0 (  0.0%)         9 (100.0%)          9
[01/21 02:25:11    881s] # Metal10            0 (  0.0%)         6 (100.0%)          6
[01/21 02:25:11    881s] #-----------------------------------------------------------
[01/21 02:25:11    881s] #                27947 ( 33.8%)     54627 ( 66.2%)      82574 
[01/21 02:25:11    881s] #
[01/21 02:25:13    883s] #   number of violations = 0
[01/21 02:25:13    883s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1970.07 (MB), peak = 2066.32 (MB)
[01/21 02:25:13    883s] #CELL_VIEW picorv32,init has no DRC violation.
[01/21 02:25:13    883s] #Total number of DRC violations = 0
[01/21 02:25:13    883s] #Total number of process antenna violations = 0
[01/21 02:25:13    883s] #Total number of net violated process antenna rule = 0
[01/21 02:25:13    883s] #Post Route wire spread is done.
[01/21 02:25:13    883s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/21 02:25:13    883s] #Total number of nets with non-default rule or having extra spacing = 4
[01/21 02:25:13    883s] #Total wire length = 204487 um.
[01/21 02:25:13    883s] #Total half perimeter of net bounding box = 177243 um.
[01/21 02:25:13    883s] #Total wire length on LAYER Metal1 = 3182 um.
[01/21 02:25:13    883s] #Total wire length on LAYER Metal2 = 57093 um.
[01/21 02:25:13    883s] #Total wire length on LAYER Metal3 = 62654 um.
[01/21 02:25:13    883s] #Total wire length on LAYER Metal4 = 46686 um.
[01/21 02:25:13    883s] #Total wire length on LAYER Metal5 = 25630 um.
[01/21 02:25:13    883s] #Total wire length on LAYER Metal6 = 7474 um.
[01/21 02:25:13    883s] #Total wire length on LAYER Metal7 = 804 um.
[01/21 02:25:13    883s] #Total wire length on LAYER Metal8 = 495 um.
[01/21 02:25:13    883s] #Total wire length on LAYER Metal9 = 326 um.
[01/21 02:25:13    883s] #Total wire length on LAYER Metal10 = 64 um.
[01/21 02:25:13    883s] #Total wire length on LAYER Metal11 = 80 um.
[01/21 02:25:13    883s] #Total number of vias = 82574
[01/21 02:25:13    883s] #Total number of multi-cut vias = 54627 ( 66.2%)
[01/21 02:25:13    883s] #Total number of single cut vias = 27947 ( 33.8%)
[01/21 02:25:13    883s] #Up-Via Summary (total 82574):
[01/21 02:25:13    883s] #                   single-cut          multi-cut      Total
[01/21 02:25:13    883s] #-----------------------------------------------------------
[01/21 02:25:13    883s] # Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
[01/21 02:25:13    883s] # Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
[01/21 02:25:13    883s] # Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
[01/21 02:25:13    883s] # Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
[01/21 02:25:13    883s] # Metal5           574 ( 60.6%)       373 ( 39.4%)        947
[01/21 02:25:13    883s] # Metal6             5 (  6.0%)        78 ( 94.0%)         83
[01/21 02:25:13    883s] # Metal7             1 (  2.8%)        35 ( 97.2%)         36
[01/21 02:25:13    883s] # Metal8             0 (  0.0%)        21 (100.0%)         21
[01/21 02:25:13    883s] # Metal9             0 (  0.0%)         9 (100.0%)          9
[01/21 02:25:13    883s] # Metal10            0 (  0.0%)         6 (100.0%)          6
[01/21 02:25:13    883s] #-----------------------------------------------------------
[01/21 02:25:13    883s] #                27947 ( 33.8%)     54627 ( 66.2%)      82574 
[01/21 02:25:13    883s] #
[01/21 02:25:13    883s] #detailRoute Statistics:
[01/21 02:25:13    883s] #Cpu time = 00:00:09
[01/21 02:25:13    883s] #Elapsed time = 00:00:09
[01/21 02:25:13    883s] #Increased memory = 2.44 (MB)
[01/21 02:25:13    883s] #Total memory = 1970.07 (MB)
[01/21 02:25:13    883s] #Peak memory = 2066.32 (MB)
[01/21 02:25:13    883s] #Skip updating routing design signature in db-snapshot flow
[01/21 02:25:13    883s] ### global_detail_route design signature (78): route=78429428 flt_obj=0 vio=1905142130 shield_wire=1
[01/21 02:25:13    883s] ### Time Record (DB Export) is installed.
[01/21 02:25:13    883s] ### export design design signature (79): route=78429428 fixed_route=728711262 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2065372827 dirty_area=0 del_dirty_area=0 cell=471102084 placement=188253146 pin_access=1847995773 inst_pattern=1
[01/21 02:25:14    884s] #	no debugging net set
[01/21 02:25:14    884s] ### Time Record (DB Export) is uninstalled.
[01/21 02:25:14    884s] ### Time Record (Post Callback) is installed.
[01/21 02:25:14    884s] ### Time Record (Post Callback) is uninstalled.
[01/21 02:25:14    884s] #
[01/21 02:25:14    884s] #globalDetailRoute statistics:
[01/21 02:25:14    884s] #Cpu time = 00:00:14
[01/21 02:25:14    884s] #Elapsed time = 00:00:14
[01/21 02:25:14    884s] #Increased memory = 1.61 (MB)
[01/21 02:25:14    884s] #Total memory = 1926.70 (MB)
[01/21 02:25:14    884s] #Peak memory = 2066.32 (MB)
[01/21 02:25:14    884s] #Number of warnings = 1
[01/21 02:25:14    884s] #Total number of warnings = 7
[01/21 02:25:14    884s] #Number of fails = 0
[01/21 02:25:14    884s] #Total number of fails = 0
[01/21 02:25:14    884s] #Complete globalDetailRoute on Sun Jan 21 02:25:14 2024
[01/21 02:25:14    884s] #
[01/21 02:25:14    884s] ### import design signature (80): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1847995773 inst_pattern=1
[01/21 02:25:14    884s] ### Time Record (globalDetailRoute) is uninstalled.
[01/21 02:25:14    884s] ### 
[01/21 02:25:14    884s] ###   Scalability Statistics
[01/21 02:25:14    884s] ### 
[01/21 02:25:14    884s] ### --------------------------------+----------------+----------------+----------------+
[01/21 02:25:14    884s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/21 02:25:14    884s] ### --------------------------------+----------------+----------------+----------------+
[01/21 02:25:14    884s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/21 02:25:14    884s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/21 02:25:14    884s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/21 02:25:14    884s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[01/21 02:25:14    884s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/21 02:25:14    884s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/21 02:25:14    884s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[01/21 02:25:14    884s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/21 02:25:14    884s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/21 02:25:14    884s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[01/21 02:25:14    884s] ###   Antenna Fixing                |        00:00:04|        00:00:04|             1.0|
[01/21 02:25:14    884s] ###   Post Route Wire Spreading     |        00:00:04|        00:00:04|             1.0|
[01/21 02:25:14    884s] ###   Entire Command                |        00:00:14|        00:00:14|             1.0|
[01/21 02:25:14    884s] ### --------------------------------+----------------+----------------+----------------+
[01/21 02:25:14    884s] ### 
[01/21 02:25:14    884s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:14.1/0:00:14.1 (1.0), totSession cpu/real = 0:14:44.2/0:26:33.7 (0.6), mem = 2445.2M
[01/21 02:25:14    884s] 
[01/21 02:25:14    884s] =============================================================================================
[01/21 02:25:14    884s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.35-s114_1
[01/21 02:25:14    884s] =============================================================================================
[01/21 02:25:14    884s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:25:14    884s] ---------------------------------------------------------------------------------------------
[01/21 02:25:14    884s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 02:25:14    884s] [ DetailRoute            ]      1   0:00:00.8  (   5.5 % )     0:00:00.8 /  0:00:00.8    1.0
[01/21 02:25:14    884s] [ MISC                   ]          0:00:13.3  (  94.5 % )     0:00:13.3 /  0:00:13.3    1.0
[01/21 02:25:14    884s] ---------------------------------------------------------------------------------------------
[01/21 02:25:14    884s]  EcoRoute #1 TOTAL                  0:00:14.1  ( 100.0 % )     0:00:14.1 /  0:00:14.1    1.0
[01/21 02:25:14    884s] ---------------------------------------------------------------------------------------------
[01/21 02:25:14    884s] 
[01/21 02:25:14    884s] **optDesign ... cpu = 0:01:06, real = 0:01:07, mem = 1926.7M, totSessionCpu=0:14:44 **
[01/21 02:25:14    884s] New Signature Flow (restoreNanoRouteOptions) ....
[01/21 02:25:14    884s] **INFO: flowCheckPoint #6 PostEcoSummary
[01/21 02:25:14    884s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/21 02:25:14    884s] 
[01/21 02:25:14    884s] Trim Metal Layers:
[01/21 02:25:14    884s] LayerId::1 widthSet size::2
[01/21 02:25:14    884s] LayerId::2 widthSet size::2
[01/21 02:25:14    884s] LayerId::3 widthSet size::2
[01/21 02:25:14    884s] LayerId::4 widthSet size::2
[01/21 02:25:14    884s] LayerId::5 widthSet size::2
[01/21 02:25:14    884s] LayerId::6 widthSet size::2
[01/21 02:25:14    884s] LayerId::7 widthSet size::2
[01/21 02:25:14    884s] LayerId::8 widthSet size::2
[01/21 02:25:14    884s] LayerId::9 widthSet size::2
[01/21 02:25:14    884s] LayerId::10 widthSet size::2
[01/21 02:25:14    884s] LayerId::11 widthSet size::2
[01/21 02:25:14    884s] eee: pegSigSF::1.070000
[01/21 02:25:14    884s] Initializing multi-corner resistance tables ...
[01/21 02:25:14    884s] eee: l::1 avDens::0.099023 usedTrk::1898.270650 availTrk::19170.000000 sigTrk::1898.270650
[01/21 02:25:14    884s] eee: l::2 avDens::0.218470 usedTrk::3362.248780 availTrk::15390.000000 sigTrk::3362.248780
[01/21 02:25:14    884s] eee: l::3 avDens::0.226464 usedTrk::3668.716626 availTrk::16200.000000 sigTrk::3668.716626
[01/21 02:25:14    884s] eee: l::4 avDens::0.186655 usedTrk::2744.942777 availTrk::14706.000000 sigTrk::2744.942777
[01/21 02:25:14    884s] eee: l::5 avDens::0.101000 usedTrk::1499.844583 availTrk::14850.000000 sigTrk::1499.844583
[01/21 02:25:14    884s] eee: l::6 avDens::0.033502 usedTrk::446.850616 availTrk::13338.000000 sigTrk::446.850616
[01/21 02:25:14    884s] eee: l::7 avDens::0.018550 usedTrk::50.083889 availTrk::2700.000000 sigTrk::50.083889
[01/21 02:25:14    884s] eee: l::8 avDens::0.012785 usedTrk::33.887895 availTrk::2650.500000 sigTrk::33.887895
[01/21 02:25:14    884s] eee: l::9 avDens::0.014107 usedTrk::19.044445 availTrk::1350.000000 sigTrk::19.044445
[01/21 02:25:14    884s] eee: l::10 avDens::0.065938 usedTrk::110.498537 availTrk::1675.800000 sigTrk::110.498537
[01/21 02:25:14    884s] eee: l::11 avDens::0.048178 usedTrk::154.363392 availTrk::3204.000000 sigTrk::154.363392
[01/21 02:25:14    884s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.277194 uaWl=1.000000 uaWlH=0.391437 aWlH=0.000000 lMod=0 pMax=0.844900 pMod=81 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/21 02:25:14    884s] ### Net info: total nets: 11114
[01/21 02:25:14    884s] ### Net info: dirty nets: 0
[01/21 02:25:14    884s] ### Net info: marked as disconnected nets: 0
[01/21 02:25:14    884s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/21 02:25:14    884s] #num needed restored net=0
[01/21 02:25:14    884s] #need_extraction net=0 (total=11114)
[01/21 02:25:14    884s] ### Net info: fully routed nets: 10929
[01/21 02:25:14    884s] ### Net info: trivial (< 2 pins) nets: 185
[01/21 02:25:14    884s] ### Net info: unrouted nets: 0
[01/21 02:25:14    884s] ### Net info: re-extraction nets: 0
[01/21 02:25:14    884s] ### Net info: ignored nets: 0
[01/21 02:25:14    884s] ### Net info: skip routing nets: 0
[01/21 02:25:14    885s] ### import design signature (81): route=146342277 fixed_route=146342277 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1863007490 dirty_area=0 del_dirty_area=0 cell=471102084 placement=188253146 pin_access=1847995773 inst_pattern=1
[01/21 02:25:15    885s] #Extract in post route mode
[01/21 02:25:15    885s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[01/21 02:25:15    885s] #Fast data preparation for tQuantus.
[01/21 02:25:15    885s] #Start routing data preparation on Sun Jan 21 02:25:15 2024
[01/21 02:25:15    885s] #
[01/21 02:25:15    885s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/21 02:25:15    885s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:25:15    885s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:25:15    885s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:25:15    885s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:25:15    885s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:25:15    885s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:25:15    885s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 02:25:15    885s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/21 02:25:15    885s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/21 02:25:15    885s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/21 02:25:15    885s] #Regenerating Ggrids automatically.
[01/21 02:25:15    885s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/21 02:25:15    885s] #Using automatically generated G-grids.
[01/21 02:25:15    885s] #Done routing data preparation.
[01/21 02:25:15    885s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1927.55 (MB), peak = 2066.32 (MB)
[01/21 02:25:15    885s] #Start routing data preparation on Sun Jan 21 02:25:15 2024
[01/21 02:25:15    885s] #
[01/21 02:25:15    885s] #Minimum voltage of a net in the design = 0.000.
[01/21 02:25:15    885s] #Maximum voltage of a net in the design = 0.900.
[01/21 02:25:15    885s] #Voltage range [0.000 - 0.900] has 11039 nets.
[01/21 02:25:15    885s] #Voltage range [0.900 - 0.900] has 1 net.
[01/21 02:25:15    885s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/21 02:25:15    885s] #Build and mark too close pins for the same net.
[01/21 02:25:15    885s] #Regenerating Ggrids automatically.
[01/21 02:25:15    885s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/21 02:25:15    885s] #Using automatically generated G-grids.
[01/21 02:25:15    885s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/21 02:25:17    887s] #Done routing data preparation.
[01/21 02:25:17    887s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1973.64 (MB), peak = 2066.32 (MB)
[01/21 02:25:17    887s] #
[01/21 02:25:17    887s] #Start tQuantus RC extraction...
[01/21 02:25:17    887s] #Start building rc corner(s)...
[01/21 02:25:17    887s] #Number of RC Corner = 1
[01/21 02:25:17    887s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/21 02:25:17    887s] #METAL_1 -> Metal1 (1)
[01/21 02:25:17    887s] #METAL_2 -> Metal2 (2)
[01/21 02:25:17    887s] #METAL_3 -> Metal3 (3)
[01/21 02:25:17    887s] #METAL_4 -> Metal4 (4)
[01/21 02:25:17    887s] #METAL_5 -> Metal5 (5)
[01/21 02:25:17    887s] #METAL_6 -> Metal6 (6)
[01/21 02:25:17    887s] #METAL_7 -> Metal7 (7)
[01/21 02:25:17    887s] #METAL_8 -> Metal8 (8)
[01/21 02:25:17    887s] #METAL_9 -> Metal9 (9)
[01/21 02:25:17    887s] #METAL_10 -> Metal10 (10)
[01/21 02:25:17    887s] #METAL_11 -> Metal11 (11)
[01/21 02:25:17    887s] #SADV-On
[01/21 02:25:18    887s] # Corner(s) : 
[01/21 02:25:18    887s] #default_emulate_rc_corner [125.00]
[01/21 02:25:18    888s] # Corner id: 0
[01/21 02:25:18    888s] # Layout Scale: 1.000000
[01/21 02:25:18    888s] # Has Metal Fill model: yes
[01/21 02:25:18    888s] # Temperature was set
[01/21 02:25:18    888s] # Temperature : 125.000000
[01/21 02:25:18    888s] # Ref. Temp   : 25.000000
[01/21 02:25:18    888s] #SADV-Off
[01/21 02:25:18    888s] #total pattern=286 [11, 792]
[01/21 02:25:18    888s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/21 02:25:18    888s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/21 02:25:18    888s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/21 02:25:18    888s] #number model r/c [1,1] [11,792] read
[01/21 02:25:19    888s] #0 rcmodel(s) requires rebuild
[01/21 02:25:19    888s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1990.94 (MB), peak = 2066.32 (MB)
[01/21 02:25:19    888s] #Finish check_net_pin_list step Enter extract
[01/21 02:25:19    888s] #Start init net ripin tree building
[01/21 02:25:19    888s] #Finish init net ripin tree building
[01/21 02:25:19    888s] #Cpu time = 00:00:00
[01/21 02:25:19    888s] #Elapsed time = 00:00:00
[01/21 02:25:19    888s] #Increased memory = 0.00 (MB)
[01/21 02:25:19    888s] #Total memory = 1990.94 (MB)
[01/21 02:25:19    888s] #Peak memory = 2066.32 (MB)
[01/21 02:25:19    888s] #begin processing metal fill model file
[01/21 02:25:19    888s] #end processing metal fill model file
[01/21 02:25:19    888s] #Length limit = 200 pitches
[01/21 02:25:19    888s] #opt mode = 2
[01/21 02:25:19    889s] #Finish check_net_pin_list step Fix net pin list
[01/21 02:25:19    889s] #Start generate extraction boxes.
[01/21 02:25:19    889s] #
[01/21 02:25:19    889s] #Extract using 30 x 30 Hboxes
[01/21 02:25:19    889s] #4x4 initial hboxes
[01/21 02:25:19    889s] #Use area based hbox pruning.
[01/21 02:25:19    889s] #0/0 hboxes pruned.
[01/21 02:25:19    889s] #Complete generating extraction boxes.
[01/21 02:25:19    889s] #Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
[01/21 02:25:19    889s] #Process 0 special clock nets for rc extraction
[01/21 02:25:19    889s] #Total 10928 nets were built. 180 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/21 02:25:25    895s] #Run Statistics for Extraction:
[01/21 02:25:25    895s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[01/21 02:25:25    895s] #   Increased memory =    80.77 (MB), total memory =  2071.86 (MB), peak memory =  2071.99 (MB)
[01/21 02:25:25    895s] #Register nets and terms for rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d
[01/21 02:25:26    895s] #Finish registering nets and terms for rcdb.
[01/21 02:25:26    895s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2050.41 (MB), peak = 2071.99 (MB)
[01/21 02:25:26    895s] #RC Statistics: 63056 Res, 34673 Ground Cap, 10312 XCap (Edge to Edge)
[01/21 02:25:26    895s] #RC V/H edge ratio: 0.39, Avg V/H Edge Length: 3239.24 (32722), Avg L-Edge Length: 8424.23 (19886)
[01/21 02:25:26    895s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d.
[01/21 02:25:26    895s] #Start writing RC data.
[01/21 02:25:26    896s] #Finish writing RC data
[01/21 02:25:26    896s] #Finish writing rcdb with 74184 nodes, 63256 edges, and 21096 xcaps
[01/21 02:25:26    896s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2040.29 (MB), peak = 2071.99 (MB)
[01/21 02:25:26    896s] Restoring parasitic data from file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d' ...
[01/21 02:25:26    896s] Opening parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d' for reading (mem: 2542.594M)
[01/21 02:25:26    896s] Reading RCDB with compressed RC data.
[01/21 02:25:26    896s] Opening parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d' for content verification (mem: 2542.594M)
[01/21 02:25:26    896s] Reading RCDB with compressed RC data.
[01/21 02:25:26    896s] Closing parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d': 0 access done (mem: 2542.594M)
[01/21 02:25:26    896s] Closing parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d': 0 access done (mem: 2542.594M)
[01/21 02:25:26    896s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2542.594M)
[01/21 02:25:26    896s] Following multi-corner parasitics specified:
[01/21 02:25:26    896s] 	/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d (rcdb)
[01/21 02:25:26    896s] Opening parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d' for reading (mem: 2542.594M)
[01/21 02:25:26    896s] Reading RCDB with compressed RC data.
[01/21 02:25:26    896s] 		Cell picorv32 has rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d specified
[01/21 02:25:26    896s] Cell picorv32, hinst 
[01/21 02:25:26    896s] processing rcdb (/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d) for hinst (top) of cell (picorv32);
[01/21 02:25:26    896s] Closing parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d': 0 access done (mem: 2542.594M)
[01/21 02:25:26    896s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2542.594M)
[01/21 02:25:26    896s] Opening parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/picorv32_3576_kdSffW.rcdb.d/picorv32.rcdb.d' for reading (mem: 2542.594M)
[01/21 02:25:26    896s] Reading RCDB with compressed RC data.
[01/21 02:25:27    897s] Closing parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/picorv32_3576_kdSffW.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2542.598M)
[01/21 02:25:27    897s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=2542.598M)
[01/21 02:25:27    897s] Done read_parasitics... (cpu: 0:00:00.9 real: 0:00:01.0 mem: 2542.598M)
[01/21 02:25:27    897s] #
[01/21 02:25:27    897s] #Restore RCDB.
[01/21 02:25:27    897s] #
[01/21 02:25:27    897s] #Complete tQuantus RC extraction.
[01/21 02:25:27    897s] #Cpu time = 00:00:09
[01/21 02:25:27    897s] #Elapsed time = 00:00:09
[01/21 02:25:27    897s] #Increased memory = 67.28 (MB)
[01/21 02:25:27    897s] #Total memory = 2040.92 (MB)
[01/21 02:25:27    897s] #Peak memory = 2071.99 (MB)
[01/21 02:25:27    897s] #
[01/21 02:25:27    897s] #180 inserted nodes are removed
[01/21 02:25:27    897s] ### export design design signature (83): route=298161419 fixed_route=298161419 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=726064222 dirty_area=0 del_dirty_area=0 cell=471102084 placement=188253146 pin_access=1847995773 inst_pattern=1
[01/21 02:25:27    897s] #	no debugging net set
[01/21 02:25:28    897s] ### import design signature (84): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1847995773 inst_pattern=1
[01/21 02:25:28    897s] #Start Inst Signature in MT(0)
[01/21 02:25:28    897s] #Start Net Signature in MT(30504745)
[01/21 02:25:28    898s] #Calculate SNet Signature in MT (95468868)
[01/21 02:25:28    898s] #Run time and memory report for RC extraction:
[01/21 02:25:28    898s] #RC extraction running on  2.30GHz 512KB Cache 12CPU.
[01/21 02:25:28    898s] #Run Statistics for snet signature:
[01/21 02:25:28    898s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/21 02:25:28    898s] #   Increased memory =     0.00 (MB), total memory =  1940.58 (MB), peak memory =  2071.99 (MB)
[01/21 02:25:28    898s] #Run Statistics for Net Final Signature:
[01/21 02:25:28    898s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/21 02:25:28    898s] #   Increased memory =     0.00 (MB), total memory =  1940.58 (MB), peak memory =  2071.99 (MB)
[01/21 02:25:28    898s] #Run Statistics for Net launch:
[01/21 02:25:28    898s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/21 02:25:28    898s] #   Increased memory =     0.00 (MB), total memory =  1940.58 (MB), peak memory =  2071.99 (MB)
[01/21 02:25:28    898s] #Run Statistics for Net init_dbsNet_slist:
[01/21 02:25:28    898s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/21 02:25:28    898s] #   Increased memory =     0.00 (MB), total memory =  1940.58 (MB), peak memory =  2071.99 (MB)
[01/21 02:25:28    898s] #Run Statistics for net signature:
[01/21 02:25:28    898s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/21 02:25:28    898s] #   Increased memory =     0.00 (MB), total memory =  1940.58 (MB), peak memory =  2071.99 (MB)
[01/21 02:25:28    898s] #Run Statistics for inst signature:
[01/21 02:25:28    898s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/21 02:25:28    898s] #   Increased memory =    -0.04 (MB), total memory =  1940.58 (MB), peak memory =  2071.99 (MB)
[01/21 02:25:28    898s] **optDesign ... cpu = 0:01:20, real = 0:01:21, mem = 1940.6M, totSessionCpu=0:14:58 **
[01/21 02:25:28    898s] Starting delay calculation for Setup views
[01/21 02:25:28    898s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/21 02:25:28    898s] AAE_INFO: resetNetProps viewIdx 0 
[01/21 02:25:28    898s] Starting SI iteration 1 using Infinite Timing Windows
[01/21 02:25:28    898s] #################################################################################
[01/21 02:25:28    898s] # Design Stage: PostRoute
[01/21 02:25:28    898s] # Design Name: picorv32
[01/21 02:25:28    898s] # Design Mode: 45nm
[01/21 02:25:28    898s] # Analysis Mode: MMMC OCV 
[01/21 02:25:28    898s] # Parasitics Mode: SPEF/RCDB 
[01/21 02:25:28    898s] # Signoff Settings: SI On 
[01/21 02:25:28    898s] #################################################################################
[01/21 02:25:29    898s] AAE_INFO: 1 threads acquired from CTE.
[01/21 02:25:29    898s] Setting infinite Tws ...
[01/21 02:25:29    898s] First Iteration Infinite Tw... 
[01/21 02:25:29    898s] Calculate early delays in OCV mode...
[01/21 02:25:29    898s] Calculate late delays in OCV mode...
[01/21 02:25:29    898s] Topological Sorting (REAL = 0:00:00.0, MEM = 2461.9M, InitMEM = 2461.9M)
[01/21 02:25:29    898s] Start delay calculation (fullDC) (1 T). (MEM=2461.88)
[01/21 02:25:29    899s] End AAE Lib Interpolated Model. (MEM=2473.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:25:29    899s] Opening parasitic data file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/picorv32_3576_kdSffW.rcdb.d/picorv32.rcdb.d' for reading (mem: 2473.492M)
[01/21 02:25:29    899s] Reading RCDB with compressed RC data.
[01/21 02:25:29    899s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2466.2M)
[01/21 02:25:33    902s] Total number of fetched objects 10972
[01/21 02:25:33    902s] AAE_INFO-618: Total number of nets in the design is 11114,  99.5 percent of the nets selected for SI analysis
[01/21 02:25:33    903s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[01/21 02:25:33    903s] End delay calculation. (MEM=2472.37 CPU=0:00:03.8 REAL=0:00:04.0)
[01/21 02:25:33    903s] End delay calculation (fullDC). (MEM=2472.37 CPU=0:00:04.2 REAL=0:00:04.0)
[01/21 02:25:33    903s] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 2472.4M) ***
[01/21 02:25:34    903s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2496.4M)
[01/21 02:25:34    903s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/21 02:25:34    904s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2496.4M)
[01/21 02:25:34    904s] Starting SI iteration 2
[01/21 02:25:34    904s] Calculate early delays in OCV mode...
[01/21 02:25:34    904s] Calculate late delays in OCV mode...
[01/21 02:25:34    904s] Start delay calculation (fullDC) (1 T). (MEM=2403.49)
[01/21 02:25:34    904s] End AAE Lib Interpolated Model. (MEM=2403.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:25:34    904s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 35. 
[01/21 02:25:34    904s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10972. 
[01/21 02:25:34    904s] Total number of fetched objects 10972
[01/21 02:25:34    904s] AAE_INFO-618: Total number of nets in the design is 11114,  0.4 percent of the nets selected for SI analysis
[01/21 02:25:34    904s] End delay calculation. (MEM=2444.67 CPU=0:00:00.2 REAL=0:00:00.0)
[01/21 02:25:34    904s] End delay calculation (fullDC). (MEM=2444.67 CPU=0:00:00.2 REAL=0:00:00.0)
[01/21 02:25:34    904s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2444.7M) ***
[01/21 02:25:36    906s] *** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:15:06 mem=2468.7M)
[01/21 02:25:36    906s] End AAE Lib Interpolated Model. (MEM=2468.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:25:36    906s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2468.7M, EPOCH TIME: 1705796736.337212
[01/21 02:25:36    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:36    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:36    906s] 
[01/21 02:25:36    906s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:25:36    906s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.039, MEM:2468.7M, EPOCH TIME: 1705796736.375880
[01/21 02:25:36    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:25:36    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:36    906s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  1.412  |  0.515  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2503.0M, EPOCH TIME: 1705796736.901198
[01/21 02:25:36    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:36    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:36    906s] 
[01/21 02:25:36    906s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:25:36    906s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.037, MEM:2503.0M, EPOCH TIME: 1705796736.938095
[01/21 02:25:36    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:25:36    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:36    906s] Density: 71.322%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:29, real = 0:01:29, mem = 1940.9M, totSessionCpu=0:15:07 **
[01/21 02:25:36    906s] Executing marking Critical Nets1
[01/21 02:25:36    906s] **INFO: flowCheckPoint #7 OptimizationRecovery
[01/21 02:25:36    906s] *** Timing Is met
[01/21 02:25:36    906s] *** Check timing (0:00:00.0)
[01/21 02:25:36    906s] Running postRoute recovery in postEcoRoute mode
[01/21 02:25:36    906s] **optDesign ... cpu = 0:01:29, real = 0:01:29, mem = 1940.9M, totSessionCpu=0:15:07 **
[01/21 02:25:37    907s]   Timing/DRV Snapshot: (TGT)
[01/21 02:25:37    907s]      Weighted WNS: 0.000
[01/21 02:25:37    907s]       All  PG WNS: 0.000
[01/21 02:25:37    907s]       High PG WNS: 0.000
[01/21 02:25:37    907s]       All  PG TNS: 0.000
[01/21 02:25:37    907s]       High PG TNS: 0.000
[01/21 02:25:37    907s]       Low  PG TNS: 0.000
[01/21 02:25:37    907s]          Tran DRV: 0 (0)
[01/21 02:25:37    907s]           Cap DRV: 0 (0)
[01/21 02:25:37    907s]        Fanout DRV: 0 (0)
[01/21 02:25:37    907s]            Glitch: 0 (0)
[01/21 02:25:37    907s]    Category Slack: { [L, 0.515] [H, 1.413] }
[01/21 02:25:37    907s] 
[01/21 02:25:37    907s] Checking setup slack degradation ...
[01/21 02:25:37    907s] 
[01/21 02:25:37    907s] Recovery Manager:
[01/21 02:25:37    907s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[01/21 02:25:37    907s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[01/21 02:25:37    907s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[01/21 02:25:37    907s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[01/21 02:25:37    907s] 
[01/21 02:25:37    907s] Checking DRV degradation...
[01/21 02:25:37    907s] 
[01/21 02:25:37    907s] Recovery Manager:
[01/21 02:25:37    907s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/21 02:25:37    907s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/21 02:25:37    907s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/21 02:25:37    907s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[01/21 02:25:37    907s] 
[01/21 02:25:37    907s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/21 02:25:37    907s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=2444.25M, totSessionCpu=0:15:07).
[01/21 02:25:37    907s] **optDesign ... cpu = 0:01:29, real = 0:01:30, mem = 1940.6M, totSessionCpu=0:15:07 **
[01/21 02:25:37    907s] 
[01/21 02:25:37    907s] Latch borrow mode reset to max_borrow
[01/21 02:25:38    908s] **INFO: flowCheckPoint #8 FinalSummary
[01/21 02:25:38    908s] Reported timing to dir ./timingReports
[01/21 02:25:38    908s] **optDesign ... cpu = 0:01:31, real = 0:01:31, mem = 1938.6M, totSessionCpu=0:15:08 **
[01/21 02:25:38    908s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2420.3M, EPOCH TIME: 1705796738.584333
[01/21 02:25:38    908s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:38    908s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:38    908s] 
[01/21 02:25:38    908s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:25:38    908s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2420.3M, EPOCH TIME: 1705796738.637469
[01/21 02:25:38    908s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:25:38    908s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:38    908s] Saving timing graph ...
[01/21 02:25:39    909s] Done save timing graph
[01/21 02:25:39    909s] 
[01/21 02:25:39    909s] TimeStamp Deleting Cell Server Begin ...
[01/21 02:25:40    909s] 
[01/21 02:25:40    909s] TimeStamp Deleting Cell Server End ...
[01/21 02:25:40    910s] Starting delay calculation for Hold views
[01/21 02:25:40    910s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/21 02:25:40    910s] AAE_INFO: resetNetProps viewIdx 0 
[01/21 02:25:40    910s] Starting SI iteration 1 using Infinite Timing Windows
[01/21 02:25:40    910s] #################################################################################
[01/21 02:25:40    910s] # Design Stage: PostRoute
[01/21 02:25:40    910s] # Design Name: picorv32
[01/21 02:25:40    910s] # Design Mode: 45nm
[01/21 02:25:40    910s] # Analysis Mode: MMMC OCV 
[01/21 02:25:40    910s] # Parasitics Mode: SPEF/RCDB 
[01/21 02:25:40    910s] # Signoff Settings: SI On 
[01/21 02:25:40    910s] #################################################################################
[01/21 02:25:40    910s] AAE_INFO: 1 threads acquired from CTE.
[01/21 02:25:40    910s] Setting infinite Tws ...
[01/21 02:25:40    910s] First Iteration Infinite Tw... 
[01/21 02:25:40    910s] Calculate late delays in OCV mode...
[01/21 02:25:40    910s] Calculate early delays in OCV mode...
[01/21 02:25:40    910s] Topological Sorting (REAL = 0:00:00.0, MEM = 2431.1M, InitMEM = 2431.1M)
[01/21 02:25:40    910s] Start delay calculation (fullDC) (1 T). (MEM=2431.06)
[01/21 02:25:41    910s] End AAE Lib Interpolated Model. (MEM=2442.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:25:44    914s] Total number of fetched objects 10972
[01/21 02:25:44    914s] AAE_INFO-618: Total number of nets in the design is 11114,  99.5 percent of the nets selected for SI analysis
[01/21 02:25:44    914s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/21 02:25:44    914s] End delay calculation. (MEM=2446.48 CPU=0:00:03.6 REAL=0:00:03.0)
[01/21 02:25:44    914s] End delay calculation (fullDC). (MEM=2446.48 CPU=0:00:03.9 REAL=0:00:04.0)
[01/21 02:25:44    914s] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 2446.5M) ***
[01/21 02:25:46    916s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2470.5M)
[01/21 02:25:46    916s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/21 02:25:46    916s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2470.5M)
[01/21 02:25:46    916s] Starting SI iteration 2
[01/21 02:25:46    916s] Calculate late delays in OCV mode...
[01/21 02:25:46    916s] Calculate early delays in OCV mode...
[01/21 02:25:46    916s] Start delay calculation (fullDC) (1 T). (MEM=2398.6)
[01/21 02:25:46    916s] End AAE Lib Interpolated Model. (MEM=2398.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 02:25:46    916s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 35. 
[01/21 02:25:46    916s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10972. 
[01/21 02:25:46    916s] Total number of fetched objects 10972
[01/21 02:25:46    916s] AAE_INFO-618: Total number of nets in the design is 11114,  0.0 percent of the nets selected for SI analysis
[01/21 02:25:46    916s] End delay calculation. (MEM=2438.77 CPU=0:00:00.1 REAL=0:00:00.0)
[01/21 02:25:46    916s] End delay calculation (fullDC). (MEM=2438.77 CPU=0:00:00.2 REAL=0:00:00.0)
[01/21 02:25:46    916s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2438.8M) ***
[01/21 02:25:48    917s] *** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:15:18 mem=2462.8M)
[01/21 02:25:49    919s] Restoring timing graph ...
[01/21 02:25:49    919s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[01/21 02:25:49    919s] Done restore timing graph
[01/21 02:25:53    921s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  1.412  |  0.515  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.463  |  0.562  |  0.463  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/21 02:25:53    921s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2488.4M, EPOCH TIME: 1705796753.892962
[01/21 02:25:53    921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:53    921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:53    921s] 
[01/21 02:25:53    921s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:25:53    921s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.055, MEM:2488.4M, EPOCH TIME: 1705796753.948302
[01/21 02:25:53    921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:25:53    921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:53    921s] Density: 71.322%
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2488.4M, EPOCH TIME: 1705796753.970129
[01/21 02:25:53    921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:53    921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:54    921s] 
[01/21 02:25:54    921s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:25:54    921s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:2488.4M, EPOCH TIME: 1705796754.024142
[01/21 02:25:54    921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:25:54    921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:54    921s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2488.4M, EPOCH TIME: 1705796754.045343
[01/21 02:25:54    921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:54    921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:54    921s] 
[01/21 02:25:54    921s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/21 02:25:54    921s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.054, MEM:2488.4M, EPOCH TIME: 1705796754.099166
[01/21 02:25:54    921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[01/21 02:25:54    921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:54    921s] *** Final Summary (holdfix) CPU=0:00:13.2, REAL=0:00:16.0, MEM=2488.4M
[01/21 02:25:54    921s] **optDesign ... cpu = 0:01:44, real = 0:01:47, mem = 1972.4M, totSessionCpu=0:15:22 **
[01/21 02:25:54    921s]  ReSet Options after AAE Based Opt flow 
[01/21 02:25:54    921s] *** Finished optDesign ***
[01/21 02:25:54    921s] 
[01/21 02:25:54    921s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:44 real=  0:01:47)
[01/21 02:25:54    921s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:25:54    921s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:27.7 real=0:00:28.2)
[01/21 02:25:54    921s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:15.1 real=0:00:15.2)
[01/21 02:25:54    921s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:25:54    921s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:02.2 real=0:00:02.1)
[01/21 02:25:54    921s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:02.9 real=0:00:03.0)
[01/21 02:25:54    921s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[01/21 02:25:54    921s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:15.0 real=0:00:15.1)
[01/21 02:25:54    921s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.0 real=0:00:01.1)
[01/21 02:25:54    921s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:14.2 real=0:00:14.1)
[01/21 02:25:54    921s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:08.8 real=0:00:08.8)
[01/21 02:25:54    921s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:25:54    921s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[01/21 02:25:54    921s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[01/21 02:25:54    921s] Info: Destroy the CCOpt slew target map.
[01/21 02:25:54    921s] clean pInstBBox. size 0
[01/21 02:25:54    921s] All LLGs are deleted
[01/21 02:25:54    921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:54    921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 02:25:54    921s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2464.4M, EPOCH TIME: 1705796754.249316
[01/21 02:25:54    921s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2464.4M, EPOCH TIME: 1705796754.249559
[01/21 02:25:54    921s] Info: pop threads available for lower-level modules during optimization.
[01/21 02:25:54    921s] *** optDesign #2 [finish] : cpu/real = 0:01:44.0/0:01:46.9 (1.0), totSession cpu/real = 0:15:21.8/0:27:13.8 (0.6), mem = 2464.4M
[01/21 02:25:54    921s] 
[01/21 02:25:54    921s] =============================================================================================
[01/21 02:25:54    921s]  Final TAT Report : optDesign #2                                                21.35-s114_1
[01/21 02:25:54    921s] =============================================================================================
[01/21 02:25:54    921s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 02:25:54    921s] ---------------------------------------------------------------------------------------------
[01/21 02:25:54    921s] [ InitOpt                ]      1   0:00:01.6  (   1.5 % )     0:00:01.8 /  0:00:01.8    1.0
[01/21 02:25:54    921s] [ DrvOpt                 ]      1   0:00:01.9  (   1.7 % )     0:00:01.9 /  0:00:01.9    1.0
[01/21 02:25:54    921s] [ HoldOpt                ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:25:54    921s] [ ViewPruning            ]     22   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:25:54    921s] [ LayerAssignment        ]      2   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.5    1.0
[01/21 02:25:54    921s] [ BuildHoldData          ]      2   0:00:06.0  (   5.6 % )     0:00:26.7 /  0:00:26.6    1.0
[01/21 02:25:54    921s] [ OptSummaryReport       ]      6   0:00:03.2  (   3.0 % )     0:00:18.5 /  0:00:16.3    0.9
[01/21 02:25:54    921s] [ DrvReport              ]     10   0:00:05.6  (   5.2 % )     0:00:05.6 /  0:00:03.4    0.6
[01/21 02:25:54    921s] [ SlackTraversorInit     ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 02:25:54    921s] [ CellServerInit         ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 02:25:54    921s] [ LibAnalyzerInit        ]      2   0:00:01.7  (   1.6 % )     0:00:01.7 /  0:00:01.7    1.0
[01/21 02:25:54    921s] [ CheckPlace             ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 02:25:54    921s] [ ClockDrv               ]      1   0:00:01.8  (   1.7 % )     0:00:01.8 /  0:00:01.8    1.0
[01/21 02:25:54    921s] [ EcoRoute               ]      1   0:00:14.1  (  13.2 % )     0:00:14.1 /  0:00:14.1    1.0
[01/21 02:25:54    921s] [ ExtractRC              ]      2   0:00:28.1  (  26.3 % )     0:00:28.1 /  0:00:27.7    1.0
[01/21 02:25:54    921s] [ TimingUpdate           ]     25   0:00:16.4  (  15.3 % )     0:00:37.9 /  0:00:37.8    1.0
[01/21 02:25:54    921s] [ FullDelayCalc          ]     11   0:00:21.2  (  19.9 % )     0:00:21.2 /  0:00:21.4    1.0
[01/21 02:25:54    921s] [ TimingReport           ]      8   0:00:02.1  (   2.0 % )     0:00:02.1 /  0:00:02.1    1.0
[01/21 02:25:54    921s] [ GenerateReports        ]      2   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.7    0.9
[01/21 02:25:54    921s] [ MISC                   ]          0:00:01.0  (   0.9 % )     0:00:01.0 /  0:00:00.9    1.0
[01/21 02:25:54    921s] ---------------------------------------------------------------------------------------------
[01/21 02:25:54    921s]  optDesign #2 TOTAL                 0:01:46.9  ( 100.0 % )     0:01:46.9 /  0:01:44.0    1.0
[01/21 02:25:54    921s] ---------------------------------------------------------------------------------------------
[01/21 02:25:54    921s] 
[01/21 02:26:01    922s] <CMD> report_power > report_power_step15.txt
[01/21 02:26:01    922s] env CDS_WORKAREA is set to /home/p/paschalk
[01/21 02:26:02    923s] 
[01/21 02:26:02    923s] Begin Power Analysis
[01/21 02:26:02    923s] 
[01/21 02:26:02    923s]              0V	    VSS
[01/21 02:26:02    923s]            0.9V	    VDD
[01/21 02:26:02    923s] Begin Processing Timing Library for Power Calculation
[01/21 02:26:02    923s] 
[01/21 02:26:02    923s] Begin Processing Timing Library for Power Calculation
[01/21 02:26:02    923s] 
[01/21 02:26:02    923s] 
[01/21 02:26:02    923s] 
[01/21 02:26:02    923s] Begin Processing Power Net/Grid for Power Calculation
[01/21 02:26:02    923s] 
[01/21 02:26:02    923s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1982.79MB/3993.76MB/2065.67MB)
[01/21 02:26:02    923s] 
[01/21 02:26:02    923s] Begin Processing Timing Window Data for Power Calculation
[01/21 02:26:02    923s] 
[01/21 02:26:02    923s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1982.79MB/3993.76MB/2065.67MB)
[01/21 02:26:02    923s] 
[01/21 02:26:02    923s] Begin Processing User Attributes
[01/21 02:26:02    923s] 
[01/21 02:26:02    923s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1982.79MB/3993.76MB/2065.67MB)
[01/21 02:26:02    923s] 
[01/21 02:26:02    923s] Begin Processing Signal Activity
[01/21 02:26:02    923s] 
[01/21 02:26:03    924s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1982.93MB/3993.76MB/2065.67MB)
[01/21 02:26:03    924s] 
[01/21 02:26:03    924s] Begin Power Computation
[01/21 02:26:03    924s] 
[01/21 02:26:03    924s]       ----------------------------------------------------------
[01/21 02:26:03    924s]       # of cell(s) missing both power/leakage table: 0
[01/21 02:26:03    924s]       # of cell(s) missing power table: 0
[01/21 02:26:03    924s]       # of cell(s) missing leakage table: 0
[01/21 02:26:03    924s]       ----------------------------------------------------------
[01/21 02:26:03    924s] 
[01/21 02:26:03    924s] 
[01/21 02:26:04    926s]       # of MSMV cell(s) missing power_level: 0
[01/21 02:26:04    926s] Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1982.96MB/3993.76MB/2065.67MB)
[01/21 02:26:04    926s] 
[01/21 02:26:04    926s] Begin Processing User Attributes
[01/21 02:26:04    926s] 
[01/21 02:26:04    926s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1982.96MB/3993.76MB/2065.67MB)
[01/21 02:26:04    926s] 
[01/21 02:26:04    926s] Ended Power Analysis: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1982.96MB/3993.76MB/2065.67MB)
[01/21 02:26:04    926s] 
[01/21 02:26:04    926s] *



[01/21 02:26:04    926s] Total Power
[01/21 02:26:04    926s] -----------------------------------------------------------------------------------------
[01/21 02:26:04    926s] Total Internal Power:        0.87402587 	   69.9780%
[01/21 02:26:04    926s] Total Switching Power:       0.37428368 	   29.9667%
[01/21 02:26:04    926s] Total Leakage Power:         0.00069118 	    0.0553%
[01/21 02:26:04    926s] Total Power:                 1.24900073
[01/21 02:26:04    926s] -----------------------------------------------------------------------------------------
[01/21 02:26:05    926s] Processing average sequential pin duty cycle 
[01/21 02:26:05    926s] 
[01/21 02:26:05    926s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 02:26:05    926s] Summary for sequential cells identification: 
[01/21 02:26:05    926s]   Identified SBFF number: 104
[01/21 02:26:05    926s]   Identified MBFF number: 0
[01/21 02:26:05    926s]   Identified SB Latch number: 0
[01/21 02:26:05    926s]   Identified MB Latch number: 0
[01/21 02:26:05    926s]   Not identified SBFF number: 16
[01/21 02:26:05    926s]   Not identified MBFF number: 0
[01/21 02:26:05    926s]   Not identified SB Latch number: 0
[01/21 02:26:05    926s]   Not identified MB Latch number: 0
[01/21 02:26:05    926s]   Number of sequential cells which are not FFs: 32
[01/21 02:26:05    926s]  Visiting view : default_emulate_view
[01/21 02:26:05    926s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:26:05    926s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:26:05    926s]  Visiting view : default_emulate_view
[01/21 02:26:05    926s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/21 02:26:05    926s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/21 02:26:05    926s] TLC MultiMap info (StdDelay):
[01/21 02:26:05    926s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/21 02:26:05    926s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/21 02:26:05    926s]  Setting StdDelay to: 38ps
[01/21 02:26:05    926s] 
[01/21 02:26:05    926s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 02:26:06    926s] <CMD> report_area > report_area_step15.txt
[01/21 02:26:12    927s] <CMD> report_timing > report_timing_step15.txt
[01/21 02:26:18    928s] <CMD> zoomBox -70.59800 -30.92750 279.33550 282.33750
[01/21 02:28:12    940s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sun Jan 21 02:28:12 2024
  Total CPU time:     0:15:59
  Total real time:    0:29:37
  Peak memory (main): 2065.67MB

[01/21 02:28:12    940s] 
[01/21 02:28:12    940s] *** Memory Usage v#1 (Current mem = 2492.504M, initial mem = 476.039M) ***
[01/21 02:28:12    940s] 
[01/21 02:28:12    940s] *** Summary of all messages that are not suppressed in this session:
[01/21 02:28:12    940s] Severity  ID               Count  Summary                                  
[01/21 02:28:12    940s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/21 02:28:12    940s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[01/21 02:28:12    940s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[01/21 02:28:12    940s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[01/21 02:28:12    940s] WARNING   IMPSP-9025           4  No scan chain specified/traced.          
[01/21 02:28:12    940s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[01/21 02:28:12    940s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/21 02:28:12    940s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[01/21 02:28:12    940s] WARNING   IMPCCOPT-1007        4  Did not meet the max transition constrai...
[01/21 02:28:12    940s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[01/21 02:28:12    940s] WARNING   IMPPSP-1003         14  Found use of '%s'. This will continue to...
[01/21 02:28:12    940s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[01/21 02:28:12    940s] WARNING   TCLCMD-1403          1  '%s'                                     
[01/21 02:28:12    940s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/21 02:28:12    940s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[01/21 02:28:12    940s] *** Message Summary: 50 warning(s), 0 error(s)
[01/21 02:28:12    940s] 
[01/21 02:28:12    940s] --- Ending "Innovus" (totcpu=0:15:41, real=0:29:35, mem=2492.5M) ---
