// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "skeleton")
  (DATE "12/03/2020 18:06:44")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2776:2776:2776) (3142:3142:3142))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2273:2273:2273) (2652:2652:2652))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2882:2882:2882) (3325:3325:3325))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1575:1575:1575) (1856:1856:1856))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3081:3081:3081) (3551:3551:3551))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2184:2184:2184) (2529:2529:2529))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2948:2948:2948) (3383:3383:3383))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2748:2748:2748) (3154:3154:3154))
        (IOPATH i o (2466:2466:2466) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_en\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1933:1933:1933) (2265:2265:2265))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_rs\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2359:2359:2359) (2716:2716:2716))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2022:2022:2022) (2293:2293:2293))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1506:1506:1506) (1717:1717:1717))
        (IOPATH i o (2515:2515:2515) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2204:2204:2204) (2505:2505:2505))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1574:1574:1574) (1761:1761:1761))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1238:1238:1238) (1383:1383:1383))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1176:1176:1176) (1356:1356:1356))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1433:1433:1433) (1257:1257:1257))
        (IOPATH i o (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1348:1348:1348) (1484:1484:1484))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (737:737:737) (837:837:837))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (870:870:870) (979:979:979))
        (IOPATH i o (1579:1579:1579) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (676:676:676) (756:756:756))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1111:1111:1111) (1258:1258:1258))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1318:1318:1318) (1510:1510:1510))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (836:836:836) (744:744:744))
        (IOPATH i o (2527:2527:2527) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1026:1026:1026) (1066:1066:1066))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1362:1362:1362) (1586:1586:1586))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1581:1581:1581) (1792:1792:1792))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1174:1174:1174) (1363:1363:1363))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1473:1473:1473) (1718:1718:1718))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2441:2441:2441) (2787:2787:2787))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2406:2406:2406) (2756:2756:2756))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2604:2604:2604) (2977:2977:2977))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2751:2751:2751) (3114:3114:3114))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2349:2349:2349) (2688:2688:2688))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1701:1701:1701) (1989:1989:1989))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2879:2879:2879) (3254:3254:3254))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1988:1988:1988) (2298:2298:2298))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2962:2962:2962) (3359:3359:3359))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3433:3433:3433) (3928:3928:3928))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1367:1367:1367) (1593:1593:1593))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2588:2588:2588) (2961:2961:2961))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1416:1416:1416) (1657:1657:1657))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2668:2668:2668) (3060:3060:3060))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1597:1597:1597) (1843:1843:1843))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2557:2557:2557) (2920:2920:2920))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2447:2447:2447) (2779:2779:2779))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1326:1326:1326) (1550:1550:1550))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1117:1117:1117) (1295:1295:1295))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2433:2433:2433) (2808:2808:2808))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1273:1273:1273) (1475:1475:1475))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2579:2579:2579) (2945:2945:2945))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2118:2118:2118) (2442:2442:2442))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (211:211:211))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (203:203:203))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (178:178:178))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE resetn\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (210:210:210))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (233:233:233) (281:281:281))
        (PORT datad (203:203:203) (241:241:241))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2507:2507:2507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (215:215:215))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (217:217:217))
        (PORT datab (229:229:229) (275:275:275))
        (PORT datad (206:206:206) (244:244:244))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2507:2507:2507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (270:270:270))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (169:169:169) (206:206:206))
        (PORT datad (111:111:111) (137:137:137))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2962:2962:2962) (2639:2639:2639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (163:163:163))
        (PORT datab (151:151:151) (206:206:206))
        (PORT datac (142:142:142) (190:190:190))
        (PORT datad (148:148:148) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2966:2966:2966) (2642:2642:2642))
        (PORT sclr (544:544:544) (624:624:624))
        (PORT ena (718:718:718) (793:793:793))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2966:2966:2966) (2642:2642:2642))
        (PORT sclr (544:544:544) (624:624:624))
        (PORT ena (718:718:718) (793:793:793))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (294:294:294))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2966:2966:2966) (2642:2642:2642))
        (PORT sclr (544:544:544) (624:624:624))
        (PORT ena (718:718:718) (793:793:793))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2966:2966:2966) (2642:2642:2642))
        (PORT sclr (544:544:544) (624:624:624))
        (PORT ena (718:718:718) (793:793:793))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2966:2966:2966) (2642:2642:2642))
        (PORT sclr (544:544:544) (624:624:624))
        (PORT ena (718:718:718) (793:793:793))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2966:2966:2966) (2642:2642:2642))
        (PORT sclr (544:544:544) (624:624:624))
        (PORT ena (718:718:718) (793:793:793))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2966:2966:2966) (2642:2642:2642))
        (PORT sclr (544:544:544) (624:624:624))
        (PORT ena (718:718:718) (793:793:793))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2966:2966:2966) (2642:2642:2642))
        (PORT sclr (544:544:544) (624:624:624))
        (PORT ena (718:718:718) (793:793:793))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2966:2966:2966) (2642:2642:2642))
        (PORT sclr (544:544:544) (624:624:624))
        (PORT ena (718:718:718) (793:793:793))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1159:1159:1159))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2985:2985:2985) (2656:2656:2656))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (738:738:738) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1159:1159:1159))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2985:2985:2985) (2656:2656:2656))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (738:738:738) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1159:1159:1159))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2985:2985:2985) (2656:2656:2656))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (738:738:738) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1159:1159:1159))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2985:2985:2985) (2656:2656:2656))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (738:738:738) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1159:1159:1159))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2985:2985:2985) (2656:2656:2656))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (738:738:738) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1159:1159:1159))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2985:2985:2985) (2656:2656:2656))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (738:738:738) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1159:1159:1159))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2985:2985:2985) (2656:2656:2656))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (738:738:738) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1159:1159:1159))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2985:2985:2985) (2656:2656:2656))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (738:738:738) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1159:1159:1159))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2985:2985:2985) (2656:2656:2656))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (738:738:738) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (294:294:294))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (319:319:319) (368:368:368))
        (PORT datad (307:307:307) (353:353:353))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (269:269:269))
        (PORT datab (150:150:150) (206:206:206))
        (PORT datad (125:125:125) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2962:2962:2962) (2639:2639:2639))
        (PORT ena (435:435:435) (463:463:463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|prestart\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|prestart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2962:2962:2962) (2639:2639:2639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (304:304:304) (350:350:350))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|mstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2962:2962:2962) (2639:2639:2639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|state2\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (225:225:225))
        (PORT datad (314:314:314) (381:381:381))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2911:2911:2911) (2594:2594:2594))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (218:218:218))
        (PORT datab (161:161:161) (219:219:219))
        (PORT datac (136:136:136) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (224:224:224))
        (PORT datab (153:153:153) (210:210:210))
        (PORT datac (129:129:129) (179:179:179))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (130:130:130) (164:164:164))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2911:2911:2911) (2594:2594:2594))
        (PORT ena (646:646:646) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (129:129:129) (163:163:163))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2911:2911:2911) (2594:2594:2594))
        (PORT ena (646:646:646) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (129:129:129) (163:163:163))
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2911:2911:2911) (2594:2594:2594))
        (PORT ena (646:646:646) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (241:241:241))
        (PORT datab (119:119:119) (153:153:153))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2911:2911:2911) (2594:2594:2594))
        (PORT ena (646:646:646) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (206:206:206))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (225:225:225))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (136:136:136) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2911:2911:2911) (2594:2594:2594))
        (PORT ena (646:646:646) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (210:210:210))
        (PORT datab (159:159:159) (218:218:218))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2911:2911:2911) (2594:2594:2594))
        (PORT ena (646:646:646) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (218:218:218))
        (PORT datab (159:159:159) (217:217:217))
        (PORT datad (310:310:310) (376:376:376))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|cdone\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (308:308:308) (354:354:354))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cdone)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2962:2962:2962) (2639:2639:2639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (509:509:509))
        (PORT datab (150:150:150) (206:206:206))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2962:2962:2962) (2639:2639:2639))
        (PORT ena (435:435:435) (463:463:463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (212:212:212))
        (PORT datad (126:126:126) (168:168:168))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2962:2962:2962) (2639:2639:2639))
        (PORT ena (435:435:435) (463:463:463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed_ack\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (164:164:164))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datad (149:149:149) (193:193:193))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed_ack)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2962:2962:2962) (2639:2639:2639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_data\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2790:2790:2790) (3182:3182:3182))
        (PORT datac (2225:2225:2225) (2530:2530:2530))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_data_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2244:2244:2244) (2556:2556:2556))
        (PORT datac (129:129:129) (169:169:169))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_clock\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2288:2288:2288) (2605:2605:2605))
        (PORT datac (2767:2767:2767) (3147:3147:3147))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_clk_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|last_ps2_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (2271:2271:2271) (2581:2581:2581))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|last_ps2_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (402:402:402))
        (PORT datab (322:322:322) (387:387:387))
        (PORT datac (2183:2183:2183) (2475:2475:2475))
        (PORT datad (198:198:198) (248:248:248))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (226:226:226))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (305:305:305))
        (PORT datab (335:335:335) (404:404:404))
        (PORT datac (214:214:214) (275:275:275))
        (PORT datad (2178:2178:2178) (2469:2469:2469))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (283:283:283))
        (PORT datad (184:184:184) (221:221:221))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (279:279:279))
        (PORT datab (137:137:137) (189:189:189))
        (PORT datad (188:188:188) (225:225:225))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (279:279:279))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (138:138:138))
        (PORT datad (185:185:185) (222:222:222))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (402:402:402))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (313:313:313) (376:376:376))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_posedge)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (306:306:306))
        (PORT datad (320:320:320) (380:380:380))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datab (234:234:234) (297:297:297))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_3_PARITY_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2692:2692:2692) (2446:2446:2446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (305:305:305))
        (PORT datab (335:335:335) (404:404:404))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_4_STOP_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2692:2692:2692) (2446:2446:2446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (305:305:305))
        (PORT datac (320:320:320) (378:378:378))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2692:2692:2692) (2446:2446:2446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (340:340:340) (408:408:408))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (1018:1018:1018))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (2270:2270:2270) (2580:2580:2580))
        (PORT datad (216:216:216) (267:267:267))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1168:1168:1168))
        (PORT asdata (1037:1037:1037) (1167:1167:1167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (1024:1024:1024))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datad (213:213:213) (263:263:263))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_1_DATA_IN\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (872:872:872) (1020:1020:1020))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_1_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2692:2692:2692) (2446:2446:2446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (127:127:127) (168:168:168))
        (PORT datad (562:562:562) (654:654:654))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (550:550:550) (643:643:643))
        (PORT datac (2177:2177:2177) (2469:2469:2469))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_0_IDLE\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (471:471:471))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (271:271:271))
        (PORT datab (551:551:551) (644:644:644))
        (PORT datac (171:171:171) (196:196:196))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_2_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1172:1172:1172))
        (PORT asdata (692:692:692) (759:759:759))
        (PORT sclr (2696:2696:2696) (2449:2449:2449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (306:306:306))
        (PORT datab (334:334:334) (403:403:403))
        (PORT datac (216:216:216) (278:278:278))
        (PORT datad (2182:2182:2182) (2473:2473:2473))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (626:626:626) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (2230:2230:2230) (2537:2537:2537))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (626:626:626) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (2247:2247:2247) (2559:2559:2559))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2423:2423:2423) (2776:2776:2776))
        (PORT datad (592:592:592) (687:687:687))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT asdata (597:597:597) (658:658:658))
        (PORT ena (587:587:587) (626:626:626))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2425:2425:2425) (2778:2778:2778))
        (PORT datac (326:326:326) (382:382:382))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (313:313:313) (355:355:355))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2212:2212:2212) (2522:2522:2522))
        (PORT datad (1046:1046:1046) (1232:1232:1232))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1195:1195:1195) (1333:1333:1333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (626:626:626) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (2249:2249:2249) (2562:2562:2562))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (626:626:626) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (2252:2252:2252) (2565:2565:2565))
        (PORT datac (116:116:116) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (626:626:626) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2233:2233:2233) (2541:2541:2541))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (626:626:626) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (2231:2231:2231) (2538:2538:2538))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (626:626:626) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (2243:2243:2243) (2555:2555:2555))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (626:626:626) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2425:2425:2425) (2778:2778:2778))
        (PORT datad (457:457:457) (540:540:540))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1198:1198:1198))
        (PORT asdata (353:353:353) (388:388:388))
        (PORT ena (583:583:583) (619:619:619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2423:2423:2423) (2775:2775:2775))
        (PORT datad (338:338:338) (398:398:398))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (321:321:321) (367:367:367))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1195:1195:1195) (1333:1333:1333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1198:1198:1198))
        (PORT asdata (901:901:901) (1007:1007:1007))
        (PORT ena (583:583:583) (619:619:619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2424:2424:2424) (2776:2776:2776))
        (PORT datac (213:213:213) (266:266:266))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (319:319:319) (363:363:363))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1195:1195:1195) (1333:1333:1333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (443:443:443) (511:511:511))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (583:583:583) (619:619:619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (2401:2401:2401) (2751:2751:2751))
        (PORT datad (208:208:208) (250:250:250))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1180:1180:1180))
        (PORT asdata (502:502:502) (551:551:551))
        (PORT ena (1195:1195:1195) (1333:1333:1333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (415:415:415))
        (PORT datab (347:347:347) (424:424:424))
        (PORT datac (316:316:316) (379:379:379))
        (PORT datad (371:371:371) (448:448:448))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1198:1198:1198))
        (PORT asdata (612:612:612) (676:676:676))
        (PORT ena (583:583:583) (619:619:619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (2402:2402:2402) (2752:2752:2752))
        (PORT datad (344:344:344) (405:405:405))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (315:315:315) (357:357:357))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1195:1195:1195) (1333:1333:1333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (502:502:502))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (587:587:587) (626:626:626))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2426:2426:2426) (2779:2779:2779))
        (PORT datac (337:337:337) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1180:1180:1180))
        (PORT asdata (609:609:609) (666:666:666))
        (PORT ena (1195:1195:1195) (1333:1333:1333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1198:1198:1198))
        (PORT asdata (603:603:603) (661:661:661))
        (PORT ena (583:583:583) (619:619:619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2423:2423:2423) (2776:2776:2776))
        (PORT datac (339:339:339) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (318:318:318) (364:364:364))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1195:1195:1195) (1333:1333:1333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT asdata (653:653:653) (720:720:720))
        (PORT ena (587:587:587) (626:626:626))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (519:519:519) (604:604:604))
        (PORT datad (2198:2198:2198) (2495:2495:2495))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1195:1195:1195) (1333:1333:1333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (628:628:628))
        (PORT datab (588:588:588) (692:692:692))
        (PORT datac (498:498:498) (578:578:578))
        (PORT datad (615:615:615) (723:723:723))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (509:509:509))
        (PORT datac (102:102:102) (129:129:129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (733:733:733))
        (PORT datac (655:655:655) (775:775:775))
        (PORT datad (562:562:562) (663:663:663))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (480:480:480) (565:565:565))
        (PORT datad (472:472:472) (550:550:550))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2962:2962:2962) (2639:2639:2639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (251:251:251))
        (PORT datab (150:150:150) (205:205:205))
        (PORT datac (143:143:143) (191:191:191))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (233:233:233) (280:280:280))
        (PORT datad (204:204:204) (242:242:242))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2507:2507:2507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (231:231:231) (278:278:278))
        (PORT datad (205:205:205) (243:243:243))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2507:2507:2507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (294:294:294))
        (PORT datab (214:214:214) (270:270:270))
        (PORT datac (205:205:205) (253:253:253))
        (PORT datad (207:207:207) (256:256:256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (165:165:165))
        (PORT datad (150:150:150) (194:194:194))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (231:231:231) (279:279:279))
        (PORT datad (204:204:204) (243:243:243))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2826:2826:2826) (2507:2507:2507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (209:209:209))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (140:140:140) (187:187:187))
        (PORT datad (223:223:223) (276:276:276))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (205:205:205))
        (PORT datac (141:141:141) (188:188:188))
        (PORT datad (102:102:102) (120:120:120))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (PORT datab (153:153:153) (205:205:205))
        (PORT datac (209:209:209) (264:264:264))
        (PORT datad (222:222:222) (276:276:276))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (157:157:157) (210:210:210))
        (PORT datac (141:141:141) (189:189:189))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (680:680:680))
        (PORT datab (687:687:687) (809:809:809))
        (PORT datac (357:357:357) (425:425:425))
        (PORT datad (375:375:375) (442:442:442))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (651:651:651))
        (PORT datab (526:526:526) (626:626:626))
        (PORT datac (539:539:539) (647:647:647))
        (PORT datad (517:517:517) (610:610:610))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (211:211:211))
        (PORT datac (203:203:203) (252:252:252))
        (PORT datad (431:431:431) (493:493:493))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (652:652:652))
        (PORT datac (539:539:539) (648:648:648))
        (PORT datad (504:504:504) (592:592:592))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (698:698:698) (833:833:833))
        (PORT datad (500:500:500) (594:594:594))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (510:510:510))
        (PORT datab (118:118:118) (153:153:153))
        (PORT datad (354:354:354) (416:416:416))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2743:2743:2743) (2442:2442:2442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (185:185:185))
        (PORT datab (159:159:159) (217:217:217))
        (PORT datad (356:356:356) (418:418:418))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2743:2743:2743) (2442:2442:2442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (219:219:219))
        (PORT datac (147:147:147) (197:197:197))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (186:186:186))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datad (359:359:359) (421:421:421))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2743:2743:2743) (2442:2442:2442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (222:222:222))
        (PORT datab (156:156:156) (209:209:209))
        (PORT datac (141:141:141) (190:190:190))
        (PORT datad (145:145:145) (194:194:194))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (182:182:182))
        (PORT datab (176:176:176) (217:217:217))
        (PORT datad (350:350:350) (411:411:411))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2743:2743:2743) (2442:2442:2442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (509:509:509))
        (PORT datab (160:160:160) (217:217:217))
        (PORT datac (103:103:103) (131:131:131))
        (PORT datad (349:349:349) (410:410:410))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (520:520:520))
        (PORT datab (546:546:546) (672:672:672))
        (PORT datac (515:515:515) (621:621:621))
        (PORT datad (355:355:355) (419:419:419))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (581:581:581))
        (PORT datac (230:230:230) (285:285:285))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|printed_crlf\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (510:510:510))
        (PORT datab (119:119:119) (153:153:153))
        (PORT datad (350:350:350) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|printed_crlf)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2743:2743:2743) (2442:2442:2442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (220:220:220))
        (PORT datab (156:156:156) (208:208:208))
        (PORT datac (142:142:142) (191:191:191))
        (PORT datad (144:144:144) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (182:182:182))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (92:92:92) (113:113:113))
        (PORT datad (348:348:348) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[10\]\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (231:231:231) (286:286:286))
        (PORT datad (509:509:509) (601:601:601))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2776:2776:2776) (2475:2475:2475))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT asdata (529:529:529) (598:598:598))
        (PORT clrn (2774:2774:2774) (2464:2464:2464))
        (PORT ena (524:524:524) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (518:518:518))
        (PORT datab (544:544:544) (669:669:669))
        (PORT datac (514:514:514) (620:620:620))
        (PORT datad (352:352:352) (416:416:416))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (514:514:514) (614:614:614))
        (PORT datad (460:460:460) (528:528:528))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[8\]\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (503:503:503) (599:599:599))
        (PORT datad (460:460:460) (528:528:528))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2893:2893:2893) (2571:2571:2571))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (360:360:360) (431:431:431))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2774:2774:2774) (2464:2464:2464))
        (PORT ena (524:524:524) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (593:593:593))
        (PORT datab (494:494:494) (571:571:571))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (522:522:522))
        (PORT datab (549:549:549) (676:676:676))
        (PORT datac (515:515:515) (622:622:622))
        (PORT datad (357:357:357) (422:422:422))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (526:526:526) (633:633:633))
        (PORT datad (448:448:448) (537:537:537))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[12\]\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (627:627:627))
        (PORT datad (440:440:440) (528:528:528))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2796:2796:2796) (2482:2482:2482))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT asdata (524:524:524) (586:586:586))
        (PORT clrn (2774:2774:2774) (2464:2464:2464))
        (PORT ena (524:524:524) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (519:519:519))
        (PORT datab (544:544:544) (670:670:670))
        (PORT datac (514:514:514) (620:620:620))
        (PORT datad (353:353:353) (417:417:417))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (334:334:334) (408:408:408))
        (PORT datad (445:445:445) (528:528:528))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[14\]\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (552:552:552))
        (PORT datad (523:523:523) (616:616:616))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2765:2765:2765) (2475:2475:2475))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT asdata (628:628:628) (733:733:733))
        (PORT clrn (2774:2774:2774) (2464:2464:2464))
        (PORT ena (524:524:524) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (593:593:593))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (221:221:221))
        (PORT datab (159:159:159) (216:216:216))
        (PORT datac (190:190:190) (222:222:222))
        (PORT datad (357:357:357) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (622:622:622))
        (PORT datab (647:647:647) (786:786:786))
        (PORT datac (621:621:621) (729:729:729))
        (PORT datad (636:636:636) (758:758:758))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[15\]\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (787:787:787))
        (PORT datab (651:651:651) (791:791:791))
        (PORT datac (619:619:619) (727:727:727))
        (PORT datad (518:518:518) (612:612:612))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3051:3051:3051) (2713:2713:2713))
        (PORT ena (407:407:407) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (355:355:355) (429:429:429))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2920:2920:2920) (2602:2602:2602))
        (PORT ena (919:919:919) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (910:910:910))
        (PORT datab (414:414:414) (508:508:508))
        (PORT datac (704:704:704) (865:865:865))
        (PORT datad (801:801:801) (950:950:950))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[9\]\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (911:911:911))
        (PORT datab (816:816:816) (978:978:978))
        (PORT datac (702:702:702) (864:864:864))
        (PORT datad (528:528:528) (627:627:627))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2891:2891:2891) (2580:2580:2580))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (418:418:418))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2920:2920:2920) (2602:2602:2602))
        (PORT ena (919:919:919) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (468:468:468))
        (PORT datab (650:650:650) (761:761:761))
        (PORT datac (803:803:803) (956:956:956))
        (PORT datad (926:926:926) (1095:1095:1095))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[11\]\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1117:1117:1117))
        (PORT datab (820:820:820) (975:975:975))
        (PORT datac (628:628:628) (738:738:738))
        (PORT datad (606:606:606) (704:704:704))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2920:2920:2920) (2602:2602:2602))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1181:1181:1181))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (2920:2920:2920) (2602:2602:2602))
        (PORT ena (919:919:919) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (568:568:568))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (728:728:728) (835:835:835))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (910:910:910))
        (PORT datab (414:414:414) (508:508:508))
        (PORT datac (705:705:705) (867:867:867))
        (PORT datad (801:801:801) (949:949:949))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[13\]\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (909:909:909))
        (PORT datab (815:815:815) (976:976:976))
        (PORT datac (705:705:705) (867:867:867))
        (PORT datad (524:524:524) (622:622:622))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2891:2891:2891) (2580:2580:2580))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1181:1181:1181))
        (PORT asdata (538:538:538) (608:608:608))
        (PORT clrn (2920:2920:2920) (2602:2602:2602))
        (PORT ena (919:919:919) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (728:728:728) (836:836:836))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (653:653:653))
        (PORT datab (518:518:518) (618:618:618))
        (PORT datac (540:540:540) (648:648:648))
        (PORT datad (504:504:504) (592:592:592))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (497:497:497))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (417:417:417) (470:470:470))
        (PORT datad (460:460:460) (523:523:523))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (520:520:520))
        (PORT datab (547:547:547) (673:673:673))
        (PORT datac (515:515:515) (621:621:621))
        (PORT datad (356:356:356) (420:420:420))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (394:394:394) (483:483:483))
        (PORT datad (516:516:516) (596:596:596))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[6\]\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (431:431:431))
        (PORT datad (511:511:511) (591:591:591))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2425:2425:2425))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT asdata (483:483:483) (539:539:539))
        (PORT clrn (2774:2774:2774) (2464:2464:2464))
        (PORT ena (524:524:524) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (516:516:516))
        (PORT datab (539:539:539) (664:664:664))
        (PORT datac (513:513:513) (619:619:619))
        (PORT datad (348:348:348) (412:412:412))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (581:581:581))
        (PORT datac (230:230:230) (293:293:293))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[2\]\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (289:289:289))
        (PORT datad (511:511:511) (604:604:604))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2776:2776:2776) (2475:2475:2475))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT asdata (631:631:631) (731:731:731))
        (PORT clrn (2774:2774:2774) (2464:2464:2464))
        (PORT ena (524:524:524) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (183:183:183))
        (PORT datab (494:494:494) (570:570:570))
        (PORT datad (481:481:481) (565:565:565))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (523:523:523))
        (PORT datab (552:552:552) (679:679:679))
        (PORT datac (516:516:516) (622:622:622))
        (PORT datad (360:360:360) (424:424:424))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (391:391:391))
        (PORT datac (525:525:525) (633:633:633))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[4\]\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (315:315:315) (370:370:370))
        (PORT datad (511:511:511) (607:607:607))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2796:2796:2796) (2482:2482:2482))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT asdata (534:534:534) (603:603:603))
        (PORT clrn (2774:2774:2774) (2464:2464:2464))
        (PORT ena (524:524:524) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (521:521:521))
        (PORT datab (549:549:549) (674:674:674))
        (PORT datac (515:515:515) (621:621:621))
        (PORT datad (357:357:357) (421:421:421))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (514:514:514) (614:614:614))
        (PORT datad (473:473:473) (545:545:545))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[0\]\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (502:502:502) (598:598:598))
        (PORT datad (473:473:473) (545:545:545))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2893:2893:2893) (2571:2571:2571))
        (PORT ena (422:422:422) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT asdata (526:526:526) (589:589:589))
        (PORT clrn (2774:2774:2774) (2464:2464:2464))
        (PORT ena (524:524:524) (575:575:575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (491:491:491) (568:568:568))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (216:216:216))
        (PORT datab (158:158:158) (216:216:216))
        (PORT datac (188:188:188) (220:220:220))
        (PORT datad (351:351:351) (412:412:412))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (618:618:618))
        (PORT datab (920:920:920) (1089:1089:1089))
        (PORT datac (522:522:522) (632:632:632))
        (PORT datad (442:442:442) (511:511:511))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[5\]\[3\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (537:537:537))
        (PORT datab (918:918:918) (1088:1088:1088))
        (PORT datac (500:500:500) (591:591:591))
        (PORT datad (515:515:515) (614:614:614))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2755:2755:2755) (2452:2452:2452))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (2755:2755:2755) (2452:2452:2452))
        (PORT ena (828:828:828) (926:926:926))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (674:674:674))
        (PORT datab (951:951:951) (1124:1124:1124))
        (PORT datac (519:519:519) (629:629:629))
        (PORT datad (497:497:497) (581:581:581))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[3\]\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (615:615:615))
        (PORT datab (946:946:946) (1119:1119:1119))
        (PORT datac (534:534:534) (641:641:641))
        (PORT datad (378:378:378) (457:457:457))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2771:2771:2771) (2461:2461:2461))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT asdata (390:390:390) (441:441:441))
        (PORT clrn (2755:2755:2755) (2452:2452:2452))
        (PORT ena (828:828:828) (926:926:926))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (674:674:674))
        (PORT datab (951:951:951) (1125:1125:1125))
        (PORT datac (519:519:519) (629:629:629))
        (PORT datad (497:497:497) (581:581:581))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[7\]\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (614:614:614))
        (PORT datab (948:948:948) (1121:1121:1121))
        (PORT datac (536:536:536) (643:643:643))
        (PORT datad (376:376:376) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2771:2771:2771) (2461:2461:2461))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT asdata (378:378:378) (426:426:426))
        (PORT clrn (2755:2755:2755) (2452:2452:2452))
        (PORT ena (828:828:828) (926:926:926))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (856:856:856))
        (PORT datab (504:504:504) (590:590:590))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (537:537:537))
        (PORT datab (393:393:393) (477:477:477))
        (PORT datac (391:391:391) (479:479:479))
        (PORT datad (775:775:775) (923:923:923))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[1\]\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (611:611:611))
        (PORT datab (952:952:952) (1126:1126:1126))
        (PORT datac (539:539:539) (647:647:647))
        (PORT datad (373:373:373) (451:451:451))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2425:2425:2425))
        (PORT ena (492:492:492) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT asdata (495:495:495) (554:554:554))
        (PORT clrn (2755:2755:2755) (2452:2452:2452))
        (PORT ena (828:828:828) (926:926:926))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (487:487:487) (567:567:567))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (176:176:176) (213:213:213))
        (PORT datac (277:277:277) (319:319:319))
        (PORT datad (460:460:460) (523:523:523))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (637:637:637))
        (PORT datac (535:535:535) (643:643:643))
        (PORT datad (516:516:516) (618:618:618))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (419:419:419) (519:519:519))
        (PORT datad (356:356:356) (426:426:426))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (750:750:750))
        (PORT datab (373:373:373) (452:452:452))
        (PORT datac (120:120:120) (164:164:164))
        (PORT datad (500:500:500) (580:580:580))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (627:627:627) (741:741:741))
        (PORT datac (304:304:304) (349:349:349))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (583:583:583))
        (PORT datab (603:603:603) (701:701:701))
        (PORT datac (351:351:351) (421:421:421))
        (PORT datad (722:722:722) (836:836:836))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (471:471:471) (575:575:575))
        (PORT datac (305:305:305) (363:363:363))
        (PORT datad (723:723:723) (837:837:837))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (497:497:497))
        (PORT datab (433:433:433) (538:538:538))
        (PORT datac (257:257:257) (291:291:291))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (458:458:458))
        (PORT datab (519:519:519) (609:609:609))
        (PORT datac (577:577:577) (666:666:666))
        (PORT datad (324:324:324) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (357:357:357) (439:439:439))
        (PORT datac (117:117:117) (159:159:159))
        (PORT datad (501:501:501) (585:585:585))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (314:314:314) (365:365:365))
        (PORT datad (696:696:696) (803:803:803))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (211:211:211))
        (PORT datab (351:351:351) (415:415:415))
        (PORT datac (127:127:127) (168:168:168))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (432:432:432) (537:537:537))
        (PORT datac (277:277:277) (315:315:315))
        (PORT datad (407:407:407) (480:480:480))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (355:355:355))
        (PORT datab (367:367:367) (434:434:434))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (498:498:498))
        (PORT datab (482:482:482) (558:558:558))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (420:420:420) (516:516:516))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (164:164:164))
        (PORT datab (152:152:152) (207:207:207))
        (PORT datac (143:143:143) (190:190:190))
        (PORT datad (150:150:150) (194:194:194))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2774:2774:2774) (2464:2464:2464))
        (PORT ena (646:646:646) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (749:749:749) (893:893:893))
        (PORT datad (449:449:449) (538:538:538))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2796:2796:2796) (2482:2482:2482))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (314:314:314) (378:378:378))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2865:2865:2865) (2556:2556:2556))
        (PORT ena (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (499:499:499) (587:587:587))
        (PORT datad (460:460:460) (528:528:528))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2893:2893:2893) (2571:2571:2571))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (384:384:384) (439:439:439))
        (PORT clrn (2865:2865:2865) (2556:2556:2556))
        (PORT ena (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (915:915:915))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (548:548:548) (622:622:622))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datac (751:751:751) (895:895:895))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2796:2796:2796) (2482:2482:2482))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (492:492:492) (561:561:561))
        (PORT clrn (2865:2865:2865) (2556:2556:2556))
        (PORT ena (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~33)
    (DELAY
      (ABSOLUTE
        (PORT datac (497:497:497) (585:585:585))
        (PORT datad (473:473:473) (545:545:545))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2893:2893:2893) (2571:2571:2571))
        (PORT ena (422:422:422) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (255:255:255))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2865:2865:2865) (2556:2556:2556))
        (PORT ena (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (917:917:917))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (671:671:671))
        (PORT datab (947:947:947) (1120:1120:1120))
        (PORT datac (622:622:622) (735:735:735))
        (PORT datad (500:500:500) (584:584:584))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2771:2771:2771) (2461:2461:2461))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (439:439:439))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2909:2909:2909) (2592:2592:2592))
        (PORT ena (854:854:854) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (747:747:747))
        (PORT datab (406:406:406) (501:501:501))
        (PORT datac (641:641:641) (776:776:776))
        (PORT datad (643:643:643) (765:765:765))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3051:3051:3051) (2713:2713:2713))
        (PORT ena (407:407:407) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT asdata (387:387:387) (441:441:441))
        (PORT clrn (2909:2909:2909) (2592:2592:2592))
        (PORT ena (854:854:854) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (924:924:924))
        (PORT datab (651:651:651) (762:762:762))
        (PORT datac (803:803:803) (957:957:957))
        (PORT datad (928:928:928) (1097:1097:1097))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2920:2920:2920) (2602:2602:2602))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT asdata (660:660:660) (750:750:750))
        (PORT clrn (2909:2909:2909) (2592:2592:2592))
        (PORT ena (854:854:854) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (180:180:180))
        (PORT datab (768:768:768) (888:888:888))
        (PORT datad (426:426:426) (499:499:499))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (670:670:670))
        (PORT datab (946:946:946) (1120:1120:1120))
        (PORT datac (622:622:622) (735:735:735))
        (PORT datad (500:500:500) (584:584:584))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2771:2771:2771) (2461:2461:2461))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT asdata (755:755:755) (847:847:847))
        (PORT clrn (2909:2909:2909) (2592:2592:2592))
        (PORT ena (854:854:854) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (750:750:750) (865:865:865))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (316:316:316))
        (PORT datac (764:764:764) (916:916:916))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2776:2776:2776) (2475:2475:2475))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (340:340:340) (409:409:409))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2909:2909:2909) (2592:2592:2592))
        (PORT ena (854:854:854) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (417:417:417))
        (PORT datad (445:445:445) (528:528:528))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2765:2765:2765) (2475:2475:2475))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (543:543:543))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2909:2909:2909) (2592:2592:2592))
        (PORT ena (854:854:854) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (248:248:248) (305:305:305))
        (PORT datac (765:765:765) (917:917:917))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2776:2776:2776) (2475:2475:2475))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT asdata (478:478:478) (534:534:534))
        (PORT clrn (2909:2909:2909) (2592:2592:2592))
        (PORT ena (854:854:854) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (770:770:770) (891:891:891))
        (PORT datad (426:426:426) (498:498:498))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~43)
    (DELAY
      (ABSOLUTE
        (PORT datac (394:394:394) (485:485:485))
        (PORT datad (512:512:512) (591:591:591))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2425:2425:2425))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT asdata (523:523:523) (597:597:597))
        (PORT clrn (2909:2909:2909) (2592:2592:2592))
        (PORT ena (854:854:854) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (258:258:258))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (752:752:752) (867:867:867))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (496:496:496) (591:591:591))
        (PORT datad (497:497:497) (591:591:591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (909:909:909))
        (PORT datab (800:800:800) (941:941:941))
        (PORT datac (706:706:706) (868:868:868))
        (PORT datad (800:800:800) (948:948:948))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2891:2891:2891) (2580:2580:2580))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[13\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (451:451:451) (531:531:531))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2865:2865:2865) (2556:2556:2556))
        (PORT ena (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (910:910:910))
        (PORT datab (804:804:804) (946:946:946))
        (PORT datac (704:704:704) (865:865:865))
        (PORT datad (801:801:801) (950:950:950))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2891:2891:2891) (2580:2580:2580))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (642:642:642) (727:727:727))
        (PORT clrn (2865:2865:2865) (2556:2556:2556))
        (PORT ena (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (913:913:913))
        (PORT datab (202:202:202) (259:259:259))
        (PORT datad (548:548:548) (622:622:622))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (536:536:536))
        (PORT datab (396:396:396) (480:480:480))
        (PORT datac (396:396:396) (488:488:488))
        (PORT datad (778:778:778) (927:927:927))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2425:2425:2425))
        (PORT ena (492:492:492) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (524:524:524) (593:593:593))
        (PORT clrn (2865:2865:2865) (2556:2556:2556))
        (PORT ena (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (951:951:951))
        (PORT datab (759:759:759) (903:903:903))
        (PORT datac (727:727:727) (844:844:844))
        (PORT datad (536:536:536) (638:638:638))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3100:3100:3100) (2769:2769:2769))
        (PORT ena (505:505:505) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (470:470:470) (521:521:521))
        (PORT clrn (2865:2865:2865) (2556:2556:2556))
        (PORT ena (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (917:917:917))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (382:382:382) (452:452:452))
        (PORT datac (286:286:286) (332:332:332))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (565:565:565))
        (PORT datab (498:498:498) (591:591:591))
        (PORT datac (206:206:206) (261:261:261))
        (PORT datad (428:428:428) (502:502:502))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (697:697:697))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (424:424:424) (501:501:501))
        (PORT datad (362:362:362) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (567:567:567))
        (PORT datab (312:312:312) (377:377:377))
        (PORT datac (424:424:424) (500:500:500))
        (PORT datad (462:462:462) (543:543:543))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (442:442:442) (525:525:525))
        (PORT datac (347:347:347) (422:422:422))
        (PORT datad (340:340:340) (409:409:409))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (618:618:618))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (499:499:499) (593:593:593))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (443:443:443))
        (PORT datab (330:330:330) (395:395:395))
        (PORT datac (464:464:464) (551:551:551))
        (PORT datad (698:698:698) (808:808:808))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (399:399:399))
        (PORT datab (448:448:448) (533:533:533))
        (PORT datac (325:325:325) (380:380:380))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (520:520:520))
        (PORT datab (222:222:222) (281:281:281))
        (PORT datac (205:205:205) (263:263:263))
        (PORT datad (697:697:697) (806:806:806))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (409:409:409))
        (PORT datab (330:330:330) (396:396:396))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (311:311:311) (374:374:374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (393:393:393))
        (PORT datab (525:525:525) (635:635:635))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (175:175:175) (208:208:208))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (174:174:174))
        (PORT datab (173:173:173) (210:210:210))
        (PORT datac (431:431:431) (490:490:490))
        (PORT datad (591:591:591) (678:678:678))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (681:681:681))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (672:672:672) (788:788:788))
        (PORT datad (376:376:376) (444:444:444))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2688:2688:2688) (2402:2402:2402))
        (PORT ena (783:783:783) (863:863:863))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (1088:1088:1088))
        (PORT datad (442:442:442) (530:530:530))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2796:2796:2796) (2482:2482:2482))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (350:350:350) (421:421:421))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2947:2947:2947) (2623:2623:2623))
        (PORT ena (836:836:836) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datad (911:911:911) (1059:1059:1059))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2796:2796:2796) (2482:2482:2482))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT asdata (545:545:545) (626:626:626))
        (PORT clrn (2947:2947:2947) (2623:2623:2623))
        (PORT ena (836:836:836) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (470:470:470))
        (PORT datad (445:445:445) (528:528:528))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2765:2765:2765) (2475:2475:2475))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT asdata (774:774:774) (868:868:868))
        (PORT clrn (2947:2947:2947) (2623:2623:2623))
        (PORT ena (836:836:836) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (970:970:970))
        (PORT datad (515:515:515) (595:595:595))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2425:2425:2425))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT asdata (642:642:642) (717:717:717))
        (PORT clrn (2947:2947:2947) (2623:2623:2623))
        (PORT ena (836:836:836) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (564:564:564))
        (PORT datab (379:379:379) (446:446:446))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (378:378:378) (445:445:445))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (914:914:914))
        (PORT datad (459:459:459) (528:528:528))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2893:2893:2893) (2571:2571:2571))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (426:426:426))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2947:2947:2947) (2623:2623:2623))
        (PORT ena (836:836:836) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (249:249:249) (305:305:305))
        (PORT datac (499:499:499) (586:586:586))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2776:2776:2776) (2475:2475:2475))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT asdata (617:617:617) (692:692:692))
        (PORT clrn (2947:2947:2947) (2623:2623:2623))
        (PORT ena (836:836:836) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (379:379:379) (445:445:445))
        (PORT datad (469:469:469) (539:539:539))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (725:725:725))
        (PORT datac (294:294:294) (338:338:338))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2904:2904:2904) (2584:2584:2584))
        (PORT ena (505:505:505) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT asdata (384:384:384) (437:437:437))
        (PORT clrn (2947:2947:2947) (2623:2623:2623))
        (PORT ena (836:836:836) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (308:308:308))
        (PORT datac (497:497:497) (583:583:583))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2776:2776:2776) (2475:2475:2475))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (423:423:423))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2947:2947:2947) (2623:2623:2623))
        (PORT ena (836:836:836) (940:940:940))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (567:567:567))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (674:674:674))
        (PORT datab (950:950:950) (1124:1124:1124))
        (PORT datac (520:520:520) (614:614:614))
        (PORT datad (498:498:498) (581:581:581))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2771:2771:2771) (2461:2461:2461))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (363:363:363) (431:431:431))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2944:2944:2944) (2616:2616:2616))
        (PORT ena (847:847:847) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (745:745:745))
        (PORT datab (728:728:728) (891:891:891))
        (PORT datac (761:761:761) (881:881:881))
        (PORT datad (800:800:800) (948:948:948))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2891:2891:2891) (2580:2580:2580))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1176:1176:1176))
        (PORT asdata (383:383:383) (437:437:437))
        (PORT clrn (2944:2944:2944) (2616:2616:2616))
        (PORT ena (847:847:847) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1118:1118:1118))
        (PORT datab (648:648:648) (758:758:758))
        (PORT datac (801:801:801) (955:955:955))
        (PORT datad (775:775:775) (900:900:900))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2920:2920:2920) (2602:2602:2602))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1176:1176:1176))
        (PORT asdata (540:540:540) (617:617:617))
        (PORT clrn (2944:2944:2944) (2616:2616:2616))
        (PORT ena (847:847:847) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (483:483:483) (558:558:558))
        (PORT datad (594:594:594) (682:682:682))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (970:970:970))
        (PORT datab (799:799:799) (954:954:954))
        (PORT datac (429:429:429) (502:502:502))
        (PORT datad (381:381:381) (457:457:457))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2425:2425:2425))
        (PORT ena (492:492:492) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1176:1176:1176))
        (PORT asdata (544:544:544) (624:624:624))
        (PORT clrn (2944:2944:2944) (2616:2616:2616))
        (PORT ena (847:847:847) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (594:594:594) (682:682:682))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (394:394:394) (481:481:481))
        (PORT datac (462:462:462) (540:540:540))
        (PORT datad (262:262:262) (295:295:295))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (618:618:618))
        (PORT datab (920:920:920) (1090:1090:1090))
        (PORT datac (523:523:523) (616:616:616))
        (PORT datad (442:442:442) (511:511:511))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2755:2755:2755) (2452:2452:2452))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1176:1176:1176))
        (PORT asdata (530:530:530) (598:598:598))
        (PORT clrn (2944:2944:2944) (2616:2616:2616))
        (PORT ena (847:847:847) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (673:673:673))
        (PORT datab (949:949:949) (1123:1123:1123))
        (PORT datac (519:519:519) (613:613:613))
        (PORT datad (498:498:498) (582:582:582))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2771:2771:2771) (2461:2461:2461))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (435:435:435))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2944:2944:2944) (2616:2616:2616))
        (PORT ena (847:847:847) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (749:749:749))
        (PORT datab (802:802:802) (939:939:939))
        (PORT datac (639:639:639) (773:773:773))
        (PORT datad (641:641:641) (764:764:764))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3051:3051:3051) (2713:2713:2713))
        (PORT ena (407:407:407) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1176:1176:1176))
        (PORT asdata (641:641:641) (721:721:721))
        (PORT clrn (2944:2944:2944) (2616:2616:2616))
        (PORT ena (847:847:847) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (483:483:483) (559:559:559))
        (PORT datad (594:594:594) (682:682:682))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (746:746:746))
        (PORT datab (727:727:727) (890:890:890))
        (PORT datac (761:761:761) (881:881:881))
        (PORT datad (800:800:800) (949:949:949))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2891:2891:2891) (2580:2580:2580))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1176:1176:1176))
        (PORT asdata (517:517:517) (584:584:584))
        (PORT clrn (2944:2944:2944) (2616:2616:2616))
        (PORT ena (847:847:847) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (464:464:464) (534:534:534))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (461:461:461) (539:539:539))
        (PORT datad (278:278:278) (318:318:318))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (477:477:477))
        (PORT datab (498:498:498) (584:584:584))
        (PORT datac (359:359:359) (437:437:437))
        (PORT datad (585:585:585) (682:682:682))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (456:456:456))
        (PORT datab (378:378:378) (459:459:459))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (586:586:586) (684:684:684))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (442:442:442))
        (PORT datab (370:370:370) (449:449:449))
        (PORT datac (596:596:596) (692:692:692))
        (PORT datad (471:471:471) (544:544:544))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (448:448:448))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (461:461:461) (538:538:538))
        (PORT datad (468:468:468) (541:541:541))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (818:818:818))
        (PORT datab (394:394:394) (481:481:481))
        (PORT datac (257:257:257) (289:289:289))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (280:280:280))
        (PORT datab (499:499:499) (585:585:585))
        (PORT datac (364:364:364) (446:446:446))
        (PORT datad (586:586:586) (683:683:683))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (443:443:443))
        (PORT datab (355:355:355) (430:430:430))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (480:480:480) (556:556:556))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (441:441:441))
        (PORT datab (372:372:372) (452:452:452))
        (PORT datac (203:203:203) (257:257:257))
        (PORT datad (470:470:470) (543:543:543))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (442:442:442))
        (PORT datab (383:383:383) (467:467:467))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (351:351:351) (421:421:421))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (819:819:819))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (276:276:276) (311:311:311))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (173:173:173))
        (PORT datab (349:349:349) (410:410:410))
        (PORT datac (338:338:338) (400:400:400))
        (PORT datad (594:594:594) (681:681:681))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (477:477:477))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (639:639:639) (750:750:750))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2688:2688:2688) (2402:2402:2402))
        (PORT ena (783:783:783) (863:863:863))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (910:910:910))
        (PORT datab (798:798:798) (933:933:933))
        (PORT datac (704:704:704) (866:866:866))
        (PORT datad (801:801:801) (949:949:949))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2891:2891:2891) (2580:2580:2580))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (536:536:536))
        (PORT datab (394:394:394) (479:479:479))
        (PORT datac (594:594:594) (694:694:694))
        (PORT datad (777:777:777) (925:925:925))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2425:2425:2425))
        (PORT ena (492:492:492) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (465:465:465))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (602:602:602) (709:709:709))
        (PORT datad (479:479:479) (553:553:553))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (911:911:911))
        (PORT datab (799:799:799) (934:934:934))
        (PORT datac (703:703:703) (865:865:865))
        (PORT datad (802:802:802) (950:950:950))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2891:2891:2891) (2580:2580:2580))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (619:619:619))
        (PORT datab (921:921:921) (1091:1091:1091))
        (PORT datac (604:604:604) (709:709:709))
        (PORT datad (442:442:442) (510:510:510))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2755:2755:2755) (2452:2452:2452))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (363:363:363))
        (PORT datab (374:374:374) (455:455:455))
        (PORT datac (121:121:121) (165:165:165))
        (PORT datad (499:499:499) (583:583:583))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (611:611:611))
        (PORT datab (627:627:627) (739:739:739))
        (PORT datac (539:539:539) (647:647:647))
        (PORT datad (937:937:937) (1098:1098:1098))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2771:2771:2771) (2461:2461:2461))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (603:603:603))
        (PORT datab (653:653:653) (764:764:764))
        (PORT datac (804:804:804) (958:958:958))
        (PORT datad (931:931:931) (1100:1100:1100))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2920:2920:2920) (2602:2602:2602))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (472:472:472))
        (PORT datab (654:654:654) (794:794:794))
        (PORT datac (617:617:617) (725:725:725))
        (PORT datad (640:640:640) (762:762:762))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3051:3051:3051) (2713:2713:2713))
        (PORT ena (407:407:407) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (520:520:520) (607:607:607))
        (PORT datac (367:367:367) (448:448:448))
        (PORT datad (610:610:610) (719:719:719))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (620:620:620))
        (PORT datab (923:923:923) (1093:1093:1093))
        (PORT datac (607:607:607) (711:711:711))
        (PORT datad (441:441:441) (509:509:509))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT asdata (344:344:344) (373:373:373))
        (PORT clrn (2771:2771:2771) (2461:2461:2461))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (268:268:268))
        (PORT datab (335:335:335) (393:393:393))
        (PORT datad (609:609:609) (717:717:717))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (311:311:311))
        (PORT datac (666:666:666) (772:772:772))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2776:2776:2776) (2475:2475:2475))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (613:613:613))
        (PORT datad (503:503:503) (597:597:597))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2425:2425:2425))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (249:249:249) (306:306:306))
        (PORT datac (666:666:666) (772:772:772))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2776:2776:2776) (2475:2475:2475))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (407:407:407))
        (PORT datad (445:445:445) (529:529:529))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2765:2765:2765) (2475:2475:2475))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (449:449:449))
        (PORT datab (489:489:489) (573:573:573))
        (PORT datac (348:348:348) (423:423:423))
        (PORT datad (679:679:679) (769:769:769))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (791:791:791))
        (PORT datab (373:373:373) (460:460:460))
        (PORT datac (307:307:307) (367:367:367))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (798:798:798))
        (PORT datab (435:435:435) (533:533:533))
        (PORT datac (273:273:273) (316:316:316))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (804:804:804))
        (PORT datad (459:459:459) (527:527:527))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2893:2893:2893) (2571:2571:2571))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (804:804:804))
        (PORT datad (474:474:474) (546:546:546))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2893:2893:2893) (2571:2571:2571))
        (PORT ena (422:422:422) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (794:794:794))
        (PORT datab (489:489:489) (573:573:573))
        (PORT datac (340:340:340) (408:408:408))
        (PORT datad (190:190:190) (237:237:237))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (PORT datac (655:655:655) (760:760:760))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2796:2796:2796) (2482:2482:2482))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~64)
    (DELAY
      (ABSOLUTE
        (PORT datac (653:653:653) (758:758:758))
        (PORT datad (447:447:447) (536:536:536))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2796:2796:2796) (2482:2482:2482))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (367:367:367) (446:446:446))
        (PORT datac (351:351:351) (427:427:427))
        (PORT datad (477:477:477) (551:551:551))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (324:324:324))
        (PORT datab (435:435:435) (532:532:532))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT asdata (298:298:298) (340:340:340))
        (PORT clrn (2755:2755:2755) (2452:2452:2452))
        (PORT ena (828:828:828) (926:926:926))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT asdata (491:491:491) (555:555:555))
        (PORT clrn (2755:2755:2755) (2452:2452:2452))
        (PORT ena (828:828:828) (926:926:926))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (406:406:406))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2755:2755:2755) (2452:2452:2452))
        (PORT ena (828:828:828) (926:926:926))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT asdata (493:493:493) (556:556:556))
        (PORT clrn (2755:2755:2755) (2452:2452:2452))
        (PORT ena (828:828:828) (926:926:926))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (856:856:856))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (487:487:487) (566:566:566))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (860:860:860))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (527:527:527) (600:600:600))
        (PORT clrn (2733:2733:2733) (2439:2439:2439))
        (PORT ena (676:676:676) (753:753:753))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (529:529:529) (604:604:604))
        (PORT clrn (2733:2733:2733) (2439:2439:2439))
        (PORT ena (676:676:676) (753:753:753))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (516:516:516) (582:582:582))
        (PORT clrn (2733:2733:2733) (2439:2439:2439))
        (PORT ena (676:676:676) (753:753:753))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (634:634:634) (717:717:717))
        (PORT clrn (2733:2733:2733) (2439:2439:2439))
        (PORT ena (676:676:676) (753:753:753))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (516:516:516) (611:611:611))
        (PORT datad (466:466:466) (536:536:536))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (517:517:517) (612:612:612))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1181:1181:1181))
        (PORT asdata (545:545:545) (625:625:625))
        (PORT clrn (2920:2920:2920) (2602:2602:2602))
        (PORT ena (919:919:919) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (480:480:480) (569:569:569))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2920:2920:2920) (2602:2602:2602))
        (PORT ena (919:919:919) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1181:1181:1181))
        (PORT asdata (300:300:300) (343:343:343))
        (PORT clrn (2920:2920:2920) (2602:2602:2602))
        (PORT ena (919:919:919) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (569:569:569))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (729:729:729) (836:836:836))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1181:1181:1181))
        (PORT asdata (530:530:530) (603:603:603))
        (PORT clrn (2920:2920:2920) (2602:2602:2602))
        (PORT ena (919:919:919) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (174:174:174) (213:213:213))
        (PORT datad (731:731:731) (839:839:839))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (776:776:776))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datac (278:278:278) (313:313:313))
        (PORT datad (755:755:755) (867:867:867))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (481:481:481) (540:540:540))
        (PORT clrn (2733:2733:2733) (2439:2439:2439))
        (PORT ena (676:676:676) (753:753:753))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (633:633:633) (715:715:715))
        (PORT clrn (2733:2733:2733) (2439:2439:2439))
        (PORT ena (676:676:676) (753:753:753))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (515:515:515) (610:610:610))
        (PORT datad (467:467:467) (536:536:536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2733:2733:2733) (2439:2439:2439))
        (PORT ena (676:676:676) (753:753:753))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (527:527:527) (602:602:602))
        (PORT clrn (2733:2733:2733) (2439:2439:2439))
        (PORT ena (676:676:676) (753:753:753))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (467:467:467) (537:537:537))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (314:314:314))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (755:755:755) (867:867:867))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (169:169:169))
        (PORT datab (191:191:191) (230:230:230))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (598:598:598) (685:685:685))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (473:473:473))
        (PORT datab (379:379:379) (448:448:448))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (543:543:543) (655:655:655))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2688:2688:2688) (2402:2402:2402))
        (PORT ena (783:783:783) (863:863:863))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~83)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (855:855:855))
        (PORT datac (310:310:310) (365:365:365))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2796:2796:2796) (2482:2482:2482))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~80)
    (DELAY
      (ABSOLUTE
        (PORT datac (697:697:697) (833:833:833))
        (PORT datad (446:446:446) (535:535:535))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2796:2796:2796) (2482:2482:2482))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~82)
    (DELAY
      (ABSOLUTE
        (PORT datac (506:506:506) (596:596:596))
        (PORT datad (460:460:460) (528:528:528))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2893:2893:2893) (2571:2571:2571))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~81)
    (DELAY
      (ABSOLUTE
        (PORT datac (506:506:506) (596:596:596))
        (PORT datad (473:473:473) (545:545:545))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2893:2893:2893) (2571:2571:2571))
        (PORT ena (422:422:422) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (398:398:398))
        (PORT datab (310:310:310) (379:379:379))
        (PORT datac (480:480:480) (568:568:568))
        (PORT datad (839:839:839) (971:971:971))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (596:596:596))
        (PORT datab (343:343:343) (415:415:415))
        (PORT datac (476:476:476) (564:564:564))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (909:909:909))
        (PORT datab (386:386:386) (470:470:470))
        (PORT datac (705:705:705) (867:867:867))
        (PORT datad (800:800:800) (949:949:949))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2891:2891:2891) (2580:2580:2580))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (954:954:954))
        (PORT datab (763:763:763) (908:908:908))
        (PORT datac (724:724:724) (840:840:840))
        (PORT datad (592:592:592) (689:689:689))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3100:3100:3100) (2769:2769:2769))
        (PORT ena (505:505:505) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (536:536:536))
        (PORT datab (395:395:395) (479:479:479))
        (PORT datac (485:485:485) (572:572:572))
        (PORT datad (777:777:777) (926:926:926))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2425:2425:2425))
        (PORT ena (492:492:492) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (909:909:909))
        (PORT datab (386:386:386) (470:470:470))
        (PORT datac (706:706:706) (868:868:868))
        (PORT datad (800:800:800) (948:948:948))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2891:2891:2891) (2580:2580:2580))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (610:610:610))
        (PORT datab (361:361:361) (443:443:443))
        (PORT datac (474:474:474) (562:562:562))
        (PORT datad (835:835:835) (966:966:966))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (584:584:584))
        (PORT datab (378:378:378) (463:463:463))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (610:610:610))
        (PORT datab (655:655:655) (795:795:795))
        (PORT datac (617:617:617) (724:724:724))
        (PORT datad (641:641:641) (763:763:763))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3051:3051:3051) (2713:2713:2713))
        (PORT ena (407:407:407) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1124:1124:1124))
        (PORT datab (651:651:651) (763:763:763))
        (PORT datac (803:803:803) (957:957:957))
        (PORT datad (466:466:466) (551:551:551))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2920:2920:2920) (2602:2602:2602))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (271:271:271))
        (PORT datab (350:350:350) (411:411:411))
        (PORT datac (358:358:358) (430:430:430))
        (PORT datad (605:605:605) (714:714:714))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (611:611:611))
        (PORT datab (497:497:497) (597:597:597))
        (PORT datac (539:539:539) (647:647:647))
        (PORT datad (936:936:936) (1097:1097:1097))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2771:2771:2771) (2461:2461:2461))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (614:614:614))
        (PORT datab (497:497:497) (596:596:596))
        (PORT datac (536:536:536) (643:643:643))
        (PORT datad (932:932:932) (1093:1093:1093))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2771:2771:2771) (2461:2461:2461))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (348:348:348) (426:426:426))
        (PORT datac (350:350:350) (424:424:424))
        (PORT datad (603:603:603) (712:712:712))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~91)
    (DELAY
      (ABSOLUTE
        (PORT datac (485:485:485) (572:572:572))
        (PORT datad (509:509:509) (589:589:589))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2425:2425:2425))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (320:320:320))
        (PORT datac (685:685:685) (813:813:813))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2776:2776:2776) (2475:2475:2475))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (307:307:307))
        (PORT datac (687:687:687) (816:816:816))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2776:2776:2776) (2475:2475:2475))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~89)
    (DELAY
      (ABSOLUTE
        (PORT datac (319:319:319) (383:383:383))
        (PORT datad (445:445:445) (528:528:528))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2765:2765:2765) (2475:2475:2475))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (746:746:746))
        (PORT datab (347:347:347) (408:408:408))
        (PORT datac (456:456:456) (538:538:538))
        (PORT datad (602:602:602) (710:710:710))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (410:410:410))
        (PORT datab (506:506:506) (607:607:607))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (606:606:606) (715:715:715))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (615:615:615))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (524:524:524) (626:626:626))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (188:188:188) (225:225:225))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (526:526:526) (628:628:628))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT clrn (3100:3100:3100) (2769:2769:2769))
        (PORT ena (973:973:973) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (656:656:656) (739:739:739))
        (PORT clrn (3100:3100:3100) (2769:2769:2769))
        (PORT ena (973:973:973) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (523:523:523) (597:597:597))
        (PORT clrn (3100:3100:3100) (2769:2769:2769))
        (PORT ena (973:973:973) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (539:539:539) (620:620:620))
        (PORT clrn (3100:3100:3100) (2769:2769:2769))
        (PORT ena (973:973:973) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (664:664:664))
        (PORT datab (779:779:779) (898:898:898))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (781:781:781) (900:900:900))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT asdata (529:529:529) (602:602:602))
        (PORT clrn (2894:2894:2894) (2577:2577:2577))
        (PORT ena (842:842:842) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT asdata (648:648:648) (740:740:740))
        (PORT clrn (2894:2894:2894) (2577:2577:2577))
        (PORT ena (842:842:842) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT asdata (538:538:538) (608:608:608))
        (PORT clrn (2894:2894:2894) (2577:2577:2577))
        (PORT ena (842:842:842) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT asdata (370:370:370) (422:422:422))
        (PORT clrn (2894:2894:2894) (2577:2577:2577))
        (PORT ena (842:842:842) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (674:674:674))
        (PORT datab (765:765:765) (881:881:881))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (180:180:180))
        (PORT datab (764:764:764) (879:879:879))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT asdata (634:634:634) (714:714:714))
        (PORT clrn (2894:2894:2894) (2577:2577:2577))
        (PORT ena (842:842:842) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT asdata (798:798:798) (899:899:899))
        (PORT clrn (2894:2894:2894) (2577:2577:2577))
        (PORT ena (842:842:842) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (764:764:764) (879:879:879))
        (PORT datad (565:565:565) (648:648:648))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT asdata (500:500:500) (566:566:566))
        (PORT clrn (2894:2894:2894) (2577:2577:2577))
        (PORT ena (842:842:842) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (488:488:488) (582:582:582))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2894:2894:2894) (2577:2577:2577))
        (PORT ena (842:842:842) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (216:216:216))
        (PORT datab (766:766:766) (881:881:881))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (535:535:535) (647:647:647))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (493:493:493) (588:588:588))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (476:476:476) (535:535:535))
        (PORT clrn (3100:3100:3100) (2769:2769:2769))
        (PORT ena (973:973:973) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (504:504:504) (572:572:572))
        (PORT clrn (3100:3100:3100) (2769:2769:2769))
        (PORT ena (973:973:973) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (664:664:664))
        (PORT datab (779:779:779) (898:898:898))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (660:660:660) (749:749:749))
        (PORT clrn (3100:3100:3100) (2769:2769:2769))
        (PORT ena (973:973:973) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (355:355:355))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3100:3100:3100) (2769:2769:2769))
        (PORT ena (973:973:973) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (779:779:779) (898:898:898))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (178:178:178) (217:217:217))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (454:454:454) (521:521:521))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (321:321:321))
        (PORT datab (379:379:379) (449:449:449))
        (PORT datac (421:421:421) (476:476:476))
        (PORT datad (593:593:593) (680:680:680))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (681:681:681))
        (PORT datab (688:688:688) (810:810:810))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (378:378:378) (445:445:445))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2688:2688:2688) (2402:2402:2402))
        (PORT ena (783:783:783) (863:863:863))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (516:516:516) (627:627:627))
        (PORT datac (477:477:477) (573:573:573))
        (PORT datad (337:337:337) (391:391:391))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (759:759:759))
        (PORT datab (771:771:771) (902:902:902))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2938:2938:2938) (2607:2607:2607))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (752:752:752))
        (PORT datac (633:633:633) (766:766:766))
        (PORT datad (638:638:638) (759:759:759))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (538:538:538) (638:638:638))
        (PORT datad (482:482:482) (572:572:572))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3051:3051:3051) (2713:2713:2713))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (516:516:516) (626:626:626))
        (PORT datac (476:476:476) (572:572:572))
        (PORT datad (336:336:336) (390:390:390))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (752:752:752))
        (PORT datab (769:769:769) (900:900:900))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2938:2938:2938) (2607:2607:2607))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (218:218:218))
        (PORT datab (157:157:157) (210:210:210))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (268:268:268))
        (PORT datab (632:632:632) (748:748:748))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2743:2743:2743) (2442:2442:2442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (523:523:523) (626:626:626))
        (PORT datac (546:546:546) (655:655:655))
        (PORT datad (346:346:346) (419:419:419))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (679:679:679))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datac (320:320:320) (388:388:388))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (782:782:782))
        (PORT datab (555:555:555) (651:651:651))
        (PORT datad (874:874:874) (1014:1014:1014))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2936:2936:2936) (2603:2603:2603))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (784:784:784))
        (PORT datab (650:650:650) (769:769:769))
        (PORT datad (187:187:187) (216:216:216))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2923:2923:2923) (2606:2606:2606))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (395:395:395))
        (PORT datab (460:460:460) (552:552:552))
        (PORT datad (523:523:523) (616:616:616))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2765:2765:2765) (2475:2475:2475))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (677:677:677))
        (PORT datab (521:521:521) (619:619:619))
        (PORT datac (343:343:343) (407:407:407))
        (PORT datad (595:595:595) (712:712:712))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (779:779:779))
        (PORT datab (888:888:888) (1038:1038:1038))
        (PORT datad (309:309:309) (358:358:358))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2936:2936:2936) (2603:2603:2603))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (546:546:546) (653:653:653))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (778:778:778))
        (PORT datab (450:450:450) (523:523:523))
        (PORT datad (874:874:874) (1014:1014:1014))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2936:2936:2936) (2603:2603:2603))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (776:776:776))
        (PORT datab (403:403:403) (464:464:464))
        (PORT datad (874:874:874) (1014:1014:1014))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2936:2936:2936) (2603:2603:2603))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (778:778:778))
        (PORT datab (648:648:648) (767:767:767))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2923:2923:2923) (2606:2606:2606))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (782:782:782))
        (PORT datab (649:649:649) (769:769:769))
        (PORT datad (187:187:187) (219:219:219))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2923:2923:2923) (2606:2606:2606))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (619:619:619))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (523:523:523) (624:624:624))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (653:653:653) (769:769:769))
        (PORT datac (124:124:124) (169:169:169))
        (PORT datad (504:504:504) (581:581:581))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (345:345:345) (408:408:408))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (764:764:764) (886:886:886))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (628:628:628))
        (PORT datac (478:478:478) (575:575:575))
        (PORT datad (340:340:340) (401:401:401))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (760:760:760))
        (PORT datab (772:772:772) (903:903:903))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2938:2938:2938) (2607:2607:2607))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (325:325:325))
        (PORT datab (515:515:515) (626:626:626))
        (PORT datad (341:341:341) (402:402:402))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (378:378:378))
        (PORT datab (535:535:535) (635:635:635))
        (PORT datad (480:480:480) (570:570:570))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3051:3051:3051) (2713:2713:2713))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (676:676:676))
        (PORT datab (524:524:524) (628:628:628))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (300:300:300) (358:358:358))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (622:622:622))
        (PORT datac (471:471:471) (567:567:567))
        (PORT datad (344:344:344) (404:404:404))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (754:754:754))
        (PORT datab (770:770:770) (901:901:901))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2938:2938:2938) (2607:2607:2607))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (710:710:710))
        (PORT datac (629:629:629) (761:761:761))
        (PORT datad (635:635:635) (757:757:757))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (633:633:633))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datad (478:478:478) (568:568:568))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3051:3051:3051) (2713:2713:2713))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (681:681:681))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (308:308:308) (364:364:364))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (158:158:158) (185:185:185))
        (PORT datad (765:765:765) (887:887:887))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2923:2923:2923) (2606:2606:2606))
        (PORT ena (965:965:965) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT asdata (301:301:301) (344:344:344))
        (PORT clrn (2936:2936:2936) (2603:2603:2603))
        (PORT ena (953:953:953) (1074:1074:1074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2936:2936:2936) (2603:2603:2603))
        (PORT ena (953:953:953) (1074:1074:1074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT asdata (768:768:768) (878:878:878))
        (PORT clrn (2936:2936:2936) (2603:2603:2603))
        (PORT ena (953:953:953) (1074:1074:1074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (551:551:551))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (326:326:326) (373:373:373))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (438:438:438))
        (PORT datab (341:341:341) (398:398:398))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (482:482:482) (545:545:545))
        (PORT clrn (2865:2865:2865) (2556:2556:2556))
        (PORT ena (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (366:366:366) (413:413:413))
        (PORT clrn (2865:2865:2865) (2556:2556:2556))
        (PORT ena (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (477:477:477) (537:537:537))
        (PORT clrn (2865:2865:2865) (2556:2556:2556))
        (PORT ena (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (629:629:629) (707:707:707))
        (PORT clrn (2865:2865:2865) (2556:2556:2556))
        (PORT ena (833:833:833) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (180:180:180))
        (PORT datab (380:380:380) (449:449:449))
        (PORT datad (763:763:763) (888:888:888))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (180:180:180))
        (PORT datab (381:381:381) (450:450:450))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1175:1175:1175))
        (PORT asdata (297:297:297) (339:339:339))
        (PORT clrn (2938:2938:2938) (2607:2607:2607))
        (PORT ena (945:945:945) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1175:1175:1175))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT clrn (2938:2938:2938) (2607:2607:2607))
        (PORT ena (945:945:945) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (723:723:723))
        (PORT datab (490:490:490) (564:564:564))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1175:1175:1175))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT clrn (2938:2938:2938) (2607:2607:2607))
        (PORT ena (945:945:945) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1175:1175:1175))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (2938:2938:2938) (2607:2607:2607))
        (PORT ena (945:945:945) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (494:494:494) (569:569:569))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2936:2936:2936) (2603:2603:2603))
        (PORT ena (953:953:953) (1074:1074:1074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT asdata (299:299:299) (341:341:341))
        (PORT clrn (2936:2936:2936) (2603:2603:2603))
        (PORT ena (953:953:953) (1074:1074:1074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2923:2923:2923) (2606:2606:2606))
        (PORT ena (965:965:965) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT asdata (307:307:307) (347:347:347))
        (PORT clrn (2923:2923:2923) (2606:2606:2606))
        (PORT ena (965:965:965) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (397:397:397))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (188:188:188) (220:220:220))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (553:553:553))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (313:313:313) (363:363:363))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (356:356:356) (423:423:423))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (766:766:766) (889:889:889))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (359:359:359) (426:426:426))
        (PORT datac (304:304:304) (355:355:355))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (550:550:550))
        (PORT datab (613:613:613) (705:705:705))
        (PORT datac (360:360:360) (428:428:428))
        (PORT datad (386:386:386) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (681:681:681))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (672:672:672) (788:788:788))
        (PORT datad (377:377:377) (445:445:445))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2688:2688:2688) (2402:2402:2402))
        (PORT ena (783:783:783) (863:863:863))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (535:535:535))
        (PORT datab (397:397:397) (482:482:482))
        (PORT datac (388:388:388) (486:486:486))
        (PORT datad (781:781:781) (930:930:930))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2425:2425:2425))
        (PORT ena (492:492:492) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (350:350:350) (415:415:415))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2977:2977:2977) (2640:2640:2640))
        (PORT ena (824:824:824) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (613:613:613))
        (PORT datab (694:694:694) (821:821:821))
        (PORT datac (536:536:536) (644:644:644))
        (PORT datad (933:933:933) (1094:1094:1094))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2771:2771:2771) (2461:2461:2461))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (635:635:635) (718:718:718))
        (PORT clrn (2977:2977:2977) (2640:2640:2640))
        (PORT ena (824:824:824) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (536:536:536))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datad (110:110:110) (129:129:129))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (614:614:614))
        (PORT datab (693:693:693) (820:820:820))
        (PORT datac (535:535:535) (643:643:643))
        (PORT datad (931:931:931) (1092:1092:1092))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2771:2771:2771) (2461:2461:2461))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (645:645:645) (723:723:723))
        (PORT clrn (2977:2977:2977) (2640:2640:2640))
        (PORT ena (824:824:824) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (646:646:646))
        (PORT datab (764:764:764) (909:909:909))
        (PORT datac (723:723:723) (839:839:839))
        (PORT datad (772:772:772) (926:926:926))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3100:3100:3100) (2769:2769:2769))
        (PORT ena (505:505:505) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (469:469:469) (521:521:521))
        (PORT clrn (2977:2977:2977) (2640:2640:2640))
        (PORT ena (824:824:824) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (434:434:434) (510:510:510))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (747:747:747))
        (PORT datab (396:396:396) (492:492:492))
        (PORT datac (641:641:641) (775:775:775))
        (PORT datad (642:642:642) (765:765:765))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3051:3051:3051) (2713:2713:2713))
        (PORT ena (407:407:407) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (515:515:515) (581:581:581))
        (PORT clrn (2977:2977:2977) (2640:2640:2640))
        (PORT ena (824:824:824) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (509:509:509))
        (PORT datab (655:655:655) (795:795:795))
        (PORT datac (488:488:488) (563:563:563))
        (PORT datad (752:752:752) (890:890:890))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2977:2977:2977) (2640:2640:2640))
        (PORT ena (628:628:628) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2977:2977:2977) (2640:2640:2640))
        (PORT ena (824:824:824) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (598:598:598))
        (PORT datab (653:653:653) (764:764:764))
        (PORT datac (804:804:804) (958:958:958))
        (PORT datad (931:931:931) (1101:1101:1101))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2920:2920:2920) (2602:2602:2602))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (623:623:623) (699:699:699))
        (PORT clrn (2977:2977:2977) (2640:2640:2640))
        (PORT ena (824:824:824) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (536:536:536))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (107:107:107) (127:127:127))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (910:910:910))
        (PORT datab (644:644:644) (767:767:767))
        (PORT datac (704:704:704) (865:865:865))
        (PORT datad (801:801:801) (950:950:950))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2891:2891:2891) (2580:2580:2580))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (490:490:490) (551:551:551))
        (PORT clrn (2977:2977:2977) (2640:2640:2640))
        (PORT ena (824:824:824) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (434:434:434) (510:510:510))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (737:737:737) (849:849:849))
        (PORT datad (500:500:500) (594:594:594))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (363:363:363))
        (PORT datad (526:526:526) (625:625:625))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2904:2904:2904) (2584:2584:2584))
        (PORT ena (505:505:505) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2904:2904:2904) (2584:2584:2584))
        (PORT ena (841:841:841) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (309:309:309))
        (PORT datac (527:527:527) (623:623:623))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2776:2776:2776) (2475:2475:2475))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (370:370:370) (422:422:422))
        (PORT clrn (2904:2904:2904) (2584:2584:2584))
        (PORT ena (841:841:841) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (310:310:310) (359:359:359))
        (PORT datad (323:323:323) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~117)
    (DELAY
      (ABSOLUTE
        (PORT datac (386:386:386) (484:484:484))
        (PORT datad (510:510:510) (589:589:589))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2425:2425:2425))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (473:473:473) (560:560:560))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2904:2904:2904) (2584:2584:2584))
        (PORT ena (841:841:841) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (388:388:388))
        (PORT datac (533:533:533) (639:639:639))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2796:2796:2796) (2482:2482:2482))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (613:613:613) (689:689:689))
        (PORT clrn (2904:2904:2904) (2584:2584:2584))
        (PORT ena (841:841:841) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (322:322:322) (379:379:379))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~116)
    (DELAY
      (ABSOLUTE
        (PORT datac (530:530:530) (635:635:635))
        (PORT datad (445:445:445) (533:533:533))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2796:2796:2796) (2482:2482:2482))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (350:350:350) (423:423:423))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2904:2904:2904) (2584:2584:2584))
        (PORT ena (841:841:841) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~120)
    (DELAY
      (ABSOLUTE
        (PORT datac (513:513:513) (612:612:612))
        (PORT datad (460:460:460) (528:528:528))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2893:2893:2893) (2571:2571:2571))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (508:508:508) (571:571:571))
        (PORT clrn (2904:2904:2904) (2584:2584:2584))
        (PORT ena (841:841:841) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~122)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (307:307:307))
        (PORT datac (526:526:526) (622:622:622))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2776:2776:2776) (2475:2475:2475))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (385:385:385) (442:442:442))
        (PORT clrn (2904:2904:2904) (2584:2584:2584))
        (PORT ena (841:841:841) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (310:310:310) (358:358:358))
        (PORT datad (323:323:323) (381:381:381))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (417:417:417))
        (PORT datad (445:445:445) (529:529:529))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2765:2765:2765) (2475:2475:2475))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (547:547:547) (627:627:627))
        (PORT clrn (2904:2904:2904) (2584:2584:2584))
        (PORT ena (841:841:841) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (321:321:321) (379:379:379))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (385:385:385) (469:469:469))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (549:549:549))
        (PORT datab (469:469:469) (559:559:559))
        (PORT datac (696:696:696) (831:831:831))
        (PORT datad (421:421:421) (487:487:487))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (440:440:440))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (691:691:691) (826:826:826))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (570:570:570))
        (PORT datab (350:350:350) (425:425:425))
        (PORT datac (689:689:689) (823:823:823))
        (PORT datad (422:422:422) (489:489:489))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (326:326:326) (396:396:396))
        (PORT datac (697:697:697) (832:832:832))
        (PORT datad (301:301:301) (361:361:361))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (284:284:284))
        (PORT datab (444:444:444) (545:545:545))
        (PORT datac (191:191:191) (245:245:245))
        (PORT datad (326:326:326) (386:386:386))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (440:440:440) (540:540:540))
        (PORT datac (330:330:330) (395:395:395))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (586:586:586))
        (PORT datab (441:441:441) (542:542:542))
        (PORT datac (368:368:368) (449:449:449))
        (PORT datad (324:324:324) (383:383:383))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (540:540:540))
        (PORT datab (438:438:438) (539:539:539))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (350:350:350) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (591:591:591))
        (PORT datab (174:174:174) (210:210:210))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (620:620:620))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (170:170:170))
        (PORT datab (329:329:329) (389:389:389))
        (PORT datac (329:329:329) (380:380:380))
        (PORT datad (596:596:596) (684:684:684))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~153)
    (DELAY
      (ABSOLUTE
        (PORT datac (357:357:357) (425:425:425))
        (PORT datad (374:374:374) (441:441:441))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (210:210:210))
        (PORT datac (142:142:142) (190:190:190))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (321:321:321) (376:376:376))
        (PORT datad (348:348:348) (402:402:402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2688:2688:2688) (2402:2402:2402))
        (PORT ena (783:783:783) (863:863:863))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2688:2688:2688) (2402:2402:2402))
        (PORT ena (783:783:783) (863:863:863))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (217:217:217))
        (PORT datab (161:161:161) (220:220:220))
        (PORT datad (309:309:309) (375:375:375))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2911:2911:2911) (2594:2594:2594))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_rs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2688:2688:2688) (2402:2402:2402))
        (PORT ena (783:783:783) (863:863:863))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (512:512:512))
        (PORT datab (523:523:523) (624:624:624))
        (PORT datac (393:393:393) (481:481:481))
        (PORT datad (803:803:803) (941:941:941))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (436:436:436))
        (PORT datab (392:392:392) (475:475:475))
        (PORT datac (329:329:329) (402:402:402))
        (PORT datad (340:340:340) (400:400:400))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (PORT datab (140:140:140) (188:188:188))
        (PORT datac (195:195:195) (246:246:246))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (438:438:438))
        (PORT datab (392:392:392) (476:476:476))
        (PORT datac (329:329:329) (402:402:402))
        (PORT datad (341:341:341) (403:403:403))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (428:428:428))
        (PORT datab (384:384:384) (467:467:467))
        (PORT datac (334:334:334) (407:407:407))
        (PORT datad (332:332:332) (392:392:392))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (438:438:438))
        (PORT datab (393:393:393) (477:477:477))
        (PORT datac (328:328:328) (401:401:401))
        (PORT datad (341:341:341) (404:404:404))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (429:429:429))
        (PORT datab (385:385:385) (468:468:468))
        (PORT datac (333:333:333) (406:406:406))
        (PORT datad (334:334:334) (393:393:393))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (735:735:735))
        (PORT datab (641:641:641) (753:753:753))
        (PORT datac (653:653:653) (772:772:772))
        (PORT datad (561:561:561) (663:663:663))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (736:736:736))
        (PORT datab (643:643:643) (755:755:755))
        (PORT datac (651:651:651) (771:771:771))
        (PORT datad (561:561:561) (662:662:662))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (735:735:735))
        (PORT datab (641:641:641) (753:753:753))
        (PORT datac (653:653:653) (773:773:773))
        (PORT datad (561:561:561) (663:663:663))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (736:736:736))
        (PORT datab (643:643:643) (755:755:755))
        (PORT datac (651:651:651) (770:770:770))
        (PORT datad (561:561:561) (662:662:662))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (733:733:733))
        (PORT datab (639:639:639) (750:750:750))
        (PORT datac (655:655:655) (774:774:774))
        (PORT datad (561:561:561) (663:663:663))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (736:736:736))
        (PORT datab (642:642:642) (754:754:754))
        (PORT datac (651:651:651) (771:771:771))
        (PORT datad (560:560:560) (662:662:662))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (733:733:733))
        (PORT datab (638:638:638) (749:749:749))
        (PORT datac (655:655:655) (775:775:775))
        (PORT datad (561:561:561) (663:663:663))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[0\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (417:417:417))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (709:709:709) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (709:709:709) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (709:709:709) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (709:709:709) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (709:709:709) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (709:709:709) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (709:709:709) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (709:709:709) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (709:709:709) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (125:125:125) (169:169:169))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (462:462:462) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (462:462:462) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (462:462:462) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (462:462:462) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (462:462:462) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (462:462:462) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (409:409:409))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (462:462:462) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[17\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (186:186:186))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (462:462:462) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[18\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (462:462:462) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[19\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (462:462:462) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (397:397:397))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (327:327:327) (386:386:386))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|oRESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT asdata (518:518:518) (573:573:573))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE p1\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT areset (2909:2909:2909) (2909:2909:2909))
        (PORT inclk[0] (1176:1176:1176) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|_clk2\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1192:1192:1192) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (182:182:182))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1867:1867:1867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1867:1867:1867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1867:1867:1867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1867:1867:1867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1867:1867:1867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (PORT datac (124:124:124) (167:167:167))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (194:194:194))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (233:233:233))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (176:176:176) (211:211:211))
        (PORT datad (108:108:108) (132:132:132))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1867:1867:1867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1867:1867:1867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (382:382:382))
        (PORT datab (223:223:223) (283:283:283))
        (PORT datac (222:222:222) (280:280:280))
        (PORT datad (220:220:220) (274:274:274))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (236:236:236))
        (PORT datab (116:116:116) (149:149:149))
        (PORT datac (176:176:176) (212:212:212))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1867:1867:1867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (306:306:306))
        (PORT datab (220:220:220) (279:279:279))
        (PORT datac (225:225:225) (283:283:283))
        (PORT datad (309:309:309) (363:363:363))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (117:117:117) (151:151:151))
        (PORT datac (176:176:176) (211:211:211))
        (PORT datad (179:179:179) (209:209:209))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1867:1867:1867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1867:1867:1867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1867:1867:1867))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (310:310:310))
        (PORT datab (240:240:240) (300:300:300))
        (PORT datac (223:223:223) (280:280:280))
        (PORT datad (222:222:222) (275:275:275))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (284:284:284))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (219:219:219) (272:272:272))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|HS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oHS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1190:1190:1190))
        (PORT asdata (309:309:309) (349:349:349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datac (357:357:357) (411:411:411))
        (PORT datad (104:104:104) (127:127:127))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (235:235:235))
        (PORT datac (176:176:176) (211:211:211))
        (PORT datad (103:103:103) (127:127:127))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2056:2056:2056) (1824:1824:1824))
        (PORT ena (643:643:643) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2056:2056:2056) (1824:1824:1824))
        (PORT ena (643:643:643) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (199:199:199))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (118:118:118) (151:151:151))
        (PORT datac (357:357:357) (411:411:411))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2056:2056:2056) (1824:1824:1824))
        (PORT ena (643:643:643) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2056:2056:2056) (1824:1824:1824))
        (PORT ena (643:643:643) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2056:2056:2056) (1824:1824:1824))
        (PORT ena (643:643:643) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2056:2056:2056) (1824:1824:1824))
        (PORT ena (643:643:643) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2056:2056:2056) (1824:1824:1824))
        (PORT ena (643:643:643) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2056:2056:2056) (1824:1824:1824))
        (PORT ena (643:643:643) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (446:446:446))
        (PORT datab (371:371:371) (444:444:444))
        (PORT datac (330:330:330) (382:382:382))
        (PORT datad (362:362:362) (423:423:423))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (435:435:435))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2056:2056:2056) (1824:1824:1824))
        (PORT ena (643:643:643) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (271:271:271))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (120:120:120) (164:164:164))
        (PORT datad (133:133:133) (173:173:173))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (248:248:248))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (118:118:118) (152:152:152))
        (PORT datac (357:357:357) (410:410:410))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2056:2056:2056) (1824:1824:1824))
        (PORT ena (643:643:643) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (469:469:469))
        (PORT datab (121:121:121) (151:151:151))
        (PORT datac (357:357:357) (425:425:425))
        (PORT datad (357:357:357) (423:423:423))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|VS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|oVS\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (780:780:780) (898:898:898))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oVS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (448:448:448))
        (PORT datab (371:371:371) (443:443:443))
        (PORT datac (354:354:354) (421:421:421))
        (PORT datad (355:355:355) (420:420:420))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (408:408:408))
        (PORT datab (323:323:323) (377:377:377))
        (PORT datac (357:357:357) (423:423:423))
        (PORT datad (357:357:357) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (470:470:470))
        (PORT datab (121:121:121) (151:151:151))
        (PORT datac (358:358:358) (425:425:425))
        (PORT datad (358:358:358) (424:424:424))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (279:279:279))
        (PORT datac (223:223:223) (280:280:280))
        (PORT datad (220:220:220) (272:272:272))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (305:305:305))
        (PORT datab (244:244:244) (304:304:304))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (210:210:210) (260:260:260))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (259:259:259) (296:296:296))
        (PORT datad (222:222:222) (275:275:275))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|blank_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|oBLANK_n\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (783:783:783) (902:902:902))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oBLANK_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (923:923:923))
        (PORT datab (153:153:153) (200:200:200))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (779:779:779) (897:897:897))
        (PORT datad (789:789:789) (900:900:900))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1478:1478:1478) (1290:1290:1290))
        (PORT sclr (333:333:333) (387:387:387))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (282:282:282))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1478:1478:1478) (1290:1290:1290))
        (PORT sclr (333:333:333) (387:387:387))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (195:195:195))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1478:1478:1478) (1290:1290:1290))
        (PORT sclr (333:333:333) (387:387:387))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (194:194:194))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1478:1478:1478) (1290:1290:1290))
        (PORT sclr (333:333:333) (387:387:387))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (198:198:198))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1478:1478:1478) (1290:1290:1290))
        (PORT sclr (333:333:333) (387:387:387))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (205:205:205))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1478:1478:1478) (1290:1290:1290))
        (PORT sclr (333:333:333) (387:387:387))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1478:1478:1478) (1290:1290:1290))
        (PORT sclr (333:333:333) (387:387:387))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1478:1478:1478) (1290:1290:1290))
        (PORT sclr (333:333:333) (387:387:387))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (191:191:191))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1478:1478:1478) (1290:1290:1290))
        (PORT sclr (333:333:333) (387:387:387))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1734:1734:1734) (1524:1524:1524))
        (PORT sclr (556:556:556) (641:641:641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1734:1734:1734) (1524:1524:1524))
        (PORT sclr (556:556:556) (641:641:641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (200:200:200))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1734:1734:1734) (1524:1524:1524))
        (PORT sclr (556:556:556) (641:641:641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1734:1734:1734) (1524:1524:1524))
        (PORT sclr (556:556:556) (641:641:641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1734:1734:1734) (1524:1524:1524))
        (PORT sclr (556:556:556) (641:641:641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (204:204:204))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1734:1734:1734) (1524:1524:1524))
        (PORT sclr (556:556:556) (641:641:641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1734:1734:1734) (1524:1524:1524))
        (PORT sclr (556:556:556) (641:641:641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (578:578:578) (693:693:693))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1207:1207:1207))
        (PORT asdata (751:751:751) (851:851:851))
        (PORT clrn (1298:1298:1298) (1130:1130:1130))
        (PORT sclr (552:552:552) (628:628:628))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (995:995:995))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1207:1207:1207))
        (PORT asdata (627:627:627) (697:697:697))
        (PORT clrn (1298:1298:1298) (1130:1130:1130))
        (PORT sclr (552:552:552) (628:628:628))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (649:649:649) (759:759:759))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1202:1202:1202))
        (PORT asdata (814:814:814) (920:920:920))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[18\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (388:388:388) (465:465:465))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1207:1207:1207))
        (PORT asdata (495:495:495) (542:542:542))
        (PORT clrn (1298:1298:1298) (1130:1130:1130))
        (PORT sclr (552:552:552) (628:628:628))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1204:1204:1204))
        (PORT asdata (720:720:720) (823:823:823))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1336w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (592:592:592))
        (PORT datab (526:526:526) (623:623:623))
        (PORT datac (693:693:693) (816:816:816))
        (PORT datad (674:674:674) (787:787:787))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1356w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (705:705:705))
        (PORT datac (551:551:551) (665:665:665))
        (PORT datad (294:294:294) (343:343:343))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2221:2221:2221))
        (PORT d[1] (2466:2466:2466) (2872:2872:2872))
        (PORT d[2] (1579:1579:1579) (1863:1863:1863))
        (PORT d[3] (2114:2114:2114) (2451:2451:2451))
        (PORT d[4] (3569:3569:3569) (4102:4102:4102))
        (PORT d[5] (2821:2821:2821) (3264:3264:3264))
        (PORT d[6] (1896:1896:1896) (2231:2231:2231))
        (PORT d[7] (1922:1922:1922) (2198:2198:2198))
        (PORT d[8] (3276:3276:3276) (3726:3726:3726))
        (PORT d[9] (1815:1815:1815) (2115:2115:2115))
        (PORT d[10] (3043:3043:3043) (3521:3521:3521))
        (PORT d[11] (2233:2233:2233) (2645:2645:2645))
        (PORT d[12] (2737:2737:2737) (3157:3157:3157))
        (PORT clk (1374:1374:1374) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1365:1365:1365))
        (PORT d[0] (1678:1678:1678) (1862:1862:1862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1204:1204:1204))
        (PORT asdata (680:680:680) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1366w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (591:591:591))
        (PORT datab (522:522:522) (619:619:619))
        (PORT datac (689:689:689) (812:812:812))
        (PORT datad (672:672:672) (785:785:785))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1346w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (639:639:639))
        (PORT datac (635:635:635) (748:748:748))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2358:2358:2358))
        (PORT d[1] (2219:2219:2219) (2591:2591:2591))
        (PORT d[2] (2096:2096:2096) (2450:2450:2450))
        (PORT d[3] (2984:2984:2984) (3444:3444:3444))
        (PORT d[4] (1525:1525:1525) (1751:1751:1751))
        (PORT d[5] (1893:1893:1893) (2186:2186:2186))
        (PORT d[6] (2377:2377:2377) (2806:2806:2806))
        (PORT d[7] (1318:1318:1318) (1559:1559:1559))
        (PORT d[8] (1764:1764:1764) (2064:2064:2064))
        (PORT d[9] (2672:2672:2672) (3108:3108:3108))
        (PORT d[10] (1688:1688:1688) (1945:1945:1945))
        (PORT d[11] (1855:1855:1855) (2202:2202:2202))
        (PORT d[12] (4194:4194:4194) (4875:4875:4875))
        (PORT clk (1318:1318:1318) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1313:1313:1313))
        (PORT d[0] (1835:1835:1835) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1319w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (639:639:639))
        (PORT datac (634:634:634) (747:747:747))
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (886:886:886) (1005:1005:1005))
        (PORT d[1] (837:837:837) (976:976:976))
        (PORT d[2] (1031:1031:1031) (1190:1190:1190))
        (PORT d[3] (907:907:907) (1053:1053:1053))
        (PORT d[4] (1331:1331:1331) (1538:1538:1538))
        (PORT d[5] (2390:2390:2390) (2730:2730:2730))
        (PORT d[6] (1645:1645:1645) (1936:1936:1936))
        (PORT d[7] (1560:1560:1560) (1815:1815:1815))
        (PORT d[8] (3051:3051:3051) (3510:3510:3510))
        (PORT d[9] (841:841:841) (971:971:971))
        (PORT d[10] (720:720:720) (840:840:840))
        (PORT d[11] (1948:1948:1948) (2297:2297:2297))
        (PORT d[12] (854:854:854) (987:987:987))
        (PORT clk (1404:1404:1404) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1396:1396:1396))
        (PORT d[0] (892:892:892) (977:977:977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1202:1202:1202))
        (PORT asdata (790:790:790) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (734:734:734))
        (PORT datab (1035:1035:1035) (1211:1211:1211))
        (PORT datac (411:411:411) (463:463:463))
        (PORT datad (418:418:418) (508:508:508))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1336w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (700:700:700))
        (PORT datac (550:550:550) (663:663:663))
        (PORT datad (295:295:295) (344:344:344))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (3475:3475:3475))
        (PORT d[1] (2294:2294:2294) (2677:2677:2677))
        (PORT d[2] (1934:1934:1934) (2275:2275:2275))
        (PORT d[3] (2339:2339:2339) (2716:2716:2716))
        (PORT d[4] (3405:3405:3405) (3910:3910:3910))
        (PORT d[5] (3236:3236:3236) (3752:3752:3752))
        (PORT d[6] (1758:1758:1758) (2068:2068:2068))
        (PORT d[7] (1922:1922:1922) (2250:2250:2250))
        (PORT d[8] (2454:2454:2454) (2858:2858:2858))
        (PORT d[9] (2403:2403:2403) (2786:2786:2786))
        (PORT d[10] (3067:3067:3067) (3577:3577:3577))
        (PORT d[11] (2538:2538:2538) (2988:2988:2988))
        (PORT d[12] (3156:3156:3156) (3654:3654:3654))
        (PORT clk (1394:1394:1394) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1384:1384:1384))
        (PORT d[0] (1845:1845:1845) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1156:1156:1156))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (585:585:585) (705:705:705))
        (PORT datad (1077:1077:1077) (1245:1245:1245))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1690w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (618:618:618))
        (PORT datac (689:689:689) (811:811:811))
        (PORT datad (671:671:671) (784:784:784))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1723w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (714:714:714))
        (PORT datab (582:582:582) (705:705:705))
        (PORT datac (555:555:555) (669:669:669))
        (PORT datad (276:276:276) (317:317:317))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (2147:2147:2147))
        (PORT d[1] (2595:2595:2595) (3022:3022:3022))
        (PORT d[2] (2424:2424:2424) (2816:2816:2816))
        (PORT d[3] (3331:3331:3331) (3830:3830:3830))
        (PORT d[4] (1877:1877:1877) (2148:2148:2148))
        (PORT d[5] (2188:2188:2188) (2529:2529:2529))
        (PORT d[6] (1085:1085:1085) (1263:1263:1263))
        (PORT d[7] (1311:1311:1311) (1548:1548:1548))
        (PORT d[8] (2089:2089:2089) (2428:2428:2428))
        (PORT d[9] (3049:3049:3049) (3538:3538:3538))
        (PORT d[10] (1870:1870:1870) (2158:2158:2158))
        (PORT d[11] (1753:1753:1753) (2089:2089:2089))
        (PORT d[12] (2397:2397:2397) (2763:2763:2763))
        (PORT clk (1372:1372:1372) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1363:1363:1363))
        (PORT d[0] (1328:1328:1328) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1702w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (231:231:231))
        (PORT datab (530:530:530) (638:638:638))
        (PORT datac (634:634:634) (747:747:747))
        (PORT datad (372:372:372) (448:448:448))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (3249:3249:3249))
        (PORT d[1] (1766:1766:1766) (2070:2070:2070))
        (PORT d[2] (1424:1424:1424) (1695:1695:1695))
        (PORT d[3] (2075:2075:2075) (2405:2405:2405))
        (PORT d[4] (3355:3355:3355) (3860:3860:3860))
        (PORT d[5] (3005:3005:3005) (3512:3512:3512))
        (PORT d[6] (2213:2213:2213) (2609:2609:2609))
        (PORT d[7] (1676:1676:1676) (1978:1978:1978))
        (PORT d[8] (1571:1571:1571) (1819:1819:1819))
        (PORT d[9] (2091:2091:2091) (2416:2416:2416))
        (PORT d[10] (2573:2573:2573) (3011:3011:3011))
        (PORT d[11] (1775:1775:1775) (2100:2100:2100))
        (PORT d[12] (3329:3329:3329) (3868:3868:3868))
        (PORT clk (1395:1395:1395) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1389:1389:1389))
        (PORT d[0] (1869:1869:1869) (2156:2156:2156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1487:1487:1487))
        (PORT datab (968:968:968) (1114:1114:1114))
        (PORT datac (716:716:716) (842:842:842))
        (PORT datad (858:858:858) (991:991:991))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1713w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (715:715:715))
        (PORT datab (582:582:582) (705:705:705))
        (PORT datac (556:556:556) (670:670:670))
        (PORT datad (276:276:276) (317:317:317))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3911:3911:3911))
        (PORT d[1] (1770:1770:1770) (2087:2087:2087))
        (PORT d[2] (1505:1505:1505) (1713:1713:1713))
        (PORT d[3] (2144:2144:2144) (2506:2506:2506))
        (PORT d[4] (2538:2538:2538) (2887:2887:2887))
        (PORT d[5] (2510:2510:2510) (2921:2921:2921))
        (PORT d[6] (1577:1577:1577) (1865:1865:1865))
        (PORT d[7] (2150:2150:2150) (2494:2494:2494))
        (PORT d[8] (2709:2709:2709) (3135:3135:3135))
        (PORT d[9] (1708:1708:1708) (1993:1993:1993))
        (PORT d[10] (1994:1994:1994) (2331:2331:2331))
        (PORT d[11] (1847:1847:1847) (2167:2167:2167))
        (PORT d[12] (3333:3333:3333) (3849:3849:3849))
        (PORT clk (1386:1386:1386) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1376:1376:1376))
        (PORT d[0] (648:648:648) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1733w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (723:723:723))
        (PORT datab (584:584:584) (708:708:708))
        (PORT datac (558:558:558) (673:673:673))
        (PORT datad (278:278:278) (318:318:318))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3538:3538:3538))
        (PORT d[1] (1578:1578:1578) (1856:1856:1856))
        (PORT d[2] (1405:1405:1405) (1676:1676:1676))
        (PORT d[3] (2089:2089:2089) (2425:2425:2425))
        (PORT d[4] (3422:3422:3422) (3948:3948:3948))
        (PORT d[5] (3057:3057:3057) (3579:3579:3579))
        (PORT d[6] (2227:2227:2227) (2632:2632:2632))
        (PORT d[7] (2057:2057:2057) (2404:2404:2404))
        (PORT d[8] (1442:1442:1442) (1699:1699:1699))
        (PORT d[9] (2219:2219:2219) (2568:2568:2568))
        (PORT d[10] (2748:2748:2748) (3200:3200:3200))
        (PORT d[11] (1786:1786:1786) (2117:2117:2117))
        (PORT d[12] (3389:3389:3389) (3928:3928:3928))
        (PORT clk (1383:1383:1383) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1376:1376:1376))
        (PORT d[0] (1760:1760:1760) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1488:1488:1488))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (655:655:655) (733:733:733))
        (PORT datad (1377:1377:1377) (1556:1556:1556))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (813:813:813))
        (PORT datab (382:382:382) (465:465:465))
        (PORT datac (324:324:324) (381:381:381))
        (PORT datad (281:281:281) (324:324:324))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1204:1204:1204))
        (PORT asdata (1132:1132:1132) (1294:1294:1294))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1743w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (236:236:236))
        (PORT datab (533:533:533) (641:641:641))
        (PORT datac (641:641:641) (754:754:754))
        (PORT datad (374:374:374) (450:450:450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1541:1541:1541))
        (PORT d[1] (1873:1873:1873) (2197:2197:2197))
        (PORT d[2] (1180:1180:1180) (1365:1365:1365))
        (PORT d[3] (1051:1051:1051) (1211:1211:1211))
        (PORT d[4] (1317:1317:1317) (1522:1522:1522))
        (PORT d[5] (2359:2359:2359) (2693:2693:2693))
        (PORT d[6] (1579:1579:1579) (1868:1868:1868))
        (PORT d[7] (1409:1409:1409) (1651:1651:1651))
        (PORT d[8] (2877:2877:2877) (3313:3313:3313))
        (PORT d[9] (2540:2540:2540) (2954:2954:2954))
        (PORT d[10] (2422:2422:2422) (2801:2801:2801))
        (PORT d[11] (1926:1926:1926) (2271:2271:2271))
        (PORT d[12] (1028:1028:1028) (1178:1178:1178))
        (PORT clk (1400:1400:1400) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1391:1391:1391))
        (PORT d[0] (831:831:831) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (674:674:674))
        (PORT datac (383:383:383) (474:474:474))
        (PORT datad (323:323:323) (391:391:391))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1753w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (236:236:236))
        (PORT datab (533:533:533) (642:642:642))
        (PORT datac (641:641:641) (755:755:755))
        (PORT datad (374:374:374) (450:450:450))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1352:1352:1352))
        (PORT d[1] (2038:2038:2038) (2380:2380:2380))
        (PORT d[2] (1039:1039:1039) (1202:1202:1202))
        (PORT d[3] (724:724:724) (834:834:834))
        (PORT d[4] (1156:1156:1156) (1340:1340:1340))
        (PORT d[5] (2551:2551:2551) (2914:2914:2914))
        (PORT d[6] (1669:1669:1669) (1967:1967:1967))
        (PORT d[7] (1596:1596:1596) (1863:1863:1863))
        (PORT d[8] (3052:3052:3052) (3511:3511:3511))
        (PORT d[9] (827:827:827) (951:951:951))
        (PORT d[10] (723:723:723) (843:843:843))
        (PORT d[11] (1092:1092:1092) (1298:1298:1298))
        (PORT clk (1405:1405:1405) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1397:1397:1397))
        (PORT d[0] (535:535:535) (579:579:579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (530:530:530))
        (PORT datab (1384:1384:1384) (1651:1651:1651))
        (PORT datac (450:450:450) (514:514:514))
        (PORT datad (292:292:292) (329:329:329))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1197:1197:1197))
        (PORT datab (606:606:606) (689:689:689))
        (PORT datac (733:733:733) (871:871:871))
        (PORT datad (335:335:335) (388:388:388))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1396w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (710:710:710))
        (PORT datac (554:554:554) (668:668:668))
        (PORT datad (292:292:292) (341:341:341))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2752:2752:2752))
        (PORT d[1] (3011:3011:3011) (3527:3527:3527))
        (PORT d[2] (2858:2858:2858) (3368:3368:3368))
        (PORT d[3] (2439:2439:2439) (2823:2823:2823))
        (PORT d[4] (3451:3451:3451) (3952:3952:3952))
        (PORT d[5] (3596:3596:3596) (4129:4129:4129))
        (PORT d[6] (2746:2746:2746) (3233:3233:3233))
        (PORT d[7] (2680:2680:2680) (3096:3096:3096))
        (PORT d[8] (1345:1345:1345) (1542:1542:1542))
        (PORT d[9] (2411:2411:2411) (2814:2814:2814))
        (PORT d[10] (3764:3764:3764) (4390:4390:4390))
        (PORT d[11] (1609:1609:1609) (1918:1918:1918))
        (PORT d[12] (1517:1517:1517) (1742:1742:1742))
        (PORT clk (1358:1358:1358) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1350:1350:1350))
        (PORT d[0] (1375:1375:1375) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1376w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (639:639:639))
        (PORT datac (637:637:637) (750:750:750))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3759:3759:3759))
        (PORT d[1] (1801:1801:1801) (2124:2124:2124))
        (PORT d[2] (1554:1554:1554) (1830:1830:1830))
        (PORT d[3] (2363:2363:2363) (2757:2757:2757))
        (PORT d[4] (3559:3559:3559) (4056:4056:4056))
        (PORT d[5] (2720:2720:2720) (3174:3174:3174))
        (PORT d[6] (2539:2539:2539) (2965:2965:2965))
        (PORT d[7] (1899:1899:1899) (2223:2223:2223))
        (PORT d[8] (1530:1530:1530) (1803:1803:1803))
        (PORT d[9] (1879:1879:1879) (2174:2174:2174))
        (PORT d[10] (2053:2053:2053) (2412:2412:2412))
        (PORT d[11] (2069:2069:2069) (2419:2419:2419))
        (PORT d[12] (3345:3345:3345) (3839:3839:3839))
        (PORT clk (1391:1391:1391) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1382:1382:1382))
        (PORT d[0] (2638:2638:2638) (2995:2995:2995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1366w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (640:640:640))
        (PORT datac (638:638:638) (751:751:751))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2791:2791:2791))
        (PORT d[1] (2189:2189:2189) (2579:2579:2579))
        (PORT d[2] (2224:2224:2224) (2634:2634:2634))
        (PORT d[3] (2969:2969:2969) (3472:3472:3472))
        (PORT d[4] (2955:2955:2955) (3374:3374:3374))
        (PORT d[5] (2896:2896:2896) (3365:3365:3365))
        (PORT d[6] (2153:2153:2153) (2535:2535:2535))
        (PORT d[7] (1925:1925:1925) (2238:2238:2238))
        (PORT d[8] (1860:1860:1860) (2184:2184:2184))
        (PORT d[9] (2208:2208:2208) (2546:2546:2546))
        (PORT d[10] (2870:2870:2870) (3372:3372:3372))
        (PORT d[11] (1676:1676:1676) (1982:1982:1982))
        (PORT d[12] (2605:2605:2605) (3017:3017:3017))
        (PORT clk (1325:1325:1325) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1319:1319:1319))
        (PORT d[0] (1537:1537:1537) (1786:1786:1786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1386w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (639:639:639))
        (PORT datac (636:636:636) (748:748:748))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2993:2993:2993))
        (PORT d[1] (2400:2400:2400) (2823:2823:2823))
        (PORT d[2] (2413:2413:2413) (2851:2851:2851))
        (PORT d[3] (3125:3125:3125) (3648:3648:3648))
        (PORT d[4] (3162:3162:3162) (3615:3615:3615))
        (PORT d[5] (3061:3061:3061) (3554:3554:3554))
        (PORT d[6] (2469:2469:2469) (2884:2884:2884))
        (PORT d[7] (2130:2130:2130) (2476:2476:2476))
        (PORT d[8] (1706:1706:1706) (2009:2009:2009))
        (PORT d[9] (2392:2392:2392) (2757:2757:2757))
        (PORT d[10] (3062:3062:3062) (3592:3592:3592))
        (PORT d[11] (1715:1715:1715) (2031:2031:2031))
        (PORT d[12] (2929:2929:2929) (3385:3385:3385))
        (PORT clk (1311:1311:1311) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1305:1305:1305))
        (PORT d[0] (1697:1697:1697) (1869:1869:1869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (818:818:818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (819:819:819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (819:819:819))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (819:819:819))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (1051:1051:1051))
        (PORT datab (1229:1229:1229) (1444:1444:1444))
        (PORT datac (1092:1092:1092) (1293:1293:1293))
        (PORT datad (1419:1419:1419) (1690:1690:1690))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1163:1163:1163))
        (PORT datab (1435:1435:1435) (1715:1715:1715))
        (PORT datac (1084:1084:1084) (1270:1270:1270))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (314:314:314))
        (PORT datac (384:384:384) (475:475:475))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (621:621:621))
        (PORT datac (692:692:692) (814:814:814))
        (PORT datad (673:673:673) (786:786:786))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1431w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (916:916:916))
        (PORT datab (749:749:749) (890:890:890))
        (PORT datac (608:608:608) (703:703:703))
        (PORT datad (741:741:741) (860:860:860))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3493:3493:3493) (4057:4057:4057))
        (PORT d[1] (2302:2302:2302) (2692:2692:2692))
        (PORT d[2] (1812:1812:1812) (2142:2142:2142))
        (PORT d[3] (2735:2735:2735) (3185:3185:3185))
        (PORT d[4] (3170:3170:3170) (3626:3626:3626))
        (PORT d[5] (2937:2937:2937) (3427:3427:3427))
        (PORT d[6] (2158:2158:2158) (2522:2522:2522))
        (PORT d[7] (1788:1788:1788) (2074:2074:2074))
        (PORT d[8] (2228:2228:2228) (2617:2617:2617))
        (PORT d[9] (1781:1781:1781) (2048:2048:2048))
        (PORT d[10] (2307:2307:2307) (2706:2706:2706))
        (PORT d[11] (1871:1871:1871) (2192:2192:2192))
        (PORT d[12] (2616:2616:2616) (3012:3012:3012))
        (PORT clk (1360:1360:1360) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1351:1351:1351))
        (PORT d[0] (1520:1520:1520) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1420w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (922:922:922))
        (PORT datab (751:751:751) (893:893:893))
        (PORT datac (608:608:608) (703:703:703))
        (PORT datad (746:746:746) (866:866:866))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (2171:2171:2171))
        (PORT d[1] (2621:2621:2621) (3077:3077:3077))
        (PORT d[2] (2313:2313:2313) (2746:2746:2746))
        (PORT d[3] (2090:2090:2090) (2434:2434:2434))
        (PORT d[4] (3064:3064:3064) (3516:3516:3516))
        (PORT d[5] (3103:3103:3103) (3576:3576:3576))
        (PORT d[6] (2365:2365:2365) (2792:2792:2792))
        (PORT d[7] (2291:2291:2291) (2649:2649:2649))
        (PORT d[8] (2198:2198:2198) (2497:2497:2497))
        (PORT d[9] (1875:1875:1875) (2198:2198:2198))
        (PORT d[10] (3404:3404:3404) (3984:3984:3984))
        (PORT d[11] (1963:1963:1963) (2319:2319:2319))
        (PORT d[12] (2767:2767:2767) (3211:3211:3211))
        (PORT clk (1355:1355:1355) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1350:1350:1350))
        (PORT d[0] (1353:1353:1353) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (1051:1051:1051))
        (PORT datab (1389:1389:1389) (1619:1619:1619))
        (PORT datac (1080:1080:1080) (1246:1246:1246))
        (PORT datad (1420:1420:1420) (1691:1691:1691))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1441w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (907:907:907))
        (PORT datab (746:746:746) (886:886:886))
        (PORT datac (606:606:606) (701:701:701))
        (PORT datad (735:735:735) (853:853:853))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3850:3850:3850) (4464:4464:4464))
        (PORT d[1] (2544:2544:2544) (2979:2979:2979))
        (PORT d[2] (1460:1460:1460) (1734:1734:1734))
        (PORT d[3] (2885:2885:2885) (3356:3356:3356))
        (PORT d[4] (3182:3182:3182) (3640:3640:3640))
        (PORT d[5] (2745:2745:2745) (3200:3200:3200))
        (PORT d[6] (2678:2678:2678) (3116:3116:3116))
        (PORT d[7] (2146:2146:2146) (2481:2481:2481))
        (PORT d[8] (1835:1835:1835) (2156:2156:2156))
        (PORT d[9] (2286:2286:2286) (2616:2616:2616))
        (PORT d[10] (2299:2299:2299) (2694:2694:2694))
        (PORT d[11] (2087:2087:2087) (2449:2449:2449))
        (PORT d[12] (2973:2973:2973) (3416:3416:3416))
        (PORT clk (1384:1384:1384) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1375:1375:1375))
        (PORT d[0] (2102:2102:2102) (2403:2403:2403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1451w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (906:906:906))
        (PORT datab (745:745:745) (886:886:886))
        (PORT datac (606:606:606) (701:701:701))
        (PORT datad (734:734:734) (852:852:852))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2573:2573:2573))
        (PORT d[1] (2830:2830:2830) (3320:3320:3320))
        (PORT d[2] (2666:2666:2666) (3150:3150:3150))
        (PORT d[3] (2268:2268:2268) (2634:2634:2634))
        (PORT d[4] (3260:3260:3260) (3732:3732:3732))
        (PORT d[5] (3280:3280:3280) (3776:3776:3776))
        (PORT d[6] (2571:2571:2571) (3035:3035:3035))
        (PORT d[7] (2497:2497:2497) (2887:2887:2887))
        (PORT d[8] (2378:2378:2378) (2699:2699:2699))
        (PORT d[9] (2230:2230:2230) (2607:2607:2607))
        (PORT d[10] (3577:3577:3577) (4180:4180:4180))
        (PORT d[11] (2168:2168:2168) (2557:2557:2557))
        (PORT d[12] (1503:1503:1503) (1720:1720:1720))
        (PORT clk (1322:1322:1322) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1317:1317:1317))
        (PORT d[0] (1278:1278:1278) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (830:830:830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (831:831:831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (831:831:831))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (831:831:831))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1932:1932:1932))
        (PORT datab (1437:1437:1437) (1717:1717:1717))
        (PORT datac (1157:1157:1157) (1315:1315:1315))
        (PORT datad (874:874:874) (1021:1021:1021))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1461w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (902:902:902))
        (PORT datab (744:744:744) (884:884:884))
        (PORT datac (606:606:606) (700:700:700))
        (PORT datad (731:731:731) (849:849:849))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3924:3924:3924))
        (PORT d[1] (1808:1808:1808) (2135:2135:2135))
        (PORT d[2] (2392:2392:2392) (2719:2719:2719))
        (PORT d[3] (2983:2983:2983) (3480:3480:3480))
        (PORT d[4] (2765:2765:2765) (3147:3147:3147))
        (PORT d[5] (2874:2874:2874) (3334:3334:3334))
        (PORT d[6] (1981:1981:1981) (2331:2331:2331))
        (PORT d[7] (2530:2530:2530) (2932:2932:2932))
        (PORT d[8] (1861:1861:1861) (2183:2183:2183))
        (PORT d[9] (1461:1461:1461) (1690:1690:1690))
        (PORT d[10] (2194:2194:2194) (2553:2553:2553))
        (PORT d[11] (1492:1492:1492) (1767:1767:1767))
        (PORT d[12] (2142:2142:2142) (2458:2458:2458))
        (PORT clk (1370:1370:1370) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1363:1363:1363))
        (PORT d[0] (1255:1255:1255) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1471w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (919:919:919))
        (PORT datab (750:750:750) (891:891:891))
        (PORT datac (608:608:608) (703:703:703))
        (PORT datad (743:743:743) (862:862:862))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1546:1546:1546))
        (PORT d[1] (1008:1008:1008) (1162:1162:1162))
        (PORT d[2] (1011:1011:1011) (1172:1172:1172))
        (PORT d[3] (555:555:555) (643:643:643))
        (PORT d[4] (1323:1323:1323) (1531:1531:1531))
        (PORT d[5] (560:560:560) (647:647:647))
        (PORT d[6] (1589:1589:1589) (1869:1869:1869))
        (PORT d[7] (1793:1793:1793) (2088:2088:2088))
        (PORT d[8] (829:829:829) (951:951:951))
        (PORT d[9] (819:819:819) (945:945:945))
        (PORT d[10] (983:983:983) (1128:1128:1128))
        (PORT d[11] (1978:1978:1978) (2333:2333:2333))
        (PORT d[12] (816:816:816) (935:935:935))
        (PORT clk (1389:1389:1389) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1382:1382:1382))
        (PORT d[0] (462:462:462) (503:503:503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (1050:1050:1050))
        (PORT datab (1436:1436:1436) (1716:1716:1716))
        (PORT datac (666:666:666) (758:758:758))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1491w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (921:921:921))
        (PORT datab (751:751:751) (892:892:892))
        (PORT datac (608:608:608) (703:703:703))
        (PORT datad (745:745:745) (864:864:864))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (3533:3533:3533))
        (PORT d[1] (1779:1779:1779) (2085:2085:2085))
        (PORT d[2] (3135:3135:3135) (3509:3509:3509))
        (PORT d[3] (2355:2355:2355) (2741:2741:2741))
        (PORT d[4] (3052:3052:3052) (3484:3484:3484))
        (PORT d[5] (2709:2709:2709) (3145:3145:3145))
        (PORT d[6] (1982:1982:1982) (2331:2331:2331))
        (PORT d[7] (1504:1504:1504) (1765:1765:1765))
        (PORT d[8] (1855:1855:1855) (2164:2164:2164))
        (PORT d[9] (1745:1745:1745) (2031:2031:2031))
        (PORT d[10] (1834:1834:1834) (2143:2143:2143))
        (PORT d[11] (1660:1660:1660) (1945:1945:1945))
        (PORT d[12] (2842:2842:2842) (3279:3279:3279))
        (PORT clk (1330:1330:1330) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1323:1323:1323))
        (PORT d[0] (2284:2284:2284) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (837:837:837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (837:837:837))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (837:837:837))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1481w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (904:904:904))
        (PORT datab (745:745:745) (885:885:885))
        (PORT datac (606:606:606) (701:701:701))
        (PORT datad (733:733:733) (851:851:851))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3183:3183:3183) (3702:3702:3702))
        (PORT d[1] (3125:3125:3125) (3653:3653:3653))
        (PORT d[2] (2983:2983:2983) (3502:3502:3502))
        (PORT d[3] (2798:2798:2798) (3273:3273:3273))
        (PORT d[4] (2788:2788:2788) (3182:3182:3182))
        (PORT d[5] (2893:2893:2893) (3365:3365:3365))
        (PORT d[6] (3009:3009:3009) (3499:3499:3499))
        (PORT d[7] (2687:2687:2687) (3110:3110:3110))
        (PORT d[8] (1654:1654:1654) (1944:1944:1944))
        (PORT d[9] (2937:2937:2937) (3377:3377:3377))
        (PORT d[10] (3598:3598:3598) (4199:4199:4199))
        (PORT d[11] (2256:2256:2256) (2646:2646:2646))
        (PORT d[12] (3344:3344:3344) (3858:3858:3858))
        (PORT clk (1375:1375:1375) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1366:1366:1366))
        (PORT d[0] (1629:1629:1629) (1843:1843:1843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1516:1516:1516))
        (PORT datab (1434:1434:1434) (1713:1713:1713))
        (PORT datac (843:843:843) (950:950:950))
        (PORT datad (876:876:876) (1023:1023:1023))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (752:752:752) (891:891:891))
        (PORT datac (1098:1098:1098) (1266:1266:1266))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1098:1098:1098) (1265:1265:1265))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1200:1200:1200))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (575:575:575) (648:648:648))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (615:615:615))
        (PORT datac (687:687:687) (809:809:809))
        (PORT datad (670:670:670) (782:782:782))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1525w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (722:722:722))
        (PORT datab (584:584:584) (708:708:708))
        (PORT datac (558:558:558) (673:673:673))
        (PORT datad (314:314:314) (365:365:365))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2673:2673:2673))
        (PORT d[1] (2096:2096:2096) (2457:2457:2457))
        (PORT d[2] (1336:1336:1336) (1576:1576:1576))
        (PORT d[3] (3060:3060:3060) (3542:3542:3542))
        (PORT d[4] (3181:3181:3181) (3656:3656:3656))
        (PORT d[5] (2653:2653:2653) (3073:3073:3073))
        (PORT d[6] (2694:2694:2694) (3151:3151:3151))
        (PORT d[7] (2059:2059:2059) (2398:2398:2398))
        (PORT d[8] (1694:1694:1694) (1992:1992:1992))
        (PORT d[9] (2882:2882:2882) (3369:3369:3369))
        (PORT d[10] (2127:2127:2127) (2478:2478:2478))
        (PORT d[11] (3010:3010:3010) (3563:3563:3563))
        (PORT d[12] (3491:3491:3491) (4064:4064:4064))
        (PORT clk (1308:1308:1308) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1302:1302:1302))
        (PORT d[0] (1857:1857:1857) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (816:816:816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (816:816:816))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (816:816:816))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1535w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (720:720:720))
        (PORT datab (583:583:583) (707:707:707))
        (PORT datac (557:557:557) (672:672:672))
        (PORT datad (314:314:314) (364:364:364))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2838:2838:2838))
        (PORT d[1] (2368:2368:2368) (2784:2784:2784))
        (PORT d[2] (2379:2379:2379) (2809:2809:2809))
        (PORT d[3] (2991:2991:2991) (3499:3499:3499))
        (PORT d[4] (2982:2982:2982) (3410:3410:3410))
        (PORT d[5] (2896:2896:2896) (3365:3365:3365))
        (PORT d[6] (2304:2304:2304) (2700:2700:2700))
        (PORT d[7] (1939:1939:1939) (2254:2254:2254))
        (PORT d[8] (1836:1836:1836) (2153:2153:2153))
        (PORT d[9] (2215:2215:2215) (2554:2554:2554))
        (PORT d[10] (2892:2892:2892) (3402:3402:3402))
        (PORT d[11] (1543:1543:1543) (1833:1833:1833))
        (PORT d[12] (2606:2606:2606) (3018:3018:3018))
        (PORT clk (1319:1319:1319) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1312:1312:1312))
        (PORT d[0] (1950:1950:1950) (2187:2187:2187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (826:826:826))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (826:826:826))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1514w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (719:719:719))
        (PORT datab (583:583:583) (707:707:707))
        (PORT datac (557:557:557) (672:672:672))
        (PORT datad (313:313:313) (364:364:364))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1801:1801:1801))
        (PORT d[1] (1354:1354:1354) (1561:1561:1561))
        (PORT d[2] (1607:1607:1607) (1872:1872:1872))
        (PORT d[3] (1723:1723:1723) (1993:1993:1993))
        (PORT d[4] (895:895:895) (1056:1056:1056))
        (PORT d[5] (737:737:737) (861:861:861))
        (PORT d[6] (710:710:710) (837:837:837))
        (PORT d[7] (1408:1408:1408) (1622:1622:1622))
        (PORT d[8] (382:382:382) (459:459:459))
        (PORT d[9] (1375:1375:1375) (1597:1597:1597))
        (PORT d[10] (864:864:864) (1019:1019:1019))
        (PORT d[11] (685:685:685) (795:795:795))
        (PORT d[12] (1074:1074:1074) (1256:1256:1256))
        (PORT clk (1392:1392:1392) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1383:1383:1383))
        (PORT d[0] (463:463:463) (501:501:501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1474:1474:1474))
        (PORT datab (1436:1436:1436) (1717:1717:1717))
        (PORT datac (644:644:644) (744:744:744))
        (PORT datad (874:874:874) (1021:1021:1021))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1545w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (708:708:708))
        (PORT datab (580:580:580) (702:702:702))
        (PORT datac (553:553:553) (667:667:667))
        (PORT datad (309:309:309) (358:358:358))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1747:1747:1747))
        (PORT d[1] (998:998:998) (1146:1146:1146))
        (PORT d[2] (981:981:981) (1135:1135:1135))
        (PORT d[3] (697:697:697) (804:804:804))
        (PORT d[4] (1160:1160:1160) (1341:1341:1341))
        (PORT d[5] (1006:1006:1006) (1156:1156:1156))
        (PORT d[6] (1595:1595:1595) (1876:1876:1876))
        (PORT d[7] (1757:1757:1757) (2040:2040:2040))
        (PORT d[8] (703:703:703) (818:818:818))
        (PORT d[9] (648:648:648) (751:751:751))
        (PORT d[10] (984:984:984) (1129:1129:1129))
        (PORT d[11] (1989:1989:1989) (2347:2347:2347))
        (PORT d[12] (649:649:649) (749:749:749))
        (PORT clk (1398:1398:1398) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1389:1389:1389))
        (PORT d[0] (693:693:693) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1409:1409:1409))
        (PORT datab (1433:1433:1433) (1713:1713:1713))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (349:349:349) (401:401:401))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1575w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (702:702:702))
        (PORT datab (578:578:578) (701:701:701))
        (PORT datac (551:551:551) (664:664:664))
        (PORT datad (307:307:307) (356:356:356))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2683:2683:2683))
        (PORT d[1] (1921:1921:1921) (2260:2260:2260))
        (PORT d[2] (1804:1804:1804) (2126:2126:2126))
        (PORT d[3] (2878:2878:2878) (3333:3333:3333))
        (PORT d[4] (3148:3148:3148) (3606:3606:3606))
        (PORT d[5] (2636:2636:2636) (3047:3047:3047))
        (PORT d[6] (2480:2480:2480) (2899:2899:2899))
        (PORT d[7] (1902:1902:1902) (2225:2225:2225))
        (PORT d[8] (1514:1514:1514) (1786:1786:1786))
        (PORT d[9] (2701:2701:2701) (3163:3163:3163))
        (PORT d[10] (2866:2866:2866) (3330:3330:3330))
        (PORT d[11] (2826:2826:2826) (3352:3352:3352))
        (PORT d[12] (3767:3767:3767) (4362:4362:4362))
        (PORT clk (1322:1322:1322) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1316:1316:1316))
        (PORT d[0] (903:903:903) (1028:1028:1028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (829:829:829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (830:830:830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (830:830:830))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (830:830:830))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1555w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (716:716:716))
        (PORT datab (582:582:582) (705:705:705))
        (PORT datac (556:556:556) (670:670:670))
        (PORT datad (312:312:312) (362:362:362))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2422:2422:2422))
        (PORT d[1] (2416:2416:2416) (2818:2818:2818))
        (PORT d[2] (2276:2276:2276) (2653:2653:2653))
        (PORT d[3] (3164:3164:3164) (3646:3646:3646))
        (PORT d[4] (1704:1704:1704) (1955:1955:1955))
        (PORT d[5] (2055:2055:2055) (2363:2363:2363))
        (PORT d[6] (2559:2559:2559) (3011:3011:3011))
        (PORT d[7] (1290:1290:1290) (1524:1524:1524))
        (PORT d[8] (1913:1913:1913) (2227:2227:2227))
        (PORT d[9] (2839:2839:2839) (3292:3292:3292))
        (PORT d[10] (1858:1858:1858) (2133:2133:2133))
        (PORT d[11] (1548:1548:1548) (1851:1851:1851))
        (PORT d[12] (2379:2379:2379) (2752:2752:2752))
        (PORT clk (1347:1347:1347) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1342:1342:1342))
        (PORT d[0] (997:997:997) (1099:1099:1099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1326:1326:1326))
        (PORT datab (1280:1280:1280) (1548:1548:1548))
        (PORT datac (917:917:917) (1028:1028:1028))
        (PORT datad (1226:1226:1226) (1460:1460:1460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1585w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (718:718:718))
        (PORT datab (583:583:583) (706:706:706))
        (PORT datac (556:556:556) (671:671:671))
        (PORT datad (313:313:313) (363:363:363))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1923:1923:1923))
        (PORT d[1] (2212:2212:2212) (2577:2577:2577))
        (PORT d[2] (2244:2244:2244) (2610:2610:2610))
        (PORT d[3] (3151:3151:3151) (3639:3639:3639))
        (PORT d[4] (1685:1685:1685) (1932:1932:1932))
        (PORT d[5] (2012:2012:2012) (2331:2331:2331))
        (PORT d[6] (2527:2527:2527) (2971:2971:2971))
        (PORT d[7] (1287:1287:1287) (1520:1520:1520))
        (PORT d[8] (1893:1893:1893) (2203:2203:2203))
        (PORT d[9] (2811:2811:2811) (3257:3257:3257))
        (PORT d[10] (1688:1688:1688) (1949:1949:1949))
        (PORT d[11] (1849:1849:1849) (2196:2196:2196))
        (PORT d[12] (4190:4190:4190) (4865:4865:4865))
        (PORT clk (1334:1334:1334) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1328:1328:1328))
        (PORT d[0] (1117:1117:1117) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1565w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (706:706:706))
        (PORT datab (579:579:579) (702:702:702))
        (PORT datac (552:552:552) (666:666:666))
        (PORT datad (308:308:308) (357:357:357))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (2108:2108:2108))
        (PORT d[1] (2404:2404:2404) (2824:2824:2824))
        (PORT d[2] (2429:2429:2429) (2869:2869:2869))
        (PORT d[3] (2419:2419:2419) (2820:2820:2820))
        (PORT d[4] (3204:3204:3204) (3670:3670:3670))
        (PORT d[5] (2867:2867:2867) (3333:3333:3333))
        (PORT d[6] (2368:2368:2368) (2778:2778:2778))
        (PORT d[7] (2113:2113:2113) (2453:2453:2453))
        (PORT d[8] (1746:1746:1746) (1999:1999:1999))
        (PORT d[9] (1597:1597:1597) (1866:1866:1866))
        (PORT d[10] (3130:3130:3130) (3679:3679:3679))
        (PORT d[11] (1930:1930:1930) (2285:2285:2285))
        (PORT d[12] (2840:2840:2840) (3295:3295:3295))
        (PORT clk (1372:1372:1372) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1364:1364:1364))
        (PORT d[0] (1845:1845:1845) (2055:2055:2055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1024:1024:1024) (1185:1185:1185))
        (PORT datac (1441:1441:1441) (1668:1668:1668))
        (PORT datad (1214:1214:1214) (1448:1448:1448))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (751:751:751) (890:890:890))
        (PORT datac (1096:1096:1096) (1264:1264:1264))
        (PORT datad (736:736:736) (863:863:863))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (666:666:666) (782:782:782))
        (PORT datac (541:541:541) (644:644:644))
        (PORT datad (690:690:690) (808:808:808))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1669w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (911:911:911))
        (PORT datab (593:593:593) (676:676:676))
        (PORT datac (728:728:728) (862:862:862))
        (PORT datad (738:738:738) (856:856:856))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3712:3712:3712))
        (PORT d[1] (1581:1581:1581) (1863:1863:1863))
        (PORT d[2] (1572:1572:1572) (1862:1862:1862))
        (PORT d[3] (1952:1952:1952) (2275:2275:2275))
        (PORT d[4] (3610:3610:3610) (4166:4166:4166))
        (PORT d[5] (3215:3215:3215) (3761:3761:3761))
        (PORT d[6] (2197:2197:2197) (2592:2592:2592))
        (PORT d[7] (1915:1915:1915) (2250:2250:2250))
        (PORT d[8] (1931:1931:1931) (2229:2229:2229))
        (PORT d[9] (2225:2225:2225) (2574:2574:2574))
        (PORT d[10] (2761:2761:2761) (3216:3216:3216))
        (PORT d[11] (1783:1783:1783) (2111:2111:2111))
        (PORT d[12] (3550:3550:3550) (4117:4117:4117))
        (PORT clk (1380:1380:1380) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1373:1373:1373))
        (PORT d[0] (1409:1409:1409) (1603:1603:1603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1649w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (910:910:910))
        (PORT datab (592:592:592) (676:676:676))
        (PORT datac (728:728:728) (861:861:861))
        (PORT datad (737:737:737) (855:855:855))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (3452:3452:3452))
        (PORT d[1] (1579:1579:1579) (1857:1857:1857))
        (PORT d[2] (1250:1250:1250) (1500:1500:1500))
        (PORT d[3] (2229:2229:2229) (2570:2570:2570))
        (PORT d[4] (3423:3423:3423) (3950:3950:3950))
        (PORT d[5] (3069:3069:3069) (3598:3598:3598))
        (PORT d[6] (2195:2195:2195) (2601:2601:2601))
        (PORT d[7] (1741:1741:1741) (2055:2055:2055))
        (PORT d[8] (1771:1771:1771) (2051:2051:2051))
        (PORT d[9] (2208:2208:2208) (2556:2556:2556))
        (PORT d[10] (2582:2582:2582) (3010:3010:3010))
        (PORT d[11] (1773:1773:1773) (2102:2102:2102))
        (PORT d[12] (3390:3390:3390) (3934:3934:3934))
        (PORT clk (1386:1386:1386) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1380:1380:1380))
        (PORT d[0] (1690:1690:1690) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1344:1344:1344))
        (PORT datab (1236:1236:1236) (1482:1482:1482))
        (PORT datac (811:811:811) (941:941:941))
        (PORT datad (1257:1257:1257) (1515:1515:1515))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1679w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (903:903:903))
        (PORT datab (589:589:589) (673:673:673))
        (PORT datac (725:725:725) (858:858:858))
        (PORT datad (732:732:732) (850:850:850))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (3472:3472:3472))
        (PORT d[1] (1384:1384:1384) (1647:1647:1647))
        (PORT d[2] (1067:1067:1067) (1275:1275:1275))
        (PORT d[3] (1971:1971:1971) (2299:2299:2299))
        (PORT d[4] (2386:2386:2386) (2710:2710:2710))
        (PORT d[5] (2307:2307:2307) (2683:2683:2683))
        (PORT d[6] (2982:2982:2982) (3456:3456:3456))
        (PORT d[7] (2571:2571:2571) (2978:2978:2978))
        (PORT d[8] (2164:2164:2164) (2513:2513:2513))
        (PORT d[9] (1508:1508:1508) (1759:1759:1759))
        (PORT d[10] (2759:2759:2759) (3194:3194:3194))
        (PORT d[11] (1342:1342:1342) (1597:1597:1597))
        (PORT d[12] (2957:2957:2957) (3426:3426:3426))
        (PORT clk (1348:1348:1348) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1341:1341:1341))
        (PORT d[0] (2630:2630:2630) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1659w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (920:920:920))
        (PORT datab (596:596:596) (680:680:680))
        (PORT datac (732:732:732) (866:866:866))
        (PORT datad (744:744:744) (863:863:863))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (3300:3300:3300))
        (PORT d[1] (1422:1422:1422) (1683:1683:1683))
        (PORT d[2] (2120:2120:2120) (2477:2477:2477))
        (PORT d[3] (2717:2717:2717) (3157:3157:3157))
        (PORT d[4] (3215:3215:3215) (3686:3686:3686))
        (PORT d[5] (2521:2521:2521) (2936:2936:2936))
        (PORT d[6] (2805:2805:2805) (3257:3257:3257))
        (PORT d[7] (2403:2403:2403) (2793:2793:2793))
        (PORT d[8] (2142:2142:2142) (2488:2488:2488))
        (PORT d[9] (1910:1910:1910) (2231:2231:2231))
        (PORT d[10] (2594:2594:2594) (3010:3010:3010))
        (PORT d[11] (1970:1970:1970) (2299:2299:2299))
        (PORT d[12] (2791:2791:2791) (3235:3235:3235))
        (PORT clk (1321:1321:1321) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1315:1315:1315))
        (PORT d[0] (1981:1981:1981) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (828:828:828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (829:829:829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (829:829:829))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (829:829:829))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (981:981:981))
        (PORT datab (1281:1281:1281) (1550:1550:1550))
        (PORT datac (883:883:883) (1015:1015:1015))
        (PORT datad (1228:1228:1228) (1462:1462:1462))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1619w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (914:914:914))
        (PORT datab (594:594:594) (678:678:678))
        (PORT datac (730:730:730) (864:864:864))
        (PORT datad (740:740:740) (859:859:859))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3738:3738:3738))
        (PORT d[1] (1388:1388:1388) (1639:1639:1639))
        (PORT d[2] (1724:1724:1724) (2038:2038:2038))
        (PORT d[3] (2280:2280:2280) (2641:2641:2641))
        (PORT d[4] (3617:3617:3617) (4172:4172:4172))
        (PORT d[5] (3235:3235:3235) (3785:3785:3785))
        (PORT d[6] (2199:2199:2199) (2611:2611:2611))
        (PORT d[7] (1923:1923:1923) (2259:2259:2259))
        (PORT d[8] (1952:1952:1952) (2257:2257:2257))
        (PORT d[9] (1806:1806:1806) (2115:2115:2115))
        (PORT d[10] (2770:2770:2770) (3226:3226:3226))
        (PORT d[11] (1957:1957:1957) (2312:2312:2312))
        (PORT d[12] (3746:3746:3746) (4345:4345:4345))
        (PORT clk (1369:1369:1369) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1363:1363:1363))
        (PORT d[0] (1665:1665:1665) (1906:1906:1906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1639w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (709:709:709))
        (PORT datab (580:580:580) (703:703:703))
        (PORT datac (553:553:553) (667:667:667))
        (PORT datad (419:419:419) (482:482:482))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (3080:3080:3080))
        (PORT d[1] (1927:1927:1927) (2264:2264:2264))
        (PORT d[2] (1156:1156:1156) (1373:1373:1373))
        (PORT d[3] (3421:3421:3421) (3953:3953:3953))
        (PORT d[4] (3035:3035:3035) (3498:3498:3498))
        (PORT d[5] (2286:2286:2286) (2657:2657:2657))
        (PORT d[6] (3060:3060:3060) (3564:3564:3564))
        (PORT d[7] (2386:2386:2386) (2765:2765:2765))
        (PORT d[8] (2102:2102:2102) (2471:2471:2471))
        (PORT d[9] (3222:3222:3222) (3750:3750:3750))
        (PORT d[10] (2489:2489:2489) (2893:2893:2893))
        (PORT d[11] (2206:2206:2206) (2616:2616:2616))
        (PORT d[12] (3870:3870:3870) (4494:4494:4494))
        (PORT clk (1364:1364:1364) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1355:1355:1355))
        (PORT d[0] (1250:1250:1250) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (779:779:779))
        (PORT datab (1234:1234:1234) (1480:1480:1480))
        (PORT datac (895:895:895) (1027:1027:1027))
        (PORT datad (1256:1256:1256) (1514:1514:1514))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1629w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (918:918:918))
        (PORT datab (595:595:595) (679:679:679))
        (PORT datac (731:731:731) (865:865:865))
        (PORT datad (742:742:742) (862:862:862))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2147:2147:2147) (2443:2443:2443))
        (PORT d[1] (1690:1690:1690) (1986:1986:1986))
        (PORT d[2] (997:997:997) (1194:1194:1194))
        (PORT d[3] (2002:2002:2002) (2310:2310:2310))
        (PORT d[4] (2121:2121:2121) (2415:2415:2415))
        (PORT d[5] (2177:2177:2177) (2485:2485:2485))
        (PORT d[6] (2935:2935:2935) (3444:3444:3444))
        (PORT d[7] (1067:1067:1067) (1248:1248:1248))
        (PORT d[8] (2696:2696:2696) (3107:3107:3107))
        (PORT d[9] (2360:2360:2360) (2751:2751:2751))
        (PORT d[10] (2285:2285:2285) (2652:2652:2652))
        (PORT d[11] (1494:1494:1494) (1762:1762:1762))
        (PORT d[12] (1208:1208:1208) (1381:1381:1381))
        (PORT clk (1388:1388:1388) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (PORT d[0] (483:483:483) (526:526:526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1608w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (923:923:923))
        (PORT datab (597:597:597) (681:681:681))
        (PORT datac (733:733:733) (867:867:867))
        (PORT datad (747:747:747) (866:866:866))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (3278:3278:3278))
        (PORT d[1] (2098:2098:2098) (2456:2456:2456))
        (PORT d[2] (1353:1353:1353) (1600:1600:1600))
        (PORT d[3] (1941:1941:1941) (2249:2249:2249))
        (PORT d[4] (3206:3206:3206) (3690:3690:3690))
        (PORT d[5] (2460:2460:2460) (2853:2853:2853))
        (PORT d[6] (1550:1550:1550) (1836:1836:1836))
        (PORT d[7] (2550:2550:2550) (2949:2949:2949))
        (PORT d[8] (2288:2288:2288) (2685:2685:2685))
        (PORT d[9] (2178:2178:2178) (2529:2529:2529))
        (PORT d[10] (2676:2676:2676) (3105:3105:3105))
        (PORT d[11] (2377:2377:2377) (2809:2809:2809))
        (PORT d[12] (4047:4047:4047) (4695:4695:4695))
        (PORT clk (1376:1376:1376) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1367:1367:1367))
        (PORT d[0] (2780:2780:2780) (3181:3181:3181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (249:249:249))
        (PORT datab (1230:1230:1230) (1476:1476:1476))
        (PORT datac (744:744:744) (855:855:855))
        (PORT datad (1254:1254:1254) (1511:1511:1511))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (923:923:923))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (923:923:923))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1200:1200:1200))
        (PORT datab (752:752:752) (891:891:891))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (690:690:690) (791:791:791))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (578:578:578) (667:667:667))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (4062:4062:4062))
        (PORT d[1] (2021:2021:2021) (2377:2377:2377))
        (PORT d[2] (1956:1956:1956) (2307:2307:2307))
        (PORT d[3] (2716:2716:2716) (3164:3164:3164))
        (PORT d[4] (3128:3128:3128) (3571:3571:3571))
        (PORT d[5] (2927:2927:2927) (3414:3414:3414))
        (PORT d[6] (2137:2137:2137) (2493:2493:2493))
        (PORT d[7] (1780:1780:1780) (2065:2065:2065))
        (PORT d[8] (2209:2209:2209) (2593:2593:2593))
        (PORT d[9] (1760:1760:1760) (2019:2019:2019))
        (PORT d[10] (2306:2306:2306) (2703:2703:2703))
        (PORT d[11] (1544:1544:1544) (1825:1825:1825))
        (PORT d[12] (2621:2621:2621) (3023:3023:3023))
        (PORT clk (1348:1348:1348) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1341:1341:1341))
        (PORT d[0] (2611:2611:2611) (2961:2961:2961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1714:1714:1714))
        (PORT d[1] (1175:1175:1175) (1357:1357:1357))
        (PORT d[2] (3227:3227:3227) (3801:3801:3801))
        (PORT d[3] (1902:1902:1902) (2199:2199:2199))
        (PORT d[4] (3806:3806:3806) (4390:4390:4390))
        (PORT d[5] (3428:3428:3428) (3972:3972:3972))
        (PORT d[6] (2914:2914:2914) (3409:3409:3409))
        (PORT d[7] (844:844:844) (974:974:974))
        (PORT d[8] (873:873:873) (1013:1013:1013))
        (PORT d[9] (1349:1349:1349) (1556:1556:1556))
        (PORT d[10] (1005:1005:1005) (1174:1174:1174))
        (PORT d[11] (1945:1945:1945) (2321:2321:2321))
        (PORT d[12] (913:913:913) (1068:1068:1068))
        (PORT clk (1372:1372:1372) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1363:1363:1363))
        (PORT d[0] (1056:1056:1056) (1167:1167:1167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2504:2504:2504))
        (PORT d[1] (2831:2831:2831) (3328:3328:3328))
        (PORT d[2] (2668:2668:2668) (3158:3158:3158))
        (PORT d[3] (2747:2747:2747) (3198:3198:3198))
        (PORT d[4] (3597:3597:3597) (4145:4145:4145))
        (PORT d[5] (3057:3057:3057) (3556:3556:3556))
        (PORT d[6] (2391:2391:2391) (2820:2820:2820))
        (PORT d[7] (2458:2458:2458) (2835:2835:2835))
        (PORT d[8] (1566:1566:1566) (1798:1798:1798))
        (PORT d[9] (1564:1564:1564) (1828:1828:1828))
        (PORT d[10] (3470:3470:3470) (4063:4063:4063))
        (PORT d[11] (2290:2290:2290) (2703:2703:2703))
        (PORT d[12] (2840:2840:2840) (3298:3298:3298))
        (PORT clk (1337:1337:1337) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1332:1332:1332))
        (PORT d[0] (1934:1934:1934) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (828:828:828))
        (PORT datab (892:892:892) (1080:1080:1080))
        (PORT datac (1107:1107:1107) (1317:1317:1317))
        (PORT datad (1032:1032:1032) (1189:1189:1189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1640:1640:1640))
        (PORT d[1] (1199:1199:1199) (1383:1383:1383))
        (PORT d[2] (1458:1458:1458) (1709:1709:1709))
        (PORT d[3] (1568:1568:1568) (1821:1821:1821))
        (PORT d[4] (709:709:709) (826:826:826))
        (PORT d[5] (1023:1023:1023) (1195:1195:1195))
        (PORT d[6] (1245:1245:1245) (1442:1442:1442))
        (PORT d[7] (1843:1843:1843) (2152:2152:2152))
        (PORT d[8] (583:583:583) (692:692:692))
        (PORT d[9] (1171:1171:1171) (1360:1360:1360))
        (PORT d[10] (1035:1035:1035) (1212:1212:1212))
        (PORT d[11] (2296:2296:2296) (2702:2702:2702))
        (PORT d[12] (1243:1243:1243) (1447:1447:1447))
        (PORT clk (1399:1399:1399) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1391:1391:1391))
        (PORT d[0] (422:422:422) (456:456:456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (2038:2038:2038))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (1103:1103:1103) (1312:1312:1312))
        (PORT datad (454:454:454) (513:513:513))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (3096:3096:3096))
        (PORT d[1] (1549:1549:1549) (1821:1821:1821))
        (PORT d[2] (1945:1945:1945) (2282:2282:2282))
        (PORT d[3] (2544:2544:2544) (2961:2961:2961))
        (PORT d[4] (2209:2209:2209) (2495:2495:2495))
        (PORT d[5] (2496:2496:2496) (2905:2905:2905))
        (PORT d[6] (2622:2622:2622) (3048:3048:3048))
        (PORT d[7] (2229:2229:2229) (2596:2596:2596))
        (PORT d[8] (1960:1960:1960) (2280:2280:2280))
        (PORT d[9] (1696:1696:1696) (1981:1981:1981))
        (PORT d[10] (2402:2402:2402) (2789:2789:2789))
        (PORT d[11] (1935:1935:1935) (2262:2262:2262))
        (PORT d[12] (3127:3127:3127) (3640:3640:3640))
        (PORT clk (1321:1321:1321) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1315:1315:1315))
        (PORT d[0] (1899:1899:1899) (2167:2167:2167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (828:828:828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (829:829:829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (829:829:829))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (829:829:829))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2235:2235:2235))
        (PORT d[1] (1337:1337:1337) (1581:1581:1581))
        (PORT d[2] (1032:1032:1032) (1235:1235:1235))
        (PORT d[3] (1711:1711:1711) (1982:1982:1982))
        (PORT d[4] (2588:2588:2588) (2955:2955:2955))
        (PORT d[5] (1995:1995:1995) (2278:2278:2278))
        (PORT d[6] (2768:2768:2768) (3259:3259:3259))
        (PORT d[7] (2755:2755:2755) (3183:3183:3183))
        (PORT d[8] (2510:2510:2510) (2895:2895:2895))
        (PORT d[9] (2172:2172:2172) (2534:2534:2534))
        (PORT d[10] (2079:2079:2079) (2412:2412:2412))
        (PORT d[11] (1563:1563:1563) (1858:1858:1858))
        (PORT d[12] (4297:4297:4297) (4968:4968:4968))
        (PORT clk (1367:1367:1367) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1360:1360:1360))
        (PORT d[0] (924:924:924) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1377:1377:1377))
        (PORT datab (1282:1282:1282) (1550:1550:1550))
        (PORT datac (481:481:481) (552:552:552))
        (PORT datad (1229:1229:1229) (1463:1463:1463))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3674:3674:3674))
        (PORT d[1] (1587:1587:1587) (1876:1876:1876))
        (PORT d[2] (1027:1027:1027) (1228:1228:1228))
        (PORT d[3] (1952:1952:1952) (2284:2284:2284))
        (PORT d[4] (2550:2550:2550) (2889:2889:2889))
        (PORT d[5] (2315:2315:2315) (2700:2700:2700))
        (PORT d[6] (1949:1949:1949) (2285:2285:2285))
        (PORT d[7] (2753:2753:2753) (3183:3183:3183))
        (PORT d[8] (2346:2346:2346) (2721:2721:2721))
        (PORT d[9] (1352:1352:1352) (1581:1581:1581))
        (PORT d[10] (2948:2948:2948) (3409:3409:3409))
        (PORT d[11] (1494:1494:1494) (1767:1767:1767))
        (PORT d[12] (3162:3162:3162) (3665:3665:3665))
        (PORT clk (1370:1370:1370) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
        (PORT d[0] (1654:1654:1654) (1905:1905:1905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3559:3559:3559))
        (PORT d[1] (1771:1771:1771) (2085:2085:2085))
        (PORT d[2] (1187:1187:1187) (1406:1406:1406))
        (PORT d[3] (2177:2177:2177) (2545:2545:2545))
        (PORT d[4] (3384:3384:3384) (3860:3860:3860))
        (PORT d[5] (2534:2534:2534) (2953:2953:2953))
        (PORT d[6] (2362:2362:2362) (2767:2767:2767))
        (PORT d[7] (1719:1719:1719) (2018:2018:2018))
        (PORT d[8] (1505:1505:1505) (1772:1772:1772))
        (PORT d[9] (1543:1543:1543) (1796:1796:1796))
        (PORT d[10] (2078:2078:2078) (2432:2432:2432))
        (PORT d[11] (2028:2028:2028) (2366:2366:2366))
        (PORT d[12] (3226:3226:3226) (3716:3716:3716))
        (PORT clk (1379:1379:1379) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1370:1370:1370))
        (PORT d[0] (1448:1448:1448) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (774:774:774))
        (PORT datab (1279:1279:1279) (1547:1547:1547))
        (PORT datac (899:899:899) (1045:1045:1045))
        (PORT datad (1224:1224:1224) (1459:1459:1459))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (2264:2264:2264))
        (PORT d[1] (1517:1517:1517) (1788:1788:1788))
        (PORT d[2] (1042:1042:1042) (1250:1250:1250))
        (PORT d[3] (1882:1882:1882) (2179:2179:2179))
        (PORT d[4] (2548:2548:2548) (2909:2909:2909))
        (PORT d[5] (2008:2008:2008) (2292:2292:2292))
        (PORT d[6] (2769:2769:2769) (3259:3259:3259))
        (PORT d[7] (2768:2768:2768) (3202:3202:3202))
        (PORT d[8] (2671:2671:2671) (3076:3076:3076))
        (PORT d[9] (2169:2169:2169) (2529:2529:2529))
        (PORT d[10] (2100:2100:2100) (2442:2442:2442))
        (PORT d[11] (1589:1589:1589) (1892:1892:1892))
        (PORT d[12] (4291:4291:4291) (4956:4956:4956))
        (PORT clk (1364:1364:1364) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1358:1358:1358))
        (PORT d[0] (641:641:641) (701:701:701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3676:3676:3676))
        (PORT d[1] (1577:1577:1577) (1861:1861:1861))
        (PORT d[2] (1037:1037:1037) (1239:1239:1239))
        (PORT d[3] (1870:1870:1870) (2179:2179:2179))
        (PORT d[4] (2414:2414:2414) (2743:2743:2743))
        (PORT d[5] (2292:2292:2292) (2669:2669:2669))
        (PORT d[6] (1923:1923:1923) (2250:2250:2250))
        (PORT d[7] (2746:2746:2746) (3174:3174:3174))
        (PORT d[8] (2345:2345:2345) (2720:2720:2720))
        (PORT d[9] (1526:1526:1526) (1780:1780:1780))
        (PORT d[10] (2806:2806:2806) (3254:3254:3254))
        (PORT d[11] (1493:1493:1493) (1766:1766:1766))
        (PORT d[12] (2988:2988:2988) (3462:3462:3462))
        (PORT clk (1365:1365:1365) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1357:1357:1357))
        (PORT d[0] (1410:1410:1410) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (445:445:445))
        (PORT datab (1237:1237:1237) (1483:1483:1483))
        (PORT datac (844:844:844) (964:964:964))
        (PORT datad (1257:1257:1257) (1516:1516:1516))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (922:922:922))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1006:1006:1006) (1162:1162:1162))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3508:3508:3508))
        (PORT d[1] (1545:1545:1545) (1827:1827:1827))
        (PORT d[2] (1077:1077:1077) (1289:1289:1289))
        (PORT d[3] (1963:1963:1963) (2291:2291:2291))
        (PORT d[4] (2403:2403:2403) (2727:2727:2727))
        (PORT d[5] (2302:2302:2302) (2677:2677:2677))
        (PORT d[6] (2982:2982:2982) (3457:3457:3457))
        (PORT d[7] (2585:2585:2585) (2998:2998:2998))
        (PORT d[8] (2325:2325:2325) (2697:2697:2697))
        (PORT d[9] (1506:1506:1506) (1754:1754:1754))
        (PORT d[10] (2786:2786:2786) (3231:3231:3231))
        (PORT d[11] (1473:1473:1473) (1743:1743:1743))
        (PORT d[12] (2999:2999:2999) (3482:3482:3482))
        (PORT clk (1345:1345:1345) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
        (PORT d[0] (1477:1477:1477) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (4267:4267:4267))
        (PORT d[1] (2344:2344:2344) (2747:2747:2747))
        (PORT d[2] (2006:2006:2006) (2361:2361:2361))
        (PORT d[3] (2703:2703:2703) (3152:3152:3152))
        (PORT d[4] (3123:3123:3123) (3566:3566:3566))
        (PORT d[5] (2913:2913:2913) (3393:3393:3393))
        (PORT d[6] (2348:2348:2348) (2744:2744:2744))
        (PORT d[7] (1969:1969:1969) (2281:2281:2281))
        (PORT d[8] (2403:2403:2403) (2819:2819:2819))
        (PORT d[9] (1961:1961:1961) (2253:2253:2253))
        (PORT d[10] (2274:2274:2274) (2675:2675:2675))
        (PORT d[11] (1880:1880:1880) (2205:2205:2205))
        (PORT d[12] (2793:2793:2793) (3214:3214:3214))
        (PORT clk (1372:1372:1372) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1364:1364:1364))
        (PORT d[0] (1995:1995:1995) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (865:865:865))
        (PORT datab (1244:1244:1244) (1492:1492:1492))
        (PORT datac (1174:1174:1174) (1368:1368:1368))
        (PORT datad (1262:1262:1262) (1521:1521:1521))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (772:772:772) (892:892:892))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (739:739:739) (848:848:848))
        (PORT datac (852:852:852) (986:986:986))
        (PORT datad (700:700:700) (817:817:817))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (3089:3089:3089))
        (PORT d[1] (1924:1924:1924) (2257:2257:2257))
        (PORT d[2] (1592:1592:1592) (1880:1880:1880))
        (PORT d[3] (2183:2183:2183) (2542:2542:2542))
        (PORT d[4] (3185:3185:3185) (3654:3654:3654))
        (PORT d[5] (3030:3030:3030) (3514:3514:3514))
        (PORT d[6] (2600:2600:2600) (3028:3028:3028))
        (PORT d[7] (1561:1561:1561) (1841:1841:1841))
        (PORT d[8] (2110:2110:2110) (2474:2474:2474))
        (PORT d[9] (2757:2757:2757) (3226:3226:3226))
        (PORT d[10] (2860:2860:2860) (3337:3337:3337))
        (PORT d[11] (2201:2201:2201) (2602:2602:2602))
        (PORT d[12] (2805:2805:2805) (3254:3254:3254))
        (PORT clk (1371:1371:1371) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1362:1362:1362))
        (PORT d[0] (1367:1367:1367) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2613:2613:2613))
        (PORT d[1] (1521:1521:1521) (1790:1790:1790))
        (PORT d[2] (1732:1732:1732) (2037:2037:2037))
        (PORT d[3] (2634:2634:2634) (3058:3058:3058))
        (PORT d[4] (3614:3614:3614) (4164:4164:4164))
        (PORT d[5] (3348:3348:3348) (3900:3900:3900))
        (PORT d[6] (2184:2184:2184) (2583:2583:2583))
        (PORT d[7] (2065:2065:2065) (2426:2426:2426))
        (PORT d[8] (1386:1386:1386) (1622:1622:1622))
        (PORT d[9] (2293:2293:2293) (2676:2676:2676))
        (PORT d[10] (2759:2759:2759) (3224:3224:3224))
        (PORT d[11] (2983:2983:2983) (3513:3513:3513))
        (PORT d[12] (3773:3773:3773) (4386:4386:4386))
        (PORT clk (1374:1374:1374) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1367:1367:1367))
        (PORT d[0] (1785:1785:1785) (1993:1993:1993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1385:1385:1385))
        (PORT datab (1244:1244:1244) (1417:1417:1417))
        (PORT datac (1007:1007:1007) (1213:1213:1213))
        (PORT datad (1006:1006:1006) (1165:1165:1165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (3286:3286:3286))
        (PORT d[1] (2278:2278:2278) (2662:2662:2662))
        (PORT d[2] (1213:1213:1213) (1457:1457:1457))
        (PORT d[3] (1781:1781:1781) (2071:2071:2071))
        (PORT d[4] (3211:3211:3211) (3700:3700:3700))
        (PORT d[5] (2462:2462:2462) (2859:2859:2859))
        (PORT d[6] (1679:1679:1679) (1981:1981:1981))
        (PORT d[7] (2572:2572:2572) (2974:2974:2974))
        (PORT d[8] (2270:2270:2270) (2658:2658:2658))
        (PORT d[9] (2166:2166:2166) (2513:2513:2513))
        (PORT d[10] (2850:2850:2850) (3305:3305:3305))
        (PORT d[11] (2405:2405:2405) (2847:2847:2847))
        (PORT d[12] (4195:4195:4195) (4859:4859:4859))
        (PORT clk (1368:1368:1368) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1362:1362:1362))
        (PORT d[0] (2734:2734:2734) (3127:3127:3127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (3287:3287:3287))
        (PORT d[1] (2296:2296:2296) (2684:2684:2684))
        (PORT d[2] (1203:1203:1203) (1444:1444:1444))
        (PORT d[3] (1791:1791:1791) (2089:2089:2089))
        (PORT d[4] (3360:3360:3360) (3866:3866:3866))
        (PORT d[5] (2642:2642:2642) (3065:3065:3065))
        (PORT d[6] (1705:1705:1705) (2016:2016:2016))
        (PORT d[7] (2608:2608:2608) (3019:3019:3019))
        (PORT d[8] (2275:2275:2275) (2661:2661:2661))
        (PORT d[9] (2165:2165:2165) (2512:2512:2512))
        (PORT d[10] (2840:2840:2840) (3287:3287:3287))
        (PORT d[11] (2406:2406:2406) (2843:2843:2843))
        (PORT d[12] (4218:4218:4218) (4886:4886:4886))
        (PORT clk (1379:1379:1379) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1370:1370:1370))
        (PORT d[0] (927:927:927) (1051:1051:1051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (411:411:411))
        (PORT datab (801:801:801) (971:971:971))
        (PORT datac (937:937:937) (1112:1112:1112))
        (PORT datad (518:518:518) (588:588:588))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1413:1413:1413))
        (PORT d[1] (1019:1019:1019) (1180:1180:1180))
        (PORT d[2] (1274:1274:1274) (1502:1502:1502))
        (PORT d[3] (1563:1563:1563) (1815:1815:1815))
        (PORT d[4] (2211:2211:2211) (2521:2521:2521))
        (PORT d[5] (2551:2551:2551) (2939:2939:2939))
        (PORT d[6] (719:719:719) (843:843:843))
        (PORT d[7] (1666:1666:1666) (1955:1955:1955))
        (PORT d[8] (817:817:817) (949:949:949))
        (PORT d[9] (965:965:965) (1122:1122:1122))
        (PORT d[10] (2251:2251:2251) (2600:2600:2600))
        (PORT d[11] (2117:2117:2117) (2502:2502:2502))
        (PORT d[12] (1424:1424:1424) (1649:1649:1649))
        (PORT clk (1387:1387:1387) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1381:1381:1381))
        (PORT d[0] (588:588:588) (642:642:642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3590:3590:3590))
        (PORT d[1] (2101:2101:2101) (2466:2466:2466))
        (PORT d[2] (1562:1562:1562) (1839:1839:1839))
        (PORT d[3] (2368:2368:2368) (2762:2762:2762))
        (PORT d[4] (2764:2764:2764) (3155:3155:3155))
        (PORT d[5] (2728:2728:2728) (3179:3179:3179))
        (PORT d[6] (2702:2702:2702) (3149:3149:3149))
        (PORT d[7] (2103:2103:2103) (2463:2463:2463))
        (PORT d[8] (1531:1531:1531) (1804:1804:1804))
        (PORT d[9] (1892:1892:1892) (2194:2194:2194))
        (PORT d[10] (2044:2044:2044) (2400:2400:2400))
        (PORT d[11] (2229:2229:2229) (2594:2594:2594))
        (PORT d[12] (3406:3406:3406) (3919:3919:3919))
        (PORT clk (1393:1393:1393) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1384:1384:1384))
        (PORT d[0] (1579:1579:1579) (1795:1795:1795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (247:247:247))
        (PORT datab (1191:1191:1191) (1395:1395:1395))
        (PORT datac (1105:1105:1105) (1315:1315:1315))
        (PORT datad (880:880:880) (1058:1058:1058))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (450:450:450))
        (PORT datac (1085:1085:1085) (1249:1249:1249))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (3228:3228:3228))
        (PORT d[1] (2035:2035:2035) (2369:2369:2369))
        (PORT d[2] (1622:1622:1622) (1922:1922:1922))
        (PORT d[3] (2697:2697:2697) (3133:3133:3133))
        (PORT d[4] (3166:3166:3166) (3625:3625:3625))
        (PORT d[5] (2482:2482:2482) (2879:2879:2879))
        (PORT d[6] (2138:2138:2138) (2513:2513:2513))
        (PORT d[7] (1519:1519:1519) (1782:1782:1782))
        (PORT d[8] (1559:1559:1559) (1842:1842:1842))
        (PORT d[9] (2342:2342:2342) (2746:2746:2746))
        (PORT d[10] (2667:2667:2667) (3103:3103:3103))
        (PORT d[11] (2621:2621:2621) (3104:3104:3104))
        (PORT d[12] (3585:3585:3585) (4155:4155:4155))
        (PORT clk (1351:1351:1351) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1344:1344:1344))
        (PORT d[0] (1933:1933:1933) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (3250:3250:3250))
        (PORT d[1] (1737:1737:1737) (2049:2049:2049))
        (PORT d[2] (1619:1619:1619) (1916:1916:1916))
        (PORT d[3] (2694:2694:2694) (3127:3127:3127))
        (PORT d[4] (3186:3186:3186) (3648:3648:3648))
        (PORT d[5] (2630:2630:2630) (3046:3046:3046))
        (PORT d[6] (2316:2316:2316) (2713:2713:2713))
        (PORT d[7] (1707:1707:1707) (1995:1995:1995))
        (PORT d[8] (1550:1550:1550) (1833:1833:1833))
        (PORT d[9] (2529:2529:2529) (2964:2964:2964))
        (PORT d[10] (2702:2702:2702) (3145:3145:3145))
        (PORT d[11] (2641:2641:2641) (3130:3130:3130))
        (PORT d[12] (3746:3746:3746) (4339:4339:4339))
        (PORT clk (1339:1339:1339) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
        (PORT d[0] (1601:1601:1601) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (1128:1128:1128))
        (PORT datab (970:970:970) (1135:1135:1135))
        (PORT datac (1233:1233:1233) (1373:1373:1373))
        (PORT datad (968:968:968) (1153:1153:1153))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1271:1271:1271))
        (PORT datab (559:559:559) (639:639:639))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (535:535:535) (600:600:600))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (2089:2089:2089))
        (PORT d[1] (2572:2572:2572) (2982:2982:2982))
        (PORT d[2] (1616:1616:1616) (1915:1915:1915))
        (PORT d[3] (2321:2321:2321) (2697:2697:2697))
        (PORT d[4] (3614:3614:3614) (4157:4157:4157))
        (PORT d[5] (2922:2922:2922) (3403:3403:3403))
        (PORT d[6] (2273:2273:2273) (2650:2650:2650))
        (PORT d[7] (1906:1906:1906) (2177:2177:2177))
        (PORT d[8] (2521:2521:2521) (2872:2872:2872))
        (PORT d[9] (1904:1904:1904) (2221:2221:2221))
        (PORT d[10] (3368:3368:3368) (3956:3956:3956))
        (PORT d[11] (2021:2021:2021) (2399:2399:2399))
        (PORT d[12] (3150:3150:3150) (3645:3645:3645))
        (PORT clk (1319:1319:1319) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (PORT d[0] (1663:1663:1663) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (2154:2154:2154))
        (PORT d[1] (2594:2594:2594) (3019:3019:3019))
        (PORT d[2] (911:911:911) (1084:1084:1084))
        (PORT d[3] (3352:3352:3352) (3858:3858:3858))
        (PORT d[4] (2041:2041:2041) (2332:2332:2332))
        (PORT d[5] (2370:2370:2370) (2740:2740:2740))
        (PORT d[6] (1065:1065:1065) (1236:1236:1236))
        (PORT d[7] (1502:1502:1502) (1774:1774:1774))
        (PORT d[8] (2111:2111:2111) (2456:2456:2456))
        (PORT d[9] (3196:3196:3196) (3699:3699:3699))
        (PORT d[10] (2023:2023:2023) (2316:2316:2316))
        (PORT d[11] (1911:1911:1911) (2265:2265:2265))
        (PORT d[12] (2395:2395:2395) (2767:2767:2767))
        (PORT clk (1382:1382:1382) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1373:1373:1373))
        (PORT d[0] (767:767:767) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1347:1347:1347))
        (PORT d[1] (2559:2559:2559) (2962:2962:2962))
        (PORT d[2] (1086:1086:1086) (1288:1288:1288))
        (PORT d[3] (1740:1740:1740) (2013:2013:2013))
        (PORT d[4] (2039:2039:2039) (2330:2330:2330))
        (PORT d[5] (2378:2378:2378) (2748:2748:2748))
        (PORT d[6] (1053:1053:1053) (1224:1224:1224))
        (PORT d[7] (1498:1498:1498) (1763:1763:1763))
        (PORT d[8] (2251:2251:2251) (2609:2609:2609))
        (PORT d[9] (1130:1130:1130) (1305:1305:1305))
        (PORT d[10] (2042:2042:2042) (2353:2353:2353))
        (PORT d[11] (1931:1931:1931) (2292:2292:2292))
        (PORT d[12] (2376:2376:2376) (2741:2741:2741))
        (PORT clk (1385:1385:1385) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1376:1376:1376))
        (PORT d[0] (809:809:809) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2890:2890:2890))
        (PORT d[1] (1743:1743:1743) (2051:2051:2051))
        (PORT d[2] (1325:1325:1325) (1565:1565:1565))
        (PORT d[3] (3241:3241:3241) (3747:3747:3747))
        (PORT d[4] (2836:2836:2836) (3267:3267:3267))
        (PORT d[5] (2220:2220:2220) (2586:2586:2586))
        (PORT d[6] (2906:2906:2906) (3400:3400:3400))
        (PORT d[7] (2233:2233:2233) (2594:2594:2594))
        (PORT d[8] (1918:1918:1918) (2255:2255:2255))
        (PORT d[9] (3063:3063:3063) (3573:3573:3573))
        (PORT d[10] (2480:2480:2480) (2885:2885:2885))
        (PORT d[11] (2022:2022:2022) (2404:2404:2404))
        (PORT d[12] (3824:3824:3824) (4435:4435:4435))
        (PORT clk (1347:1347:1347) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1341:1341:1341))
        (PORT d[0] (1055:1055:1055) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (446:446:446))
        (PORT datab (893:893:893) (1026:1026:1026))
        (PORT datac (1101:1101:1101) (1310:1310:1310))
        (PORT datad (881:881:881) (1059:1059:1059))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1422:1422:1422))
        (PORT datab (1119:1119:1119) (1332:1332:1332))
        (PORT datac (538:538:538) (622:622:622))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (2339:2339:2339))
        (PORT d[1] (2650:2650:2650) (3123:3123:3123))
        (PORT d[2] (2477:2477:2477) (2937:2937:2937))
        (PORT d[3] (2579:2579:2579) (3009:3009:3009))
        (PORT d[4] (3189:3189:3189) (3654:3654:3654))
        (PORT d[5] (2883:2883:2883) (3359:3359:3359))
        (PORT d[6] (2203:2203:2203) (2603:2603:2603))
        (PORT d[7] (2109:2109:2109) (2452:2452:2452))
        (PORT d[8] (1557:1557:1557) (1780:1780:1780))
        (PORT d[9] (1563:1563:1563) (1825:1825:1825))
        (PORT d[10] (3291:3291:3291) (3859:3859:3859))
        (PORT d[11] (2121:2121:2121) (2514:2514:2514))
        (PORT d[12] (2822:2822:2822) (3278:3278:3278))
        (PORT clk (1360:1360:1360) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
        (PORT d[0] (1422:1422:1422) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2849:2849:2849))
        (PORT d[1] (1912:1912:1912) (2247:2247:2247))
        (PORT d[2] (1202:1202:1202) (1431:1431:1431))
        (PORT d[3] (2878:2878:2878) (3334:3334:3334))
        (PORT d[4] (3042:3042:3042) (3493:3493:3493))
        (PORT d[5] (2479:2479:2479) (2883:2883:2883))
        (PORT d[6] (2504:2504:2504) (2929:2929:2929))
        (PORT d[7] (1894:1894:1894) (2215:2215:2215))
        (PORT d[8] (1526:1526:1526) (1799:1799:1799))
        (PORT d[9] (2715:2715:2715) (3179:3179:3179))
        (PORT d[10] (2874:2874:2874) (3338:3338:3338))
        (PORT d[11] (2837:2837:2837) (3368:3368:3368))
        (PORT d[12] (4014:4014:4014) (4636:4636:4636))
        (PORT clk (1315:1315:1315) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1309:1309:1309))
        (PORT d[0] (1078:1078:1078) (1226:1226:1226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (823:823:823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (823:823:823))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (823:823:823))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1466:1466:1466))
        (PORT datab (1221:1221:1221) (1387:1387:1387))
        (PORT datac (1102:1102:1102) (1311:1311:1311))
        (PORT datad (881:881:881) (1059:1059:1059))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2425:2425:2425))
        (PORT d[1] (2021:2021:2021) (2361:2361:2361))
        (PORT d[2] (2073:2073:2073) (2419:2419:2419))
        (PORT d[3] (2991:2991:2991) (3462:3462:3462))
        (PORT d[4] (3818:3818:3818) (4394:4394:4394))
        (PORT d[5] (1991:1991:1991) (2298:2298:2298))
        (PORT d[6] (2383:2383:2383) (2817:2817:2817))
        (PORT d[7] (2393:2393:2393) (2797:2797:2797))
        (PORT d[8] (1756:1756:1756) (2056:2056:2056))
        (PORT d[9] (2640:2640:2640) (3066:3066:3066))
        (PORT d[10] (1626:1626:1626) (1872:1872:1872))
        (PORT d[11] (3351:3351:3351) (3937:3937:3937))
        (PORT d[12] (4000:4000:4000) (4649:4649:4649))
        (PORT clk (1334:1334:1334) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1328:1328:1328))
        (PORT d[0] (1223:1223:1223) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (2121:2121:2121))
        (PORT d[1] (2392:2392:2392) (2780:2780:2780))
        (PORT d[2] (2408:2408:2408) (2792:2792:2792))
        (PORT d[3] (3327:3327:3327) (3835:3835:3835))
        (PORT d[4] (1860:1860:1860) (2128:2128:2128))
        (PORT d[5] (2200:2200:2200) (2547:2547:2547))
        (PORT d[6] (1050:1050:1050) (1216:1216:1216))
        (PORT d[7] (1310:1310:1310) (1547:1547:1547))
        (PORT d[8] (2076:2076:2076) (2413:2413:2413))
        (PORT d[9] (3028:3028:3028) (3509:3509:3509))
        (PORT d[10] (1879:1879:1879) (2169:2169:2169))
        (PORT d[11] (1733:1733:1733) (2062:2062:2062))
        (PORT d[12] (2401:2401:2401) (2770:2770:2770))
        (PORT clk (1366:1366:1366) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1359:1359:1359))
        (PORT d[0] (944:944:944) (1045:1045:1045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (890:890:890) (1010:1010:1010))
        (PORT datac (1101:1101:1101) (1310:1310:1310))
        (PORT datad (636:636:636) (724:724:724))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1272:1272:1272))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1640:1640:1640) (1921:1921:1921))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (1009:1009:1009))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1640:1640:1640) (1920:1920:1920))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (4075:4075:4075))
        (PORT d[1] (1788:1788:1788) (2110:2110:2110))
        (PORT d[2] (2228:2228:2228) (2541:2541:2541))
        (PORT d[3] (2316:2316:2316) (2700:2700:2700))
        (PORT d[4] (2563:2563:2563) (2916:2916:2916))
        (PORT d[5] (2687:2687:2687) (3121:3121:3121))
        (PORT d[6] (1769:1769:1769) (2085:2085:2085))
        (PORT d[7] (2343:2343:2343) (2718:2718:2718))
        (PORT d[8] (2703:2703:2703) (3123:3123:3123))
        (PORT d[9] (1869:1869:1869) (2175:2175:2175))
        (PORT d[10] (2002:2002:2002) (2335:2335:2335))
        (PORT d[11] (1854:1854:1854) (2175:2175:2175))
        (PORT d[12] (2325:2325:2325) (2664:2664:2664))
        (PORT clk (1386:1386:1386) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1378:1378:1378))
        (PORT d[0] (1025:1025:1025) (1109:1109:1109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1660:1660:1660))
        (PORT datab (469:469:469) (540:540:540))
        (PORT datac (651:651:651) (728:728:728))
        (PORT datad (195:195:195) (230:230:230))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1627:1627:1627))
        (PORT d[1] (2723:2723:2723) (3149:3149:3149))
        (PORT d[2] (1748:1748:1748) (2064:2064:2064))
        (PORT d[3] (2099:2099:2099) (2432:2432:2432))
        (PORT d[4] (4140:4140:4140) (4750:4750:4750))
        (PORT d[5] (3257:3257:3257) (3774:3774:3774))
        (PORT d[6] (2803:2803:2803) (3248:3248:3248))
        (PORT d[7] (1376:1376:1376) (1571:1571:1571))
        (PORT d[8] (2912:2912:2912) (3322:3322:3322))
        (PORT d[9] (1376:1376:1376) (1613:1613:1613))
        (PORT d[10] (3947:3947:3947) (4634:4634:4634))
        (PORT d[11] (1845:1845:1845) (2197:2197:2197))
        (PORT d[12] (2619:2619:2619) (3044:3044:3044))
        (PORT clk (1349:1349:1349) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (PORT d[0] (1165:1165:1165) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (2094:2094:2094))
        (PORT d[1] (2383:2383:2383) (2769:2769:2769))
        (PORT d[2] (1810:1810:1810) (2135:2135:2135))
        (PORT d[3] (2282:2282:2282) (2647:2647:2647))
        (PORT d[4] (3962:3962:3962) (4550:4550:4550))
        (PORT d[5] (3083:3083:3083) (3582:3582:3582))
        (PORT d[6] (2635:2635:2635) (3063:3063:3063))
        (PORT d[7] (1554:1554:1554) (1778:1778:1778))
        (PORT d[8] (2734:2734:2734) (3119:3119:3119))
        (PORT d[9] (2253:2253:2253) (2613:2613:2613))
        (PORT d[10] (3741:3741:3741) (4389:4389:4389))
        (PORT d[11] (1829:1829:1829) (2174:2174:2174))
        (PORT d[12] (3498:3498:3498) (4034:4034:4034))
        (PORT clk (1319:1319:1319) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (PORT d[0] (1456:1456:1456) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1849:1849:1849))
        (PORT d[1] (1511:1511:1511) (1737:1737:1737))
        (PORT d[2] (1636:1636:1636) (1911:1911:1911))
        (PORT d[3] (1919:1919:1919) (2211:2211:2211))
        (PORT d[4] (858:858:858) (998:998:998))
        (PORT d[5] (538:538:538) (630:630:630))
        (PORT d[6] (544:544:544) (646:646:646))
        (PORT d[7] (1218:1218:1218) (1404:1404:1404))
        (PORT d[8] (544:544:544) (640:640:640))
        (PORT d[9] (1541:1541:1541) (1772:1772:1772))
        (PORT d[10] (829:829:829) (975:975:975))
        (PORT d[11] (528:528:528) (615:615:615))
        (PORT d[12] (910:910:910) (1070:1070:1070))
        (PORT clk (1391:1391:1391) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1381:1381:1381))
        (PORT d[0] (715:715:715) (789:789:789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1361:1361:1361))
        (PORT datab (975:975:975) (1169:1169:1169))
        (PORT datac (1002:1002:1002) (1210:1210:1210))
        (PORT datad (302:302:302) (347:347:347))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1638:1638:1638))
        (PORT d[1] (1355:1355:1355) (1564:1564:1564))
        (PORT d[2] (1634:1634:1634) (1914:1914:1914))
        (PORT d[3] (1584:1584:1584) (1831:1831:1831))
        (PORT d[4] (866:866:866) (1004:1004:1004))
        (PORT d[5] (1018:1018:1018) (1186:1186:1186))
        (PORT d[6] (520:520:520) (615:615:615))
        (PORT d[7] (1404:1404:1404) (1615:1615:1615))
        (PORT d[8] (553:553:553) (655:655:655))
        (PORT d[9] (1377:1377:1377) (1602:1602:1602))
        (PORT d[10] (852:852:852) (1000:1000:1000))
        (PORT d[11] (379:379:379) (449:449:449))
        (PORT d[12] (372:372:372) (443:443:443))
        (PORT clk (1392:1392:1392) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1383:1383:1383))
        (PORT d[0] (439:439:439) (476:476:476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1170:1170:1170))
        (PORT datab (971:971:971) (1164:1164:1164))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (362:362:362) (416:416:416))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (3088:3088:3088))
        (PORT d[1] (1933:1933:1933) (2270:2270:2270))
        (PORT d[2] (1606:1606:1606) (1898:1898:1898))
        (PORT d[3] (2183:2183:2183) (2542:2542:2542))
        (PORT d[4] (3022:3022:3022) (3477:3477:3477))
        (PORT d[5] (2873:2873:2873) (3343:3343:3343))
        (PORT d[6] (2582:2582:2582) (3006:3006:3006))
        (PORT d[7] (1558:1558:1558) (1834:1834:1834))
        (PORT d[8] (2104:2104:2104) (2465:2465:2465))
        (PORT d[9] (2733:2733:2733) (3191:3191:3191))
        (PORT d[10] (2717:2717:2717) (3174:3174:3174))
        (PORT d[11] (2211:2211:2211) (2616:2616:2616))
        (PORT d[12] (2972:2972:2972) (3439:3439:3439))
        (PORT clk (1366:1366:1366) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1358:1358:1358))
        (PORT d[0] (2031:2031:2031) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2712:2712:2712))
        (PORT d[1] (1375:1375:1375) (1585:1585:1585))
        (PORT d[2] (2873:2873:2873) (3395:3395:3395))
        (PORT d[3] (2918:2918:2918) (3388:3388:3388))
        (PORT d[4] (3624:3624:3624) (4175:4175:4175))
        (PORT d[5] (3228:3228:3228) (3749:3749:3749))
        (PORT d[6] (2561:2561:2561) (3015:3015:3015))
        (PORT d[7] (2631:2631:2631) (3026:3026:3026))
        (PORT d[8] (1204:1204:1204) (1390:1390:1390))
        (PORT d[9] (1566:1566:1566) (1840:1840:1840))
        (PORT d[10] (3677:3677:3677) (4298:4298:4298))
        (PORT d[11] (2464:2464:2464) (2899:2899:2899))
        (PORT d[12] (1221:1221:1221) (1411:1411:1411))
        (PORT clk (1324:1324:1324) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1318:1318:1318))
        (PORT d[0] (678:678:678) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (831:831:831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (832:832:832))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (832:832:832))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1950:1950:1950))
        (PORT d[1] (2408:2408:2408) (2809:2809:2809))
        (PORT d[2] (2257:2257:2257) (2630:2630:2630))
        (PORT d[3] (3159:3159:3159) (3640:3640:3640))
        (PORT d[4] (1690:1690:1690) (1934:1934:1934))
        (PORT d[5] (2020:2020:2020) (2340:2340:2340))
        (PORT d[6] (2552:2552:2552) (3003:3003:3003))
        (PORT d[7] (1288:1288:1288) (1534:1534:1534))
        (PORT d[8] (1906:1906:1906) (2218:2218:2218))
        (PORT d[9] (2812:2812:2812) (3258:3258:3258))
        (PORT d[10] (1699:1699:1699) (1964:1964:1964))
        (PORT d[11] (1984:1984:1984) (2347:2347:2347))
        (PORT d[12] (2371:2371:2371) (2734:2734:2734))
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (PORT d[0] (1515:1515:1515) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (953:953:953))
        (PORT datab (914:914:914) (1044:1044:1044))
        (PORT datac (1003:1003:1003) (1212:1212:1212))
        (PORT datad (961:961:961) (1146:1146:1146))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1184:1184:1184))
        (PORT d[1] (993:993:993) (1144:1144:1144))
        (PORT d[2] (3047:3047:3047) (3598:3598:3598))
        (PORT d[3] (1880:1880:1880) (2171:2171:2171))
        (PORT d[4] (3807:3807:3807) (4389:4389:4389))
        (PORT d[5] (3428:3428:3428) (3972:3972:3972))
        (PORT d[6] (2907:2907:2907) (3402:3402:3402))
        (PORT d[7] (851:851:851) (984:984:984))
        (PORT d[8] (1233:1233:1233) (1425:1425:1425))
        (PORT d[9] (1194:1194:1194) (1374:1374:1374))
        (PORT d[10] (998:998:998) (1163:1163:1163))
        (PORT d[11] (1941:1941:1941) (2317:2317:2317))
        (PORT d[12] (861:861:861) (998:998:998))
        (PORT clk (1368:1368:1368) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1359:1359:1359))
        (PORT d[0] (1251:1251:1251) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1577:1577:1577))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (617:617:617) (695:695:695))
        (PORT datad (961:961:961) (1145:1145:1145))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (724:724:724) (859:859:859))
        (PORT datac (2029:2029:2029) (2356:2356:2356))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1945:1945:1945))
        (PORT datab (682:682:682) (799:799:799))
        (PORT datac (852:852:852) (986:986:986))
        (PORT datad (675:675:675) (774:774:774))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (817:817:817) (955:955:955))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (3185:3185:3185))
        (PORT d[1] (2575:2575:2575) (3020:3020:3020))
        (PORT d[2] (2591:2591:2591) (3051:3051:3051))
        (PORT d[3] (2964:2964:2964) (3463:3463:3463))
        (PORT d[4] (2952:2952:2952) (3375:3375:3375))
        (PORT d[5] (3239:3239:3239) (3756:3756:3756))
        (PORT d[6] (2637:2637:2637) (3077:3077:3077))
        (PORT d[7] (2303:2303:2303) (2674:2674:2674))
        (PORT d[8] (2033:2033:2033) (2385:2385:2385))
        (PORT d[9] (2588:2588:2588) (2986:2986:2986))
        (PORT d[10] (3198:3198:3198) (3742:3742:3742))
        (PORT d[11] (1881:1881:1881) (2222:2222:2222))
        (PORT d[12] (2970:2970:2970) (3433:3433:3433))
        (PORT clk (1339:1339:1339) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1331:1331:1331))
        (PORT d[0] (1998:1998:1998) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (3475:3475:3475))
        (PORT d[1] (1404:1404:1404) (1664:1664:1664))
        (PORT d[2] (2137:2137:2137) (2498:2498:2498))
        (PORT d[3] (1971:1971:1971) (2300:2300:2300))
        (PORT d[4] (2234:2234:2234) (2534:2534:2534))
        (PORT d[5] (2528:2528:2528) (2944:2944:2944))
        (PORT d[6] (2975:2975:2975) (3449:3449:3449))
        (PORT d[7] (2564:2564:2564) (2969:2969:2969))
        (PORT d[8] (2163:2163:2163) (2512:2512:2512))
        (PORT d[9] (1361:1361:1361) (1591:1591:1591))
        (PORT d[10] (2613:2613:2613) (3034:3034:3034))
        (PORT d[11] (1346:1346:1346) (1600:1600:1600))
        (PORT d[12] (2811:2811:2811) (3259:3259:3259))
        (PORT clk (1343:1343:1343) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
        (PORT d[0] (1307:1307:1307) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (1016:1016:1016))
        (PORT datab (1249:1249:1249) (1441:1441:1441))
        (PORT datac (886:886:886) (1024:1024:1024))
        (PORT datad (1395:1395:1395) (1660:1660:1660))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (3185:3185:3185))
        (PORT d[1] (2566:2566:2566) (3007:3007:3007))
        (PORT d[2] (2603:2603:2603) (3068:3068:3068))
        (PORT d[3] (2959:2959:2959) (3466:3466:3466))
        (PORT d[4] (3329:3329:3329) (3803:3803:3803))
        (PORT d[5] (3250:3250:3250) (3770:3770:3770))
        (PORT d[6] (2650:2650:2650) (3091:3091:3091))
        (PORT d[7] (2316:2316:2316) (2690:2690:2690))
        (PORT d[8] (2040:2040:2040) (2391:2391:2391))
        (PORT d[9] (2577:2577:2577) (2968:2968:2968))
        (PORT d[10] (3241:3241:3241) (3796:3796:3796))
        (PORT d[11] (1912:1912:1912) (2264:2264:2264))
        (PORT d[12] (2977:2977:2977) (3442:3442:3442))
        (PORT clk (1337:1337:1337) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1331:1331:1331))
        (PORT d[0] (1383:1383:1383) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3952:3952:3952))
        (PORT d[1] (1812:1812:1812) (2135:2135:2135))
        (PORT d[2] (1740:1740:1740) (2039:2039:2039))
        (PORT d[3] (2539:2539:2539) (2954:2954:2954))
        (PORT d[4] (3752:3752:3752) (4274:4274:4274))
        (PORT d[5] (2720:2720:2720) (3170:3170:3170))
        (PORT d[6] (2896:2896:2896) (3364:3364:3364))
        (PORT d[7] (2301:2301:2301) (2690:2690:2690))
        (PORT d[8] (1716:1716:1716) (2015:2015:2015))
        (PORT d[9] (2079:2079:2079) (2406:2406:2406))
        (PORT d[10] (2070:2070:2070) (2419:2419:2419))
        (PORT d[11] (2400:2400:2400) (2786:2786:2786))
        (PORT d[12] (3693:3693:3693) (4231:4231:4231))
        (PORT clk (1395:1395:1395) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1387:1387:1387))
        (PORT d[0] (1478:1478:1478) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (1016:1016:1016))
        (PORT datab (1051:1051:1051) (1227:1227:1227))
        (PORT datac (966:966:966) (1127:1127:1127))
        (PORT datad (1395:1395:1395) (1661:1661:1661))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3708:3708:3708))
        (PORT d[1] (1733:1733:1733) (2028:2028:2028))
        (PORT d[2] (1861:1861:1861) (2115:2115:2115))
        (PORT d[3] (2106:2106:2106) (2445:2445:2445))
        (PORT d[4] (2586:2586:2586) (2938:2938:2938))
        (PORT d[5] (2315:2315:2315) (2695:2695:2695))
        (PORT d[6] (1957:1957:1957) (2294:2294:2294))
        (PORT d[7] (2767:2767:2767) (3203:3203:3203))
        (PORT d[8] (1265:1265:1265) (1483:1483:1483))
        (PORT d[9] (1486:1486:1486) (1734:1734:1734))
        (PORT d[10] (2974:2974:2974) (3444:3444:3444))
        (PORT d[11] (1329:1329:1329) (1574:1574:1574))
        (PORT d[12] (3180:3180:3180) (3687:3687:3687))
        (PORT clk (1373:1373:1373) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1364:1364:1364))
        (PORT d[0] (2214:2214:2214) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2988:2988:2988))
        (PORT d[1] (1577:1577:1577) (1854:1854:1854))
        (PORT d[2] (1280:1280:1280) (1524:1524:1524))
        (PORT d[3] (2174:2174:2174) (2536:2536:2536))
        (PORT d[4] (3196:3196:3196) (3662:3662:3662))
        (PORT d[5] (2688:2688:2688) (3133:3133:3133))
        (PORT d[6] (2094:2094:2094) (2454:2454:2454))
        (PORT d[7] (1672:1672:1672) (1960:1960:1960))
        (PORT d[8] (1625:1625:1625) (1903:1903:1903))
        (PORT d[9] (1724:1724:1724) (2012:2012:2012))
        (PORT d[10] (1930:1930:1930) (2240:2240:2240))
        (PORT d[11] (1548:1548:1548) (1829:1829:1829))
        (PORT d[12] (2942:2942:2942) (3417:3417:3417))
        (PORT clk (1374:1374:1374) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1368:1368:1368))
        (PORT d[0] (1848:1848:1848) (2048:2048:2048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1688:1688:1688))
        (PORT datab (1030:1030:1030) (1202:1202:1202))
        (PORT datac (1365:1365:1365) (1572:1572:1572))
        (PORT datad (854:854:854) (990:990:990))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (684:684:684) (807:807:807))
        (PORT datac (1184:1184:1184) (1378:1378:1378))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2533:2533:2533))
        (PORT d[1] (2639:2639:2639) (3099:3099:3099))
        (PORT d[2] (2486:2486:2486) (2944:2944:2944))
        (PORT d[3] (2087:2087:2087) (2430:2430:2430))
        (PORT d[4] (3243:3243:3243) (3725:3725:3725))
        (PORT d[5] (3101:3101:3101) (3571:3571:3571))
        (PORT d[6] (2374:2374:2374) (2801:2801:2801))
        (PORT d[7] (2336:2336:2336) (2707:2707:2707))
        (PORT d[8] (2375:2375:2375) (2702:2702:2702))
        (PORT d[9] (2043:2043:2043) (2386:2386:2386))
        (PORT d[10] (3408:3408:3408) (3986:3986:3986))
        (PORT d[11] (1987:1987:1987) (2354:2354:2354))
        (PORT d[12] (2783:2783:2783) (3228:3228:3228))
        (PORT clk (1344:1344:1344) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (PORT d[0] (1455:1455:1455) (1623:1623:1623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3510:3510:3510))
        (PORT d[1] (1557:1557:1557) (1836:1836:1836))
        (PORT d[2] (1049:1049:1049) (1253:1253:1253))
        (PORT d[3] (1962:1962:1962) (2292:2292:2292))
        (PORT d[4] (2414:2414:2414) (2741:2741:2741))
        (PORT d[5] (2303:2303:2303) (2684:2684:2684))
        (PORT d[6] (1757:1757:1757) (2063:2063:2063))
        (PORT d[7] (1796:1796:1796) (2095:2095:2095))
        (PORT d[8] (2351:2351:2351) (2731:2731:2731))
        (PORT d[9] (1512:1512:1512) (1760:1760:1760))
        (PORT d[10] (2792:2792:2792) (3234:3234:3234))
        (PORT d[11] (1486:1486:1486) (1758:1758:1758))
        (PORT d[12] (3000:3000:3000) (3480:3480:3480))
        (PORT clk (1359:1359:1359) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1351:1351:1351))
        (PORT d[0] (1716:1716:1716) (1953:1953:1953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (1015:1015:1015))
        (PORT datab (1113:1113:1113) (1288:1288:1288))
        (PORT datac (1047:1047:1047) (1220:1220:1220))
        (PORT datad (1394:1394:1394) (1660:1660:1660))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1185:1185:1185) (1379:1379:1379))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (4110:4110:4110))
        (PORT d[1] (1601:1601:1601) (1897:1897:1897))
        (PORT d[2] (2216:2216:2216) (2525:2525:2525))
        (PORT d[3] (2319:2319:2319) (2707:2707:2707))
        (PORT d[4] (2574:2574:2574) (2930:2930:2930))
        (PORT d[5] (2694:2694:2694) (3129:3129:3129))
        (PORT d[6] (1777:1777:1777) (2094:2094:2094))
        (PORT d[7] (2329:2329:2329) (2695:2695:2695))
        (PORT d[8] (1869:1869:1869) (2191:2191:2191))
        (PORT d[9] (1461:1461:1461) (1685:1685:1685))
        (PORT d[10] (2015:2015:2015) (2356:2356:2356))
        (PORT d[11] (1114:1114:1114) (1337:1337:1337))
        (PORT d[12] (2314:2314:2314) (2651:2651:2651))
        (PORT clk (1387:1387:1387) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1378:1378:1378))
        (PORT d[0] (2426:2426:2426) (2760:2760:2760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3666:3666:3666))
        (PORT d[1] (2452:2452:2452) (2854:2854:2854))
        (PORT d[2] (2286:2286:2286) (2670:2670:2670))
        (PORT d[3] (2538:2538:2538) (2946:2946:2946))
        (PORT d[4] (3398:3398:3398) (3906:3906:3906))
        (PORT d[5] (3123:3123:3123) (3629:3629:3629))
        (PORT d[6] (2143:2143:2143) (2512:2512:2512))
        (PORT d[7] (2101:2101:2101) (2450:2450:2450))
        (PORT d[8] (2174:2174:2174) (2565:2565:2565))
        (PORT d[9] (2204:2204:2204) (2558:2558:2558))
        (PORT d[10] (3396:3396:3396) (3942:3942:3942))
        (PORT d[11] (2727:2727:2727) (3203:3203:3203))
        (PORT d[12] (3345:3345:3345) (3869:3869:3869))
        (PORT clk (1399:1399:1399) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1390:1390:1390))
        (PORT d[0] (1230:1230:1230) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1484:1484:1484))
        (PORT d[1] (3182:3182:3182) (3719:3719:3719))
        (PORT d[2] (1357:1357:1357) (1567:1567:1567))
        (PORT d[3] (1697:1697:1697) (1969:1969:1969))
        (PORT d[4] (3811:3811:3811) (4374:4374:4374))
        (PORT d[5] (1186:1186:1186) (1356:1356:1356))
        (PORT d[6] (3072:3072:3072) (3597:3597:3597))
        (PORT d[7] (2883:2883:2883) (3333:3333:3333))
        (PORT d[8] (1297:1297:1297) (1481:1481:1481))
        (PORT d[9] (2764:2764:2764) (3216:3216:3216))
        (PORT d[10] (3950:3950:3950) (4600:4600:4600))
        (PORT d[11] (1604:1604:1604) (1905:1905:1905))
        (PORT d[12] (1691:1691:1691) (1935:1935:1935))
        (PORT clk (1382:1382:1382) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1374:1374:1374))
        (PORT d[0] (876:876:876) (961:961:961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3727:3727:3727))
        (PORT d[1] (1773:1773:1773) (2091:2091:2091))
        (PORT d[2] (3350:3350:3350) (3757:3757:3757))
        (PORT d[3] (2172:2172:2172) (2536:2536:2536))
        (PORT d[4] (3205:3205:3205) (3652:3652:3652))
        (PORT d[5] (2521:2521:2521) (2934:2934:2934))
        (PORT d[6] (2334:2334:2334) (2733:2733:2733))
        (PORT d[7] (1723:1723:1723) (2027:2027:2027))
        (PORT d[8] (1509:1509:1509) (1774:1774:1774))
        (PORT d[9] (1533:1533:1533) (1778:1778:1778))
        (PORT d[10] (2069:2069:2069) (2420:2420:2420))
        (PORT d[11] (2006:2006:2006) (2339:2339:2339))
        (PORT d[12] (3041:3041:3041) (3504:3504:3504))
        (PORT clk (1368:1368:1368) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1360:1360:1360))
        (PORT d[0] (1456:1456:1456) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1689:1689:1689))
        (PORT datab (736:736:736) (856:856:856))
        (PORT datac (1277:1277:1277) (1476:1476:1476))
        (PORT datad (854:854:854) (990:990:990))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1688:1688:1688))
        (PORT datab (720:720:720) (821:821:821))
        (PORT datac (938:938:938) (1086:1086:1086))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (992:992:992))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (859:859:859) (970:970:970))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2606:2606:2606))
        (PORT d[1] (2603:2603:2603) (3032:3032:3032))
        (PORT d[2] (2446:2446:2446) (2840:2840:2840))
        (PORT d[3] (3338:3338:3338) (3840:3840:3840))
        (PORT d[4] (1877:1877:1877) (2149:2149:2149))
        (PORT d[5] (2178:2178:2178) (2515:2515:2515))
        (PORT d[6] (1071:1071:1071) (1243:1243:1243))
        (PORT d[7] (1476:1476:1476) (1738:1738:1738))
        (PORT d[8] (2097:2097:2097) (2436:2436:2436))
        (PORT d[9] (3047:3047:3047) (3532:3532:3532))
        (PORT d[10] (2023:2023:2023) (2316:2316:2316))
        (PORT d[11] (1741:1741:1741) (2071:2071:2071))
        (PORT d[12] (2410:2410:2410) (2783:2783:2783))
        (PORT clk (1377:1377:1377) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1369:1369:1369))
        (PORT d[0] (742:742:742) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2621:2621:2621))
        (PORT d[1] (1842:1842:1842) (2156:2156:2156))
        (PORT d[2] (1738:1738:1738) (2044:2044:2044))
        (PORT d[3] (2636:2636:2636) (3051:3051:3051))
        (PORT d[4] (3636:3636:3636) (4190:4190:4190))
        (PORT d[5] (3356:3356:3356) (3909:3909:3909))
        (PORT d[6] (2136:2136:2136) (2530:2530:2530))
        (PORT d[7] (2059:2059:2059) (2421:2421:2421))
        (PORT d[8] (1393:1393:1393) (1635:1635:1635))
        (PORT d[9] (2317:2317:2317) (2706:2706:2706))
        (PORT d[10] (2735:2735:2735) (3192:3192:3192))
        (PORT d[11] (3180:3180:3180) (3746:3746:3746))
        (PORT d[12] (3809:3809:3809) (4432:4432:4432))
        (PORT clk (1363:1363:1363) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1357:1357:1357))
        (PORT d[0] (1316:1316:1316) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2839:2839:2839))
        (PORT d[1] (2370:2370:2370) (2784:2784:2784))
        (PORT d[2] (2393:2393:2393) (2825:2825:2825))
        (PORT d[3] (2998:2998:2998) (3508:3508:3508))
        (PORT d[4] (3276:3276:3276) (3736:3736:3736))
        (PORT d[5] (3030:3030:3030) (3517:3517:3517))
        (PORT d[6] (2308:2308:2308) (2706:2706:2706))
        (PORT d[7] (1959:1959:1959) (2282:2282:2282))
        (PORT d[8] (1835:1835:1835) (2150:2150:2150))
        (PORT d[9] (2216:2216:2216) (2555:2555:2555))
        (PORT d[10] (2880:2880:2880) (3382:3382:3382))
        (PORT d[11] (1702:1702:1702) (2018:2018:2018))
        (PORT d[12] (2783:2783:2783) (3225:3225:3225))
        (PORT clk (1311:1311:1311) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1305:1305:1305))
        (PORT d[0] (1967:1967:1967) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (818:818:818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (819:819:819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (819:819:819))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (819:819:819))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (724:724:724))
        (PORT datab (427:427:427) (525:525:525))
        (PORT datac (1213:1213:1213) (1394:1394:1394))
        (PORT datad (1232:1232:1232) (1417:1417:1417))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2580:2580:2580))
        (PORT d[1] (2992:2992:2992) (3504:3504:3504))
        (PORT d[2] (2699:2699:2699) (3190:3190:3190))
        (PORT d[3] (2433:2433:2433) (2817:2817:2817))
        (PORT d[4] (3449:3449:3449) (3961:3961:3961))
        (PORT d[5] (3588:3588:3588) (4122:4122:4122))
        (PORT d[6] (2745:2745:2745) (3235:3235:3235))
        (PORT d[7] (2506:2506:2506) (2897:2897:2897))
        (PORT d[8] (2547:2547:2547) (2889:2889:2889))
        (PORT d[9] (2239:2239:2239) (2618:2618:2618))
        (PORT d[10] (3597:3597:3597) (4204:4204:4204))
        (PORT d[11] (1606:1606:1606) (1909:1909:1909))
        (PORT d[12] (1318:1318:1318) (1506:1506:1506))
        (PORT clk (1345:1345:1345) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1338:1338:1338))
        (PORT d[0] (1320:1320:1320) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (947:947:947))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (573:573:573) (692:692:692))
        (PORT datad (1356:1356:1356) (1572:1572:1572))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1407:1407:1407))
        (PORT d[1] (1011:1011:1011) (1169:1169:1169))
        (PORT d[2] (1445:1445:1445) (1699:1699:1699))
        (PORT d[3] (1538:1538:1538) (1793:1793:1793))
        (PORT d[4] (2227:2227:2227) (2541:2541:2541))
        (PORT d[5] (830:830:830) (969:969:969))
        (PORT d[6] (1240:1240:1240) (1436:1436:1436))
        (PORT d[7] (1827:1827:1827) (2134:2134:2134))
        (PORT d[8] (649:649:649) (757:757:757))
        (PORT d[9] (1175:1175:1175) (1369:1369:1369))
        (PORT d[10] (2434:2434:2434) (2813:2813:2813))
        (PORT d[11] (2264:2264:2264) (2664:2664:2664))
        (PORT d[12] (1276:1276:1276) (1488:1488:1488))
        (PORT clk (1398:1398:1398) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1390:1390:1390))
        (PORT d[0] (445:445:445) (480:480:480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (2050:2050:2050))
        (PORT d[1] (2562:2562:2562) (2973:2973:2973))
        (PORT d[2] (1809:1809:1809) (2134:2134:2134))
        (PORT d[3] (2293:2293:2293) (2662:2662:2662))
        (PORT d[4] (3791:3791:3791) (4350:4350:4350))
        (PORT d[5] (3090:3090:3090) (3585:3585:3585))
        (PORT d[6] (2610:2610:2610) (3032:3032:3032))
        (PORT d[7] (1710:1710:1710) (1952:1952:1952))
        (PORT d[8] (2560:2560:2560) (2917:2917:2917))
        (PORT d[9] (2259:2259:2259) (2625:2625:2625))
        (PORT d[10] (3582:3582:3582) (4208:4208:4208))
        (PORT d[11] (2036:2036:2036) (2412:2412:2412))
        (PORT d[12] (3479:3479:3479) (4009:4009:4009))
        (PORT clk (1312:1312:1312) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1306:1306:1306))
        (PORT d[0] (1966:1966:1966) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (819:819:819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (820:820:820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (820:820:820))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (820:820:820))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2655:2655:2655))
        (PORT d[1] (2037:2037:2037) (2383:2383:2383))
        (PORT d[2] (1916:1916:1916) (2247:2247:2247))
        (PORT d[3] (2804:2804:2804) (3239:3239:3239))
        (PORT d[4] (3811:3811:3811) (4386:4386:4386))
        (PORT d[5] (3526:3526:3526) (4099:4099:4099))
        (PORT d[6] (2204:2204:2204) (2612:2612:2612))
        (PORT d[7] (2244:2244:2244) (2631:2631:2631))
        (PORT d[8] (1560:1560:1560) (1827:1827:1827))
        (PORT d[9] (2002:2002:2002) (2349:2349:2349))
        (PORT d[10] (1652:1652:1652) (1903:1903:1903))
        (PORT d[11] (3348:3348:3348) (3939:3939:3939))
        (PORT d[12] (4004:4004:4004) (4659:4659:4659))
        (PORT clk (1355:1355:1355) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1348:1348:1348))
        (PORT d[0] (970:970:970) (1089:1089:1089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1296:1296:1296))
        (PORT datab (1307:1307:1307) (1509:1509:1509))
        (PORT datac (576:576:576) (695:695:695))
        (PORT datad (411:411:411) (500:500:500))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (2153:2153:2153))
        (PORT d[1] (2291:2291:2291) (2708:2708:2708))
        (PORT d[2] (2265:2265:2265) (2684:2684:2684))
        (PORT d[3] (1916:1916:1916) (2231:2231:2231))
        (PORT d[4] (3146:3146:3146) (3596:3596:3596))
        (PORT d[5] (2644:2644:2644) (3057:3057:3057))
        (PORT d[6] (2237:2237:2237) (2635:2635:2635))
        (PORT d[7] (1954:1954:1954) (2263:2263:2263))
        (PORT d[8] (1839:1839:1839) (2088:2088:2088))
        (PORT d[9] (1820:1820:1820) (2126:2126:2126))
        (PORT d[10] (3066:3066:3066) (3591:3591:3591))
        (PORT d[11] (1778:1778:1778) (2115:2115:2115))
        (PORT d[12] (2810:2810:2810) (3262:3262:3262))
        (PORT clk (1378:1378:1378) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1370:1370:1370))
        (PORT d[0] (1805:1805:1805) (1993:1993:1993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (560:560:560))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (582:582:582) (701:701:701))
        (PORT datad (1739:1739:1739) (1956:1956:1956))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (220:220:220) (287:287:287))
        (PORT datac (475:475:475) (571:571:571))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (3462:3462:3462))
        (PORT d[1] (2286:2286:2286) (2671:2671:2671))
        (PORT d[2] (1339:1339:1339) (1582:1582:1582))
        (PORT d[3] (1739:1739:1739) (2031:2031:2031))
        (PORT d[4] (3378:3378:3378) (3885:3885:3885))
        (PORT d[5] (2636:2636:2636) (3053:3053:3053))
        (PORT d[6] (1700:1700:1700) (2006:2006:2006))
        (PORT d[7] (2600:2600:2600) (3008:3008:3008))
        (PORT d[8] (2458:2458:2458) (2876:2876:2876))
        (PORT d[9] (2003:2003:2003) (2333:2333:2333))
        (PORT d[10] (2848:2848:2848) (3296:3296:3296))
        (PORT d[11] (2420:2420:2420) (2863:2863:2863))
        (PORT d[12] (4215:4215:4215) (4880:4880:4880))
        (PORT clk (1379:1379:1379) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1371:1371:1371))
        (PORT d[0] (940:940:940) (1060:1060:1060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (3280:3280:3280))
        (PORT d[1] (2304:2304:2304) (2690:2690:2690))
        (PORT d[2] (1923:1923:1923) (2258:2258:2258))
        (PORT d[3] (2185:2185:2185) (2548:2548:2548))
        (PORT d[4] (3376:3376:3376) (3869:3869:3869))
        (PORT d[5] (3213:3213:3213) (3719:3719:3719))
        (PORT d[6] (2786:2786:2786) (3238:3238:3238))
        (PORT d[7] (1909:1909:1909) (2235:2235:2235))
        (PORT d[8] (2466:2466:2466) (2876:2876:2876))
        (PORT d[9] (2394:2394:2394) (2773:2773:2773))
        (PORT d[10] (3053:3053:3053) (3557:3557:3557))
        (PORT d[11] (2532:2532:2532) (2981:2981:2981))
        (PORT d[12] (2785:2785:2785) (3224:3224:3224))
        (PORT clk (1391:1391:1391) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1382:1382:1382))
        (PORT d[0] (2733:2733:2733) (3126:3126:3126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (921:921:921))
        (PORT datab (423:423:423) (520:520:520))
        (PORT datac (571:571:571) (689:689:689))
        (PORT datad (1051:1051:1051) (1225:1225:1225))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (2255:2255:2255))
        (PORT d[1] (2716:2716:2716) (3142:3142:3142))
        (PORT d[2] (1598:1598:1598) (1902:1902:1902))
        (PORT d[3] (2429:2429:2429) (2814:2814:2814))
        (PORT d[4] (3964:3964:3964) (4543:4543:4543))
        (PORT d[5] (3256:3256:3256) (3773:3773:3773))
        (PORT d[6] (2802:2802:2802) (3247:3247:3247))
        (PORT d[7] (1520:1520:1520) (1736:1736:1736))
        (PORT d[8] (2900:2900:2900) (3306:3306:3306))
        (PORT d[9] (1404:1404:1404) (1637:1637:1637))
        (PORT d[10] (3748:3748:3748) (4394:4394:4394))
        (PORT d[11] (1823:1823:1823) (2180:2180:2180))
        (PORT d[12] (3515:3515:3515) (4058:4058:4058))
        (PORT clk (1336:1336:1336) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1330:1330:1330))
        (PORT d[0] (1863:1863:1863) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (844:844:844))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (844:844:844))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (3409:3409:3409))
        (PORT d[1] (1429:1429:1429) (1688:1688:1688))
        (PORT d[2] (1446:1446:1446) (1714:1714:1714))
        (PORT d[3] (2476:2476:2476) (2879:2879:2879))
        (PORT d[4] (3013:3013:3013) (3452:3452:3452))
        (PORT d[5] (2509:2509:2509) (2920:2920:2920))
        (PORT d[6] (2438:2438:2438) (2839:2839:2839))
        (PORT d[7] (2030:2030:2030) (2364:2364:2364))
        (PORT d[8] (1798:1798:1798) (2093:2093:2093))
        (PORT d[9] (1562:1562:1562) (1827:1827:1827))
        (PORT d[10] (2183:2183:2183) (2532:2532:2532))
        (PORT d[11] (1662:1662:1662) (1951:1951:1951))
        (PORT d[12] (3308:3308:3308) (3834:3834:3834))
        (PORT clk (1351:1351:1351) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1344:1344:1344))
        (PORT d[0] (1414:1414:1414) (1608:1608:1608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1215:1215:1215))
        (PORT datab (432:432:432) (530:530:530))
        (PORT datac (584:584:584) (704:704:704))
        (PORT datad (1237:1237:1237) (1422:1422:1422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (219:219:219) (285:285:285))
        (PORT datac (90:90:90) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1338:1338:1338) (1529:1529:1529))
        (PORT d[1] (988:988:988) (1139:1139:1139))
        (PORT d[2] (1005:1005:1005) (1154:1154:1154))
        (PORT d[3] (2057:2057:2057) (2387:2387:2387))
        (PORT d[4] (1504:1504:1504) (1742:1742:1742))
        (PORT d[5] (796:796:796) (907:907:907))
        (PORT d[6] (1561:1561:1561) (1832:1832:1832))
        (PORT d[7] (1777:1777:1777) (2062:2062:2062))
        (PORT d[8] (1505:1505:1505) (1727:1727:1727))
        (PORT d[9] (834:834:834) (966:966:966))
        (PORT d[10] (990:990:990) (1140:1140:1140))
        (PORT d[11] (1981:1981:1981) (2339:2339:2339))
        (PORT d[12] (2026:2026:2026) (2312:2312:2312))
        (PORT clk (1388:1388:1388) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1382:1382:1382))
        (PORT d[0] (519:519:519) (576:576:576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (3198:3198:3198))
        (PORT d[1] (1604:1604:1604) (1885:1885:1885))
        (PORT d[2] (1416:1416:1416) (1678:1678:1678))
        (PORT d[3] (2329:2329:2329) (2701:2701:2701))
        (PORT d[4] (3339:3339:3339) (3819:3819:3819))
        (PORT d[5] (2665:2665:2665) (3095:3095:3095))
        (PORT d[6] (2254:2254:2254) (2632:2632:2632))
        (PORT d[7] (1857:1857:1857) (2174:2174:2174))
        (PORT d[8] (1490:1490:1490) (1745:1745:1745))
        (PORT d[9] (1723:1723:1723) (2010:2010:2010))
        (PORT d[10] (1998:1998:1998) (2324:2324:2324))
        (PORT d[11] (1697:1697:1697) (1990:1990:1990))
        (PORT d[12] (3130:3130:3130) (3636:3636:3636))
        (PORT clk (1364:1364:1364) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1357:1357:1357))
        (PORT d[0] (2471:2471:2471) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1688:1688:1688))
        (PORT datab (514:514:514) (591:591:591))
        (PORT datac (1484:1484:1484) (1727:1727:1727))
        (PORT datad (854:854:854) (990:990:990))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (3263:3263:3263))
        (PORT d[1] (1756:1756:1756) (2062:2062:2062))
        (PORT d[2] (1416:1416:1416) (1689:1689:1689))
        (PORT d[3] (2228:2228:2228) (2569:2569:2569))
        (PORT d[4] (3414:3414:3414) (3939:3939:3939))
        (PORT d[5] (3060:3060:3060) (3588:3588:3588))
        (PORT d[6] (2182:2182:2182) (2572:2572:2572))
        (PORT d[7] (1728:1728:1728) (2035:2035:2035))
        (PORT d[8] (1770:1770:1770) (2050:2050:2050))
        (PORT d[9] (1934:1934:1934) (2240:2240:2240))
        (PORT d[10] (2582:2582:2582) (3009:3009:3009))
        (PORT d[11] (1803:1803:1803) (2140:2140:2140))
        (PORT d[12] (3374:3374:3374) (3916:3916:3916))
        (PORT clk (1389:1389:1389) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1382:1382:1382))
        (PORT d[0] (1701:1701:1701) (1913:1913:1913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (3056:3056:3056))
        (PORT d[1] (2565:2565:2565) (3011:3011:3011))
        (PORT d[2] (2569:2569:2569) (3026:3026:3026))
        (PORT d[3] (2958:2958:2958) (3461:3461:3461))
        (PORT d[4] (3151:3151:3151) (3601:3601:3601))
        (PORT d[5] (3062:3062:3062) (3555:3555:3555))
        (PORT d[6] (2487:2487:2487) (2906:2906:2906))
        (PORT d[7] (2137:2137:2137) (2485:2485:2485))
        (PORT d[8] (1857:1857:1857) (2182:2182:2182))
        (PORT d[9] (2400:2400:2400) (2765:2765:2765))
        (PORT d[10] (3050:3050:3050) (3575:3575:3575))
        (PORT d[11] (1729:1729:1729) (2052:2052:2052))
        (PORT d[12] (2792:2792:2792) (3230:3230:3230))
        (PORT clk (1326:1326:1326) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
        (PORT d[0] (2374:2374:2374) (2672:2672:2672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1687:1687:1687))
        (PORT datab (1007:1007:1007) (1172:1172:1172))
        (PORT datac (1191:1191:1191) (1367:1367:1367))
        (PORT datad (853:853:853) (989:989:989))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (536:536:536))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1185:1185:1185) (1379:1379:1379))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (994:994:994))
        (PORT datab (688:688:688) (811:811:811))
        (PORT datac (605:605:605) (689:689:689))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3674:3674:3674))
        (PORT d[1] (2438:2438:2438) (2837:2837:2837))
        (PORT d[2] (2291:2291:2291) (2675:2675:2675))
        (PORT d[3] (2540:2540:2540) (2948:2948:2948))
        (PORT d[4] (3425:3425:3425) (3939:3939:3939))
        (PORT d[5] (3136:3136:3136) (3649:3649:3649))
        (PORT d[6] (2140:2140:2140) (2507:2507:2507))
        (PORT d[7] (2115:2115:2115) (2471:2471:2471))
        (PORT d[8] (2340:2340:2340) (2754:2754:2754))
        (PORT d[9] (2201:2201:2201) (2557:2557:2557))
        (PORT d[10] (3402:3402:3402) (3947:3947:3947))
        (PORT d[11] (2620:2620:2620) (3080:3080:3080))
        (PORT d[12] (3042:3042:3042) (3539:3539:3539))
        (PORT clk (1399:1399:1399) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1390:1390:1390))
        (PORT d[0] (2215:2215:2215) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1834:1834:1834))
        (PORT d[1] (1355:1355:1355) (1562:1562:1562))
        (PORT d[2] (1626:1626:1626) (1900:1900:1900))
        (PORT d[3] (1745:1745:1745) (2020:2020:2020))
        (PORT d[4] (870:870:870) (1011:1011:1011))
        (PORT d[5] (736:736:736) (860:860:860))
        (PORT d[6] (530:530:530) (629:629:629))
        (PORT d[7] (1396:1396:1396) (1611:1611:1611))
        (PORT d[8] (531:531:531) (627:627:627))
        (PORT d[9] (1372:1372:1372) (1591:1591:1591))
        (PORT d[10] (844:844:844) (991:991:991))
        (PORT d[11] (530:530:530) (620:620:620))
        (PORT d[12] (897:897:897) (1051:1051:1051))
        (PORT clk (1391:1391:1391) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1382:1382:1382))
        (PORT d[0] (574:574:574) (635:635:635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (3344:3344:3344))
        (PORT d[1] (1859:1859:1859) (2169:2169:2169))
        (PORT d[2] (2855:2855:2855) (3195:3195:3195))
        (PORT d[3] (2348:2348:2348) (2729:2729:2729))
        (PORT d[4] (2882:2882:2882) (3288:3288:3288))
        (PORT d[5] (2710:2710:2710) (3146:3146:3146))
        (PORT d[6] (2118:2118:2118) (2479:2479:2479))
        (PORT d[7] (1504:1504:1504) (1769:1769:1769))
        (PORT d[8] (1860:1860:1860) (2169:2169:2169))
        (PORT d[9] (1733:1733:1733) (2015:2015:2015))
        (PORT d[10] (1814:1814:1814) (2116:2116:2116))
        (PORT d[11] (1669:1669:1669) (1956:1956:1956))
        (PORT d[12] (2669:2669:2669) (3078:3078:3078))
        (PORT clk (1322:1322:1322) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1316:1316:1316))
        (PORT d[0] (1561:1561:1561) (1745:1745:1745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (829:829:829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (830:830:830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (830:830:830))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (830:830:830))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (890:890:890))
        (PORT datab (172:172:172) (226:226:226))
        (PORT datac (1415:1415:1415) (1639:1639:1639))
        (PORT datad (538:538:538) (655:655:655))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1520:1520:1520))
        (PORT d[1] (981:981:981) (1127:1127:1127))
        (PORT d[2] (1178:1178:1178) (1359:1359:1359))
        (PORT d[3] (2044:2044:2044) (2370:2370:2370))
        (PORT d[4] (3998:3998:3998) (4581:4581:4581))
        (PORT d[5] (974:974:974) (1112:1112:1112))
        (PORT d[6] (1534:1534:1534) (1808:1808:1808))
        (PORT d[7] (1788:1788:1788) (2077:2077:2077))
        (PORT d[8] (1524:1524:1524) (1750:1750:1750))
        (PORT d[9] (1003:1003:1003) (1157:1157:1157))
        (PORT d[10] (713:713:713) (828:828:828))
        (PORT d[11] (1956:1956:1956) (2307:2307:2307))
        (PORT d[12] (2025:2025:2025) (2311:2311:2311))
        (PORT clk (1397:1397:1397) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1388:1388:1388))
        (PORT d[0] (1638:1638:1638) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1771:1771:1771))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (738:738:738) (833:833:833))
        (PORT datad (157:157:157) (202:202:202))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (3333:3333:3333))
        (PORT d[1] (1769:1769:1769) (2077:2077:2077))
        (PORT d[2] (1111:1111:1111) (1311:1311:1311))
        (PORT d[3] (2205:2205:2205) (2548:2548:2548))
        (PORT d[4] (3549:3549:3549) (4078:4078:4078))
        (PORT d[5] (3032:3032:3032) (3550:3550:3550))
        (PORT d[6] (2195:2195:2195) (2586:2586:2586))
        (PORT d[7] (1733:1733:1733) (2046:2046:2046))
        (PORT d[8] (1750:1750:1750) (2022:2022:2022))
        (PORT d[9] (2073:2073:2073) (2396:2396:2396))
        (PORT d[10] (2574:2574:2574) (3001:3001:3001))
        (PORT d[11] (1759:1759:1759) (2082:2082:2082))
        (PORT d[12] (3354:3354:3354) (3886:3886:3886))
        (PORT clk (1391:1391:1391) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1385:1385:1385))
        (PORT d[0] (1744:1744:1744) (1982:1982:1982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1860:1860:1860))
        (PORT d[1] (2547:2547:2547) (2955:2955:2955))
        (PORT d[2] (1634:1634:1634) (1938:1938:1938))
        (PORT d[3] (2304:2304:2304) (2673:2673:2673))
        (PORT d[4] (3784:3784:3784) (4350:4350:4350))
        (PORT d[5] (2917:2917:2917) (3393:3393:3393))
        (PORT d[6] (2428:2428:2428) (2825:2825:2825))
        (PORT d[7] (1886:1886:1886) (2149:2149:2149))
        (PORT d[8] (2549:2549:2549) (2906:2906:2906))
        (PORT d[9] (2079:2079:2079) (2418:2418:2418))
        (PORT d[10] (3387:3387:3387) (3980:3980:3980))
        (PORT d[11] (2016:2016:2016) (2391:2391:2391))
        (PORT d[12] (3158:3158:3158) (3654:3654:3654))
        (PORT clk (1305:1305:1305) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1300:1300:1300))
        (PORT d[0] (1046:1046:1046) (1181:1181:1181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (814:814:814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (814:814:814))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (814:814:814))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (3410:3410:3410))
        (PORT d[1] (1439:1439:1439) (1703:1703:1703))
        (PORT d[2] (1588:1588:1588) (1871:1871:1871))
        (PORT d[3] (2487:2487:2487) (2894:2894:2894))
        (PORT d[4] (3013:3013:3013) (3460:3460:3460))
        (PORT d[5] (2506:2506:2506) (2926:2926:2926))
        (PORT d[6] (2439:2439:2439) (2840:2840:2840))
        (PORT d[7] (2044:2044:2044) (2385:2385:2385))
        (PORT d[8] (1614:1614:1614) (1888:1888:1888))
        (PORT d[9] (1686:1686:1686) (1966:1966:1966))
        (PORT d[10] (2210:2210:2210) (2568:2568:2568))
        (PORT d[11] (1540:1540:1540) (1821:1821:1821))
        (PORT d[12] (2927:2927:2927) (3402:3402:3402))
        (PORT clk (1345:1345:1345) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
        (PORT d[0] (1880:1880:1880) (2139:2139:2139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1283:1283:1283))
        (PORT datab (722:722:722) (878:878:878))
        (PORT datac (1279:1279:1279) (1500:1500:1500))
        (PORT datad (279:279:279) (342:342:342))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3663:3663:3663))
        (PORT d[1] (2951:2951:2951) (3453:3453:3453))
        (PORT d[2] (2973:2973:2973) (3489:3489:3489))
        (PORT d[3] (3165:3165:3165) (3700:3700:3700))
        (PORT d[4] (2758:2758:2758) (3143:3143:3143))
        (PORT d[5] (2884:2884:2884) (3358:3358:3358))
        (PORT d[6] (2853:2853:2853) (3326:3326:3326))
        (PORT d[7] (2512:2512:2512) (2914:2914:2914))
        (PORT d[8] (2201:2201:2201) (2571:2571:2571))
        (PORT d[9] (2770:2770:2770) (3188:3188:3188))
        (PORT d[10] (3415:3415:3415) (3993:3993:3993))
        (PORT d[11] (2224:2224:2224) (2607:2607:2607))
        (PORT d[12] (3338:3338:3338) (3856:3856:3856))
        (PORT clk (1369:1369:1369) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1361:1361:1361))
        (PORT d[0] (844:844:844) (955:955:955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1483:1483:1483))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (889:889:889) (1026:1026:1026))
        (PORT datad (272:272:272) (333:333:333))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (387:387:387))
        (PORT datab (173:173:173) (208:208:208))
        (PORT datac (371:371:371) (455:455:455))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (2056:2056:2056))
        (PORT d[1] (1384:1384:1384) (1641:1641:1641))
        (PORT d[2] (1218:1218:1218) (1448:1448:1448))
        (PORT d[3] (1731:1731:1731) (2011:2011:2011))
        (PORT d[4] (1947:1947:1947) (2224:2224:2224))
        (PORT d[5] (1826:1826:1826) (2084:2084:2084))
        (PORT d[6] (2587:2587:2587) (3049:3049:3049))
        (PORT d[7] (2587:2587:2587) (2998:2998:2998))
        (PORT d[8] (2488:2488:2488) (2870:2870:2870))
        (PORT d[9] (1986:1986:1986) (2320:2320:2320))
        (PORT d[10] (1908:1908:1908) (2218:2218:2218))
        (PORT d[11] (1574:1574:1574) (1870:1870:1870))
        (PORT d[12] (4111:4111:4111) (4754:4754:4754))
        (PORT clk (1340:1340:1340) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1334:1334:1334))
        (PORT d[0] (1158:1158:1158) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1353:1353:1353))
        (PORT d[1] (2039:2039:2039) (2377:2377:2377))
        (PORT d[2] (994:994:994) (1148:1148:1148))
        (PORT d[3] (729:729:729) (833:833:833))
        (PORT d[4] (1321:1321:1321) (1526:1526:1526))
        (PORT d[5] (2580:2580:2580) (2950:2950:2950))
        (PORT d[6] (1662:1662:1662) (1955:1955:1955))
        (PORT d[7] (1590:1590:1590) (1851:1851:1851))
        (PORT d[8] (949:949:949) (1093:1093:1093))
        (PORT d[9] (820:820:820) (943:943:943))
        (PORT d[10] (721:721:721) (841:841:841))
        (PORT d[11] (2098:2098:2098) (2459:2459:2459))
        (PORT clk (1405:1405:1405) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1397:1397:1397))
        (PORT d[0] (689:689:689) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1689:1689:1689))
        (PORT datab (1005:1005:1005) (1145:1145:1145))
        (PORT datac (714:714:714) (809:809:809))
        (PORT datad (189:189:189) (222:222:222))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (991:991:991))
        (PORT datab (441:441:441) (507:507:507))
        (PORT datac (669:669:669) (786:786:786))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (909:909:909))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (2060:2060:2060))
        (PORT d[1] (2322:2322:2322) (2687:2687:2687))
        (PORT d[2] (1613:1613:1613) (1909:1909:1909))
        (PORT d[3] (2352:2352:2352) (2746:2746:2746))
        (PORT d[4] (3596:3596:3596) (4132:4132:4132))
        (PORT d[5] (2743:2743:2743) (3195:3195:3195))
        (PORT d[6] (2301:2301:2301) (2683:2683:2683))
        (PORT d[7] (2235:2235:2235) (2533:2533:2533))
        (PORT d[8] (2516:2516:2516) (2939:2939:2939))
        (PORT d[9] (1632:1632:1632) (1902:1902:1902))
        (PORT d[10] (3068:3068:3068) (3579:3579:3579))
        (PORT d[11] (2094:2094:2094) (2490:2490:2490))
        (PORT d[12] (2775:2775:2775) (3208:3208:3208))
        (PORT clk (1379:1379:1379) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1370:1370:1370))
        (PORT d[0] (1050:1050:1050) (1187:1187:1187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3712:3712:3712))
        (PORT d[1] (1755:1755:1755) (2065:2065:2065))
        (PORT d[2] (3166:3166:3166) (3547:3547:3547))
        (PORT d[3] (2181:2181:2181) (2546:2546:2546))
        (PORT d[4] (3049:3049:3049) (3476:3476:3476))
        (PORT d[5] (2690:2690:2690) (3122:3122:3122))
        (PORT d[6] (1991:1991:1991) (2340:2340:2340))
        (PORT d[7] (1544:1544:1544) (1821:1821:1821))
        (PORT d[8] (1690:1690:1690) (1981:1981:1981))
        (PORT d[9] (1707:1707:1707) (1975:1975:1975))
        (PORT d[10] (1865:1865:1865) (2182:2182:2182))
        (PORT d[11] (1692:1692:1692) (1987:1987:1987))
        (PORT d[12] (3004:3004:3004) (3458:3458:3458))
        (PORT clk (1352:1352:1352) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1345:1345:1345))
        (PORT d[0] (1285:1285:1285) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1369:1369:1369))
        (PORT d[1] (2787:2787:2787) (3239:3239:3239))
        (PORT d[2] (1253:1253:1253) (1475:1475:1475))
        (PORT d[3] (1571:1571:1571) (1823:1823:1823))
        (PORT d[4] (2199:2199:2199) (2505:2505:2505))
        (PORT d[5] (2563:2563:2563) (2957:2957:2957))
        (PORT d[6] (1063:1063:1063) (1236:1236:1236))
        (PORT d[7] (1677:1677:1677) (1971:1971:1971))
        (PORT d[8] (847:847:847) (990:990:990))
        (PORT d[9] (1103:1103:1103) (1270:1270:1270))
        (PORT d[10] (2253:2253:2253) (2606:2606:2606))
        (PORT d[11] (2097:2097:2097) (2474:2474:2474))
        (PORT d[12] (1436:1436:1436) (1662:1662:1662))
        (PORT clk (1394:1394:1394) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1385:1385:1385))
        (PORT d[0] (735:735:735) (810:810:810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1476:1476:1476))
        (PORT datab (387:387:387) (464:464:464))
        (PORT datac (651:651:651) (736:736:736))
        (PORT datad (1199:1199:1199) (1432:1432:1432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3941:3941:3941))
        (PORT d[1] (1922:1922:1922) (2258:2258:2258))
        (PORT d[2] (1573:1573:1573) (1854:1854:1854))
        (PORT d[3] (2358:2358:2358) (2751:2751:2751))
        (PORT d[4] (3565:3565:3565) (4061:4061:4061))
        (PORT d[5] (2729:2729:2729) (3179:3179:3179))
        (PORT d[6] (2728:2728:2728) (3184:3184:3184))
        (PORT d[7] (2111:2111:2111) (2472:2472:2472))
        (PORT d[8] (1681:1681:1681) (1971:1971:1971))
        (PORT d[9] (2045:2045:2045) (2362:2362:2362))
        (PORT d[10] (2051:2051:2051) (2399:2399:2399))
        (PORT d[11] (2226:2226:2226) (2594:2594:2594))
        (PORT d[12] (3514:3514:3514) (4028:4028:4028))
        (PORT clk (1394:1394:1394) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1385:1385:1385))
        (PORT d[0] (2625:2625:2625) (2985:2985:2985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1458:1458:1458))
        (PORT datab (2000:2000:2000) (2307:2307:2307))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1602:1602:1602) (1789:1789:1789))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (2153:2153:2153))
        (PORT d[1] (2449:2449:2449) (2885:2885:2885))
        (PORT d[2] (2290:2290:2290) (2720:2720:2720))
        (PORT d[3] (2097:2097:2097) (2439:2439:2439))
        (PORT d[4] (2999:2999:2999) (3443:3443:3443))
        (PORT d[5] (2901:2901:2901) (3338:3338:3338))
        (PORT d[6] (2234:2234:2234) (2635:2635:2635))
        (PORT d[7] (2130:2130:2130) (2470:2470:2470))
        (PORT d[8] (2016:2016:2016) (2288:2288:2288))
        (PORT d[9] (1839:1839:1839) (2151:2151:2151))
        (PORT d[10] (3216:3216:3216) (3764:3764:3764))
        (PORT d[11] (1819:1819:1819) (2162:2162:2162))
        (PORT d[12] (2814:2814:2814) (3273:3273:3273))
        (PORT clk (1370:1370:1370) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1363:1363:1363))
        (PORT d[0] (1534:1534:1534) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (2065:2065:2065))
        (PORT d[1] (1360:1360:1360) (1613:1613:1613))
        (PORT d[2] (1210:1210:1210) (1440:1440:1440))
        (PORT d[3] (2027:2027:2027) (2343:2343:2343))
        (PORT d[4] (1800:1800:1800) (2058:2058:2058))
        (PORT d[5] (1845:1845:1845) (2107:2107:2107))
        (PORT d[6] (2774:2774:2774) (3269:3269:3269))
        (PORT d[7] (1073:1073:1073) (1256:1256:1256))
        (PORT d[8] (2509:2509:2509) (2894:2894:2894))
        (PORT d[9] (2149:2149:2149) (2506:2506:2506))
        (PORT d[10] (2077:2077:2077) (2415:2415:2415))
        (PORT d[11] (1506:1506:1506) (1797:1797:1797))
        (PORT d[12] (4272:4272:4272) (4936:4936:4936))
        (PORT clk (1361:1361:1361) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1354:1354:1354))
        (PORT d[0] (891:891:891) (1005:1005:1005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1458:1458:1458))
        (PORT datab (393:393:393) (470:470:470))
        (PORT datac (1052:1052:1052) (1225:1225:1225))
        (PORT datad (812:812:812) (926:926:926))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (4269:4269:4269))
        (PORT d[1] (2179:2179:2179) (2562:2562:2562))
        (PORT d[2] (2005:2005:2005) (2360:2360:2360))
        (PORT d[3] (2549:2549:2549) (2971:2971:2971))
        (PORT d[4] (3000:3000:3000) (3433:3433:3433))
        (PORT d[5] (2934:2934:2934) (3420:3420:3420))
        (PORT d[6] (2348:2348:2348) (2743:2743:2743))
        (PORT d[7] (1955:1955:1955) (2262:2262:2262))
        (PORT d[8] (2398:2398:2398) (2814:2814:2814))
        (PORT d[9] (1947:1947:1947) (2232:2232:2232))
        (PORT d[10] (2265:2265:2265) (2663:2663:2663))
        (PORT d[11] (1733:1733:1733) (2044:2044:2044))
        (PORT d[12] (2783:2783:2783) (3202:3202:3202))
        (PORT clk (1369:1369:1369) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1360:1360:1360))
        (PORT d[0] (1327:1327:1327) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2472:2472:2472))
        (PORT d[1] (1697:1697:1697) (1995:1995:1995))
        (PORT d[2] (1111:1111:1111) (1321:1321:1321))
        (PORT d[3] (2031:2031:2031) (2348:2348:2348))
        (PORT d[4] (2138:2138:2138) (2438:2438:2438))
        (PORT d[5] (2190:2190:2190) (2499:2499:2499))
        (PORT d[6] (2936:2936:2936) (3445:3445:3445))
        (PORT d[7] (1203:1203:1203) (1400:1400:1400))
        (PORT d[8] (1217:1217:1217) (1435:1435:1435))
        (PORT d[9] (2354:2354:2354) (2740:2740:2740))
        (PORT d[10] (2283:2283:2283) (2648:2648:2648))
        (PORT d[11] (1762:1762:1762) (2089:2089:2089))
        (PORT d[12] (1202:1202:1202) (1375:1375:1375))
        (PORT clk (1391:1391:1391) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1382:1382:1382))
        (PORT d[0] (470:470:470) (508:508:508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1458:1458:1458))
        (PORT datab (392:392:392) (469:469:469))
        (PORT datac (1164:1164:1164) (1354:1354:1354))
        (PORT datad (630:630:630) (724:724:724))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2634:2634:2634))
        (PORT d[1] (1703:1703:1703) (1995:1995:1995))
        (PORT d[2] (1221:1221:1221) (1453:1453:1453))
        (PORT d[3] (2453:2453:2453) (2854:2854:2854))
        (PORT d[4] (3561:3561:3561) (4096:4096:4096))
        (PORT d[5] (3157:3157:3157) (3682:3682:3682))
        (PORT d[6] (2184:2184:2184) (2581:2581:2581))
        (PORT d[7] (1868:1868:1868) (2200:2200:2200))
        (PORT d[8] (1534:1534:1534) (1781:1781:1781))
        (PORT d[9] (2130:2130:2130) (2492:2492:2492))
        (PORT d[10] (2565:2565:2565) (3002:3002:3002))
        (PORT d[11] (2785:2785:2785) (3283:3283:3283))
        (PORT d[12] (3581:3581:3581) (4164:4164:4164))
        (PORT clk (1385:1385:1385) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1379:1379:1379))
        (PORT d[0] (1909:1909:1909) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3714:3714:3714))
        (PORT d[1] (1577:1577:1577) (1870:1870:1870))
        (PORT d[2] (2016:2016:2016) (2296:2296:2296))
        (PORT d[3] (1963:1963:1963) (2296:2296:2296))
        (PORT d[4] (2598:2598:2598) (2954:2954:2954))
        (PORT d[5] (2323:2323:2323) (2704:2704:2704))
        (PORT d[6] (1958:1958:1958) (2295:2295:2295))
        (PORT d[7] (1972:1972:1972) (2293:2293:2293))
        (PORT d[8] (2529:2529:2529) (2934:2934:2934))
        (PORT d[9] (1500:1500:1500) (1750:1750:1750))
        (PORT d[10] (2979:2979:2979) (3446:3446:3446))
        (PORT d[11] (1666:1666:1666) (1964:1964:1964))
        (PORT d[12] (3168:3168:3168) (3668:3668:3668))
        (PORT clk (1376:1376:1376) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1367:1367:1367))
        (PORT d[0] (2074:2074:2074) (2365:2365:2365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1458:1458:1458))
        (PORT datab (1086:1086:1086) (1273:1273:1273))
        (PORT datac (916:916:916) (1027:1027:1027))
        (PORT datad (375:375:375) (449:449:449))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (820:820:820))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (543:543:543) (643:643:643))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (2053:2053:2053))
        (PORT d[1] (1559:1559:1559) (1840:1840:1840))
        (PORT d[2] (1799:1799:1799) (2117:2117:2117))
        (PORT d[3] (2057:2057:2057) (2387:2387:2387))
        (PORT d[4] (1800:1800:1800) (2056:2056:2056))
        (PORT d[5] (1832:1832:1832) (2093:2093:2093))
        (PORT d[6] (2390:2390:2390) (2818:2818:2818))
        (PORT d[7] (2410:2410:2410) (2800:2800:2800))
        (PORT d[8] (2302:2302:2302) (2658:2658:2658))
        (PORT d[9] (1808:1808:1808) (2125:2125:2125))
        (PORT d[10] (1550:1550:1550) (1775:1775:1775))
        (PORT d[11] (2134:2134:2134) (2511:2511:2511))
        (PORT d[12] (3927:3927:3927) (4544:4544:4544))
        (PORT clk (1340:1340:1340) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1334:1334:1334))
        (PORT d[0] (1199:1199:1199) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (3337:3337:3337))
        (PORT d[1] (1619:1619:1619) (1902:1902:1902))
        (PORT d[2] (3333:3333:3333) (3736:3736:3736))
        (PORT d[3] (2309:2309:2309) (2688:2688:2688))
        (PORT d[4] (3209:3209:3209) (3664:3664:3664))
        (PORT d[5] (2539:2539:2539) (2955:2955:2955))
        (PORT d[6] (2184:2184:2184) (2568:2568:2568))
        (PORT d[7] (1532:1532:1532) (1803:1803:1803))
        (PORT d[8] (1680:1680:1680) (1968:1968:1968))
        (PORT d[9] (1689:1689:1689) (1956:1956:1956))
        (PORT d[10] (2015:2015:2015) (2343:2343:2343))
        (PORT d[11] (1834:1834:1834) (2144:2144:2144))
        (PORT d[12] (3019:3019:3019) (3477:3477:3477))
        (PORT clk (1357:1357:1357) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (PORT d[0] (1945:1945:1945) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (926:926:926))
        (PORT datab (1247:1247:1247) (1495:1495:1495))
        (PORT datac (1266:1266:1266) (1462:1462:1462))
        (PORT datad (1263:1263:1263) (1523:1523:1523))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (598:598:598) (691:691:691))
        (PORT datad (660:660:660) (789:789:789))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (350:350:350) (411:411:411))
        (PORT datac (573:573:573) (681:681:681))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2700:2700:2700))
        (PORT d[1] (2275:2275:2275) (2661:2661:2661))
        (PORT d[2] (1348:1348:1348) (1590:1590:1590))
        (PORT d[3] (3243:3243:3243) (3753:3753:3753))
        (PORT d[4] (3191:3191:3191) (3664:3664:3664))
        (PORT d[5] (2383:2383:2383) (2771:2771:2771))
        (PORT d[6] (2885:2885:2885) (3372:3372:3372))
        (PORT d[7] (2079:2079:2079) (2423:2423:2423))
        (PORT d[8] (1726:1726:1726) (2029:2029:2029))
        (PORT d[9] (2884:2884:2884) (3369:3369:3369))
        (PORT d[10] (2298:2298:2298) (2671:2671:2671))
        (PORT d[11] (1840:1840:1840) (2193:2193:2193))
        (PORT d[12] (3668:3668:3668) (4259:4259:4259))
        (PORT clk (1328:1328:1328) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
        (PORT d[0] (1429:1429:1429) (1636:1636:1636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (837:837:837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (837:837:837))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (837:837:837))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2637:2637:2637))
        (PORT d[1] (1551:1551:1551) (1823:1823:1823))
        (PORT d[2] (1554:1554:1554) (1833:1833:1833))
        (PORT d[3] (2331:2331:2331) (2712:2712:2712))
        (PORT d[4] (3439:3439:3439) (3965:3965:3965))
        (PORT d[5] (3170:3170:3170) (3697:3697:3697))
        (PORT d[6] (2172:2172:2172) (2566:2566:2566))
        (PORT d[7] (1889:1889:1889) (2230:2230:2230))
        (PORT d[8] (1386:1386:1386) (1622:1622:1622))
        (PORT d[9] (2141:2141:2141) (2508:2508:2508))
        (PORT d[10] (2574:2574:2574) (3012:3012:3012))
        (PORT d[11] (2792:2792:2792) (3292:3292:3292))
        (PORT d[12] (3618:3618:3618) (4214:4214:4214))
        (PORT clk (1383:1383:1383) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1376:1376:1376))
        (PORT d[0] (1865:1865:1865) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1376:1376:1376))
        (PORT datab (801:801:801) (903:903:903))
        (PORT datac (1003:1003:1003) (1208:1208:1208))
        (PORT datad (1064:1064:1064) (1213:1213:1213))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (3087:3087:3087))
        (PORT d[1] (2114:2114:2114) (2477:2477:2477))
        (PORT d[2] (1152:1152:1152) (1369:1369:1369))
        (PORT d[3] (3422:3422:3422) (3954:3954:3954))
        (PORT d[4] (3035:3035:3035) (3499:3499:3499))
        (PORT d[5] (2287:2287:2287) (2657:2657:2657))
        (PORT d[6] (3077:3077:3077) (3585:3585:3585))
        (PORT d[7] (2402:2402:2402) (2784:2784:2784))
        (PORT d[8] (2098:2098:2098) (2460:2460:2460))
        (PORT d[9] (3227:3227:3227) (3755:3755:3755))
        (PORT d[10] (2665:2665:2665) (3094:3094:3094))
        (PORT d[11] (2213:2213:2213) (2626:2626:2626))
        (PORT d[12] (4011:4011:4011) (4649:4649:4649))
        (PORT clk (1367:1367:1367) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1358:1358:1358))
        (PORT d[0] (943:943:943) (1071:1071:1071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (3086:3086:3086))
        (PORT d[1] (2110:2110:2110) (2471:2471:2471))
        (PORT d[2] (1148:1148:1148) (1367:1367:1367))
        (PORT d[3] (1808:1808:1808) (2107:2107:2107))
        (PORT d[4] (3206:3206:3206) (3690:3690:3690))
        (PORT d[5] (2459:2459:2459) (2852:2852:2852))
        (PORT d[6] (1702:1702:1702) (1993:1993:1993))
        (PORT d[7] (2430:2430:2430) (2817:2817:2817))
        (PORT d[8] (2277:2277:2277) (2670:2670:2670))
        (PORT d[9] (2335:2335:2335) (2703:2703:2703))
        (PORT d[10] (2663:2663:2663) (3084:3084:3084))
        (PORT d[11] (2240:2240:2240) (2661:2661:2661))
        (PORT d[12] (4033:4033:4033) (4674:4674:4674))
        (PORT clk (1373:1373:1373) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1365:1365:1365))
        (PORT d[0] (2789:2789:2789) (3191:3191:3191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1374:1374:1374))
        (PORT datab (626:626:626) (703:703:703))
        (PORT datac (1001:1001:1001) (1206:1206:1206))
        (PORT datad (611:611:611) (686:686:686))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3737:3737:3737))
        (PORT d[1] (1398:1398:1398) (1654:1654:1654))
        (PORT d[2] (1619:1619:1619) (1916:1916:1916))
        (PORT d[3] (2269:2269:2269) (2626:2626:2626))
        (PORT d[4] (1990:1990:1990) (2270:2270:2270))
        (PORT d[5] (3234:3234:3234) (3782:3782:3782))
        (PORT d[6] (2188:2188:2188) (2584:2584:2584))
        (PORT d[7] (2232:2232:2232) (2600:2600:2600))
        (PORT d[8] (2116:2116:2116) (2445:2445:2445))
        (PORT d[9] (1799:1799:1799) (2108:2108:2108))
        (PORT d[10] (2942:2942:2942) (3426:3426:3426))
        (PORT d[11] (1970:1970:1970) (2327:2327:2327))
        (PORT d[12] (3741:3741:3741) (4334:4334:4334))
        (PORT clk (1364:1364:1364) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1358:1358:1358))
        (PORT d[0] (1683:1683:1683) (1929:1929:1929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (3275:3275:3275))
        (PORT d[1] (2123:2123:2123) (2487:2487:2487))
        (PORT d[2] (1749:1749:1749) (2061:2061:2061))
        (PORT d[3] (2167:2167:2167) (2525:2525:2525))
        (PORT d[4] (3208:3208:3208) (3682:3682:3682))
        (PORT d[5] (3061:3061:3061) (3555:3555:3555))
        (PORT d[6] (2754:2754:2754) (3199:3199:3199))
        (PORT d[7] (1740:1740:1740) (2044:2044:2044))
        (PORT d[8] (2278:2278:2278) (2661:2661:2661))
        (PORT d[9] (2922:2922:2922) (3410:3410:3410))
        (PORT d[10] (2880:2880:2880) (3360:3360:3360))
        (PORT d[11] (2365:2365:2365) (2791:2791:2791))
        (PORT d[12] (2790:2790:2790) (3231:3231:3231))
        (PORT clk (1382:1382:1382) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1372:1372:1372))
        (PORT d[0] (1840:1840:1840) (2044:2044:2044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1233:1233:1233))
        (PORT datab (1042:1042:1042) (1201:1201:1201))
        (PORT datac (1119:1119:1119) (1347:1347:1347))
        (PORT datad (983:983:983) (1122:1122:1122))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1050:1050:1050) (1213:1213:1213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (3128:3128:3128))
        (PORT d[1] (1995:1995:1995) (2316:2316:2316))
        (PORT d[2] (1439:1439:1439) (1712:1712:1712))
        (PORT d[3] (2343:2343:2343) (2728:2728:2728))
        (PORT d[4] (3034:3034:3034) (3480:3480:3480))
        (PORT d[5] (2819:2819:2819) (3255:3255:3255))
        (PORT d[6] (2127:2127:2127) (2497:2497:2497))
        (PORT d[7] (1735:1735:1735) (2029:2029:2029))
        (PORT d[8] (1733:1733:1733) (2037:2037:2037))
        (PORT d[9] (2347:2347:2347) (2757:2757:2757))
        (PORT d[10] (2505:2505:2505) (2917:2917:2917))
        (PORT d[11] (2455:2455:2455) (2916:2916:2916))
        (PORT d[12] (3564:3564:3564) (4132:4132:4132))
        (PORT clk (1358:1358:1358) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1351:1351:1351))
        (PORT d[0] (2181:2181:2181) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (3274:3274:3274))
        (PORT d[1] (2114:2114:2114) (2475:2475:2475))
        (PORT d[2] (1760:1760:1760) (2076:2076:2076))
        (PORT d[3] (2163:2163:2163) (2513:2513:2513))
        (PORT d[4] (3198:3198:3198) (3672:3672:3672))
        (PORT d[5] (3048:3048:3048) (3540:3540:3540))
        (PORT d[6] (2767:2767:2767) (3215:3215:3215))
        (PORT d[7] (1735:1735:1735) (2033:2033:2033))
        (PORT d[8] (2275:2275:2275) (2657:2657:2657))
        (PORT d[9] (2946:2946:2946) (3444:3444:3444))
        (PORT d[10] (2894:2894:2894) (3380:3380:3380))
        (PORT d[11] (2379:2379:2379) (2812:2812:2812))
        (PORT d[12] (2998:2998:2998) (3477:3477:3477))
        (PORT clk (1385:1385:1385) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1375:1375:1375))
        (PORT d[0] (1348:1348:1348) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1376:1376:1376))
        (PORT datab (1177:1177:1177) (1350:1350:1350))
        (PORT datac (1002:1002:1002) (1207:1207:1207))
        (PORT datad (832:832:832) (955:955:955))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1239:1239:1239))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2883:2883:2883))
        (PORT d[1] (1752:1752:1752) (2064:2064:2064))
        (PORT d[2] (1179:1179:1179) (1401:1401:1401))
        (PORT d[3] (3240:3240:3240) (3747:3747:3747))
        (PORT d[4] (2999:2999:2999) (3452:3452:3452))
        (PORT d[5] (2265:2265:2265) (2632:2632:2632))
        (PORT d[6] (2902:2902:2902) (3393:3393:3393))
        (PORT d[7] (2222:2222:2222) (2582:2582:2582))
        (PORT d[8] (1913:1913:1913) (2252:2252:2252))
        (PORT d[9] (3056:3056:3056) (3566:3566:3566))
        (PORT d[10] (2258:2258:2258) (2623:2623:2623))
        (PORT d[11] (2017:2017:2017) (2400:2400:2400))
        (PORT d[12] (3682:3682:3682) (4280:4280:4280))
        (PORT clk (1334:1334:1334) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
        (PORT d[0] (1276:1276:1276) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (2139:2139:2139))
        (PORT d[1] (2280:2280:2280) (2694:2694:2694))
        (PORT d[2] (2272:2272:2272) (2705:2705:2705))
        (PORT d[3] (2085:2085:2085) (2425:2425:2425))
        (PORT d[4] (3027:3027:3027) (3470:3470:3470))
        (PORT d[5] (2901:2901:2901) (3342:3342:3342))
        (PORT d[6] (2245:2245:2245) (2648:2648:2648))
        (PORT d[7] (1849:1849:1849) (2144:2144:2144))
        (PORT d[8] (2003:2003:2003) (2273:2273:2273))
        (PORT d[9] (1814:1814:1814) (2118:2118:2118))
        (PORT d[10] (3212:3212:3212) (3760:3760:3760))
        (PORT d[11] (1792:1792:1792) (2125:2125:2125))
        (PORT d[12] (2809:2809:2809) (3262:3262:3262))
        (PORT clk (1374:1374:1374) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1367:1367:1367))
        (PORT d[0] (1813:1813:1813) (2008:2008:2008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1959:1959:1959))
        (PORT d[1] (2417:2417:2417) (2819:2819:2819))
        (PORT d[2] (2277:2277:2277) (2654:2654:2654))
        (PORT d[3] (3180:3180:3180) (3668:3668:3668))
        (PORT d[4] (1870:1870:1870) (2140:2140:2140))
        (PORT d[5] (2194:2194:2194) (2540:2540:2540))
        (PORT d[6] (2546:2546:2546) (2992:2992:2992))
        (PORT d[7] (1316:1316:1316) (1558:1558:1558))
        (PORT d[8] (1927:1927:1927) (2247:2247:2247))
        (PORT d[9] (2849:2849:2849) (3306:3306:3306))
        (PORT d[10] (1858:1858:1858) (2134:2134:2134))
        (PORT d[11] (1720:1720:1720) (2047:2047:2047))
        (PORT d[12] (2402:2402:2402) (2776:2776:2776))
        (PORT clk (1353:1353:1353) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1347:1347:1347))
        (PORT d[0] (1001:1001:1001) (1107:1107:1107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2663:2663:2663))
        (PORT d[1] (1853:1853:1853) (2170:2170:2170))
        (PORT d[2] (1902:1902:1902) (2228:2228:2228))
        (PORT d[3] (2807:2807:2807) (3253:3253:3253))
        (PORT d[4] (3636:3636:3636) (4189:4189:4189))
        (PORT d[5] (2157:2157:2157) (2483:2483:2483))
        (PORT d[6] (2169:2169:2169) (2565:2565:2565))
        (PORT d[7] (2224:2224:2224) (2608:2608:2608))
        (PORT d[8] (1540:1540:1540) (1803:1803:1803))
        (PORT d[9] (2466:2466:2466) (2870:2870:2870))
        (PORT d[10] (2923:2923:2923) (3408:3408:3408))
        (PORT d[11] (3179:3179:3179) (3742:3742:3742))
        (PORT d[12] (3807:3807:3807) (4427:4427:4427))
        (PORT clk (1358:1358:1358) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1352:1352:1352))
        (PORT d[0] (990:990:990) (1111:1111:1111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (634:634:634))
        (PORT datab (1191:1191:1191) (1427:1427:1427))
        (PORT datac (994:994:994) (1114:1114:1114))
        (PORT datad (1164:1164:1164) (1391:1391:1391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (880:880:880))
        (PORT datab (1180:1180:1180) (1418:1418:1418))
        (PORT datac (1361:1361:1361) (1581:1581:1581))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2684:2684:2684))
        (PORT d[1] (2200:2200:2200) (2552:2552:2552))
        (PORT d[2] (1813:1813:1813) (2139:2139:2139))
        (PORT d[3] (2871:2871:2871) (3326:3326:3326))
        (PORT d[4] (3157:3157:3157) (3618:3618:3618))
        (PORT d[5] (2635:2635:2635) (3047:3047:3047))
        (PORT d[6] (2327:2327:2327) (2729:2729:2729))
        (PORT d[7] (1716:1716:1716) (2005:2005:2005))
        (PORT d[8] (1519:1519:1519) (1802:1802:1802))
        (PORT d[9] (2524:2524:2524) (2953:2953:2953))
        (PORT d[10] (2864:2864:2864) (3332:3332:3332))
        (PORT d[11] (2813:2813:2813) (3333:3333:3333))
        (PORT d[12] (3766:3766:3766) (4361:4361:4361))
        (PORT clk (1337:1337:1337) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1330:1330:1330))
        (PORT d[0] (1084:1084:1084) (1232:1232:1232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (844:844:844))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (844:844:844))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2616:2616:2616))
        (PORT d[1] (2009:2009:2009) (2375:2375:2375))
        (PORT d[2] (2035:2035:2035) (2419:2419:2419))
        (PORT d[3] (3009:3009:3009) (3521:3521:3521))
        (PORT d[4] (2840:2840:2840) (3248:3248:3248))
        (PORT d[5] (2729:2729:2729) (3183:3183:3183))
        (PORT d[6] (2015:2015:2015) (2380:2380:2380))
        (PORT d[7] (1936:1936:1936) (2249:2249:2249))
        (PORT d[8] (1857:1857:1857) (2168:2168:2168))
        (PORT d[9] (2074:2074:2074) (2403:2403:2403))
        (PORT d[10] (2839:2839:2839) (3329:3329:3329))
        (PORT d[11] (1539:1539:1539) (1827:1827:1827))
        (PORT d[12] (2563:2563:2563) (2963:2963:2963))
        (PORT clk (1348:1348:1348) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (PORT d[0] (1735:1735:1735) (1945:1945:1945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1278:1278:1278))
        (PORT datab (388:388:388) (465:465:465))
        (PORT datac (1304:1304:1304) (1528:1528:1528))
        (PORT datad (1199:1199:1199) (1432:1432:1432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2425:2425:2425))
        (PORT d[1] (1353:1353:1353) (1601:1601:1601))
        (PORT d[2] (2084:2084:2084) (2437:2437:2437))
        (PORT d[3] (3004:3004:3004) (3477:3477:3477))
        (PORT d[4] (1526:1526:1526) (1755:1755:1755))
        (PORT d[5] (1992:1992:1992) (2304:2304:2304))
        (PORT d[6] (2390:2390:2390) (2824:2824:2824))
        (PORT d[7] (1306:1306:1306) (1540:1540:1540))
        (PORT d[8] (1750:1750:1750) (2044:2044:2044))
        (PORT d[9] (2640:2640:2640) (3067:3067:3067))
        (PORT d[10] (1522:1522:1522) (1757:1757:1757))
        (PORT d[11] (3351:3351:3351) (3938:3938:3938))
        (PORT d[12] (4157:4157:4157) (4826:4826:4826))
        (PORT clk (1334:1334:1334) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1327:1327:1327))
        (PORT d[0] (1152:1152:1152) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2620:2620:2620))
        (PORT d[1] (1699:1699:1699) (1988:1988:1988))
        (PORT d[2] (1555:1555:1555) (1833:1833:1833))
        (PORT d[3] (2323:2323:2323) (2706:2706:2706))
        (PORT d[4] (3448:3448:3448) (3976:3976:3976))
        (PORT d[5] (3190:3190:3190) (3725:3725:3725))
        (PORT d[6] (2132:2132:2132) (2519:2519:2519))
        (PORT d[7] (1890:1890:1890) (2231:2231:2231))
        (PORT d[8] (1692:1692:1692) (1973:1973:1973))
        (PORT d[9] (2139:2139:2139) (2502:2502:2502))
        (PORT d[10] (2562:2562:2562) (2993:2993:2993))
        (PORT d[11] (2793:2793:2793) (3293:3293:3293))
        (PORT d[12] (3603:3603:3603) (4190:4190:4190))
        (PORT clk (1380:1380:1380) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1374:1374:1374))
        (PORT d[0] (1555:1555:1555) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1458:1458:1458))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (1215:1215:1215) (1364:1364:1364))
        (PORT datad (1673:1673:1673) (1885:1885:1885))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (818:818:818))
        (PORT datab (629:629:629) (732:732:732))
        (PORT datac (544:544:544) (643:643:643))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (667:667:667))
        (PORT datab (589:589:589) (704:704:704))
        (PORT datac (873:873:873) (1027:1027:1027))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (2051:2051:2051))
        (PORT d[1] (1375:1375:1375) (1632:1632:1632))
        (PORT d[2] (1228:1228:1228) (1463:1463:1463))
        (PORT d[3] (1865:1865:1865) (2161:2161:2161))
        (PORT d[4] (2594:2594:2594) (2960:2960:2960))
        (PORT d[5] (1847:1847:1847) (2112:2112:2112))
        (PORT d[6] (2588:2588:2588) (3050:3050:3050))
        (PORT d[7] (1080:1080:1080) (1267:1267:1267))
        (PORT d[8] (2489:2489:2489) (2866:2866:2866))
        (PORT d[9] (2000:2000:2000) (2341:2341:2341))
        (PORT d[10] (1906:1906:1906) (2213:2213:2213))
        (PORT d[11] (1562:1562:1562) (1857:1857:1857))
        (PORT d[12] (4125:4125:4125) (4774:4774:4774))
        (PORT clk (1346:1346:1346) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1341:1341:1341))
        (PORT d[0] (993:993:993) (1087:1087:1087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (538:538:538))
        (PORT datab (1384:1384:1384) (1651:1651:1651))
        (PORT datac (945:945:945) (1070:1070:1070))
        (PORT datad (445:445:445) (509:509:509))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3657:3657:3657))
        (PORT d[1] (2457:2457:2457) (2862:2862:2862))
        (PORT d[2] (2103:2103:2103) (2462:2462:2462))
        (PORT d[3] (1942:1942:1942) (2257:2257:2257))
        (PORT d[4] (3387:3387:3387) (3891:3891:3891))
        (PORT d[5] (3302:3302:3302) (3833:3833:3833))
        (PORT d[6] (2954:2954:2954) (3427:3427:3427))
        (PORT d[7] (2093:2093:2093) (2446:2446:2446))
        (PORT d[8] (2641:2641:2641) (3071:3071:3071))
        (PORT d[9] (2213:2213:2213) (2569:2569:2569))
        (PORT d[10] (3229:3229:3229) (3755:3755:3755))
        (PORT d[11] (2707:2707:2707) (3177:3177:3177))
        (PORT d[12] (3332:3332:3332) (3852:3852:3852))
        (PORT clk (1397:1397:1397) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1389:1389:1389))
        (PORT d[0] (2038:2038:2038) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (3483:3483:3483))
        (PORT d[1] (2473:2473:2473) (2882:2882:2882))
        (PORT d[2] (1391:1391:1391) (1655:1655:1655))
        (PORT d[3] (2095:2095:2095) (2431:2431:2431))
        (PORT d[4] (3570:3570:3570) (4106:4106:4106))
        (PORT d[5] (2824:2824:2824) (3273:3273:3273))
        (PORT d[6] (1897:1897:1897) (2237:2237:2237))
        (PORT d[7] (1903:1903:1903) (2169:2169:2169))
        (PORT d[8] (2441:2441:2441) (2845:2845:2845))
        (PORT d[9] (1811:1811:1811) (2109:2109:2109))
        (PORT d[10] (3031:3031:3031) (3507:3507:3507))
        (PORT d[11] (2420:2420:2420) (2859:2859:2859))
        (PORT d[12] (2572:2572:2572) (2974:2974:2974))
        (PORT clk (1381:1381:1381) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1373:1373:1373))
        (PORT d[0] (1132:1132:1132) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (3306:3306:3306))
        (PORT d[1] (1405:1405:1405) (1662:1662:1662))
        (PORT d[2] (2137:2137:2137) (2500:2500:2500))
        (PORT d[3] (2704:2704:2704) (3138:3138:3138))
        (PORT d[4] (2223:2223:2223) (2519:2519:2519))
        (PORT d[5] (2527:2527:2527) (2943:2943:2943))
        (PORT d[6] (2976:2976:2976) (3455:3455:3455))
        (PORT d[7] (1618:1618:1618) (1895:1895:1895))
        (PORT d[8] (2168:2168:2168) (2523:2523:2523))
        (PORT d[9] (1898:1898:1898) (2213:2213:2213))
        (PORT d[10] (2600:2600:2600) (3013:3013:3013))
        (PORT d[11] (1971:1971:1971) (2300:2300:2300))
        (PORT d[12] (2812:2812:2812) (3265:3265:3265))
        (PORT clk (1328:1328:1328) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1322:1322:1322))
        (PORT d[0] (1611:1611:1611) (1824:1824:1824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (836:836:836))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (836:836:836))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (950:950:950))
        (PORT datab (300:300:300) (371:371:371))
        (PORT datac (1014:1014:1014) (1158:1158:1158))
        (PORT datad (703:703:703) (852:852:852))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2945:2945:2945))
        (PORT d[1] (3193:3193:3193) (3733:3733:3733))
        (PORT d[2] (3026:3026:3026) (3554:3554:3554))
        (PORT d[3] (1892:1892:1892) (2201:2201:2201))
        (PORT d[4] (3641:3641:3641) (4170:4170:4170))
        (PORT d[5] (3770:3770:3770) (4325:4325:4325))
        (PORT d[6] (2914:2914:2914) (3419:3419:3419))
        (PORT d[7] (2862:2862:2862) (3305:3305:3305))
        (PORT d[8] (1156:1156:1156) (1325:1325:1325))
        (PORT d[9] (2608:2608:2608) (3042:3042:3042))
        (PORT d[10] (3943:3943:3943) (4592:4592:4592))
        (PORT d[11] (1609:1609:1609) (1917:1917:1917))
        (PORT d[12] (1686:1686:1686) (1931:1931:1931))
        (PORT clk (1378:1378:1378) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1369:1369:1369))
        (PORT d[0] (1126:1126:1126) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1543:1543:1543))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (902:902:902) (1029:1029:1029))
        (PORT datad (281:281:281) (344:344:344))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2914:2914:2914))
        (PORT d[1] (1700:1700:1700) (1983:1983:1983))
        (PORT d[2] (1262:1262:1262) (1509:1509:1509))
        (PORT d[3] (2318:2318:2318) (2695:2695:2695))
        (PORT d[4] (3304:3304:3304) (3790:3790:3790))
        (PORT d[5] (2639:2639:2639) (3056:3056:3056))
        (PORT d[6] (2097:2097:2097) (2452:2452:2452))
        (PORT d[7] (1540:1540:1540) (1811:1811:1811))
        (PORT d[8] (1655:1655:1655) (1938:1938:1938))
        (PORT d[9] (2330:2330:2330) (2717:2717:2717))
        (PORT d[10] (2335:2335:2335) (2724:2724:2724))
        (PORT d[11] (2438:2438:2438) (2893:2893:2893))
        (PORT d[12] (3413:3413:3413) (3961:3961:3961))
        (PORT clk (1366:1366:1366) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
        (PORT d[0] (1605:1605:1605) (1824:1824:1824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1848:1848:1848))
        (PORT d[1] (2398:2398:2398) (2783:2783:2783))
        (PORT d[2] (1793:1793:1793) (2114:2114:2114))
        (PORT d[3] (2301:2301:2301) (2675:2675:2675))
        (PORT d[4] (3791:3791:3791) (4357:4357:4357))
        (PORT d[5] (3090:3090:3090) (3585:3585:3585))
        (PORT d[6] (2449:2449:2449) (2851:2851:2851))
        (PORT d[7] (1718:1718:1718) (1960:1960:1960))
        (PORT d[8] (2710:2710:2710) (3086:3086:3086))
        (PORT d[9] (2076:2076:2076) (2417:2417:2417))
        (PORT d[10] (3581:3581:3581) (4207:4207:4207))
        (PORT d[11] (2049:2049:2049) (2430:2430:2430))
        (PORT d[12] (3322:3322:3322) (3836:3836:3836))
        (PORT clk (1305:1305:1305) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1300:1300:1300))
        (PORT d[0] (1041:1041:1041) (1178:1178:1178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (814:814:814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (814:814:814))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (814:814:814))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (3184:3184:3184))
        (PORT d[1] (1581:1581:1581) (1851:1851:1851))
        (PORT d[2] (1246:1246:1246) (1482:1482:1482))
        (PORT d[3] (2173:2173:2173) (2539:2539:2539))
        (PORT d[4] (3349:3349:3349) (3833:3833:3833))
        (PORT d[5] (2655:2655:2655) (3084:3084:3084))
        (PORT d[6] (2253:2253:2253) (2631:2631:2631))
        (PORT d[7] (1844:1844:1844) (2154:2154:2154))
        (PORT d[8] (1754:1754:1754) (2050:2050:2050))
        (PORT d[9] (1723:1723:1723) (2015:2015:2015))
        (PORT d[10] (1945:1945:1945) (2266:2266:2266))
        (PORT d[11] (1512:1512:1512) (1778:1778:1778))
        (PORT d[12] (3129:3129:3129) (3635:3635:3635))
        (PORT clk (1367:1367:1367) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1361:1361:1361))
        (PORT d[0] (1569:1569:1569) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1361:1361:1361))
        (PORT datab (720:720:720) (876:876:876))
        (PORT datac (1164:1164:1164) (1358:1358:1358))
        (PORT datad (275:275:275) (337:337:337))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2358:2358:2358))
        (PORT d[1] (2649:2649:2649) (3114:3114:3114))
        (PORT d[2] (2476:2476:2476) (2929:2929:2929))
        (PORT d[3] (2259:2259:2259) (2615:2615:2615))
        (PORT d[4] (3069:3069:3069) (3514:3514:3514))
        (PORT d[5] (3088:3088:3088) (3551:3551:3551))
        (PORT d[6] (2363:2363:2363) (2787:2787:2787))
        (PORT d[7] (2315:2315:2315) (2678:2678:2678))
        (PORT d[8] (2205:2205:2205) (2505:2505:2505))
        (PORT d[9] (2049:2049:2049) (2398:2398:2398))
        (PORT d[10] (3405:3405:3405) (3985:3985:3985))
        (PORT d[11] (1974:1974:1974) (2331:2331:2331))
        (PORT d[12] (1683:1683:1683) (1927:1927:1927))
        (PORT clk (1349:1349:1349) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1343:1343:1343))
        (PORT d[0] (1215:1215:1215) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1815:1815:1815))
        (PORT datab (290:290:290) (359:359:359))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (980:980:980) (1129:1129:1129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (387:387:387))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (371:371:371) (455:455:455))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (500:500:500))
        (PORT datab (588:588:588) (703:703:703))
        (PORT datac (544:544:544) (644:644:644))
        (PORT datad (322:322:322) (371:371:371))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (383:383:383) (466:466:466))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3458:3458:3458))
        (PORT d[1] (2748:2748:2748) (3216:3216:3216))
        (PORT d[2] (2792:2792:2792) (3284:3284:3284))
        (PORT d[3] (2990:2990:2990) (3504:3504:3504))
        (PORT d[4] (2618:2618:2618) (2985:2985:2985))
        (PORT d[5] (2715:2715:2715) (3169:3169:3169))
        (PORT d[6] (2818:2818:2818) (3283:3283:3283))
        (PORT d[7] (2490:2490:2490) (2888:2888:2888))
        (PORT d[8] (2211:2211:2211) (2587:2587:2587))
        (PORT d[9] (2773:2773:2773) (3197:3197:3197))
        (PORT d[10] (2436:2436:2436) (2861:2861:2861))
        (PORT d[11] (2081:2081:2081) (2449:2449:2449))
        (PORT d[12] (3156:3156:3156) (3646:3646:3646))
        (PORT clk (1360:1360:1360) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1351:1351:1351))
        (PORT d[0] (1722:1722:1722) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3247:3247:3247) (3759:3759:3759))
        (PORT d[1] (1958:1958:1958) (2305:2305:2305))
        (PORT d[2] (1396:1396:1396) (1649:1649:1649))
        (PORT d[3] (2340:2340:2340) (2718:2718:2718))
        (PORT d[4] (3536:3536:3536) (4023:4023:4023))
        (PORT d[5] (2547:2547:2547) (2968:2968:2968))
        (PORT d[6] (2499:2499:2499) (2915:2915:2915))
        (PORT d[7] (1878:1878:1878) (2200:2200:2200))
        (PORT d[8] (1476:1476:1476) (1730:1730:1730))
        (PORT d[9] (1703:1703:1703) (1975:1975:1975))
        (PORT d[10] (2050:2050:2050) (2400:2400:2400))
        (PORT d[11] (1890:1890:1890) (2215:2215:2215))
        (PORT d[12] (3220:3220:3220) (3705:3705:3705))
        (PORT clk (1382:1382:1382) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1373:1373:1373))
        (PORT d[0] (1593:1593:1593) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3878:3878:3878))
        (PORT d[1] (1589:1589:1589) (1883:1883:1883))
        (PORT d[2] (2029:2029:2029) (2310:2310:2310))
        (PORT d[3] (2134:2134:2134) (2495:2495:2495))
        (PORT d[4] (2413:2413:2413) (2748:2748:2748))
        (PORT d[5] (2502:2502:2502) (2912:2912:2912))
        (PORT d[6] (2134:2134:2134) (2494:2494:2494))
        (PORT d[7] (2935:2935:2935) (3387:3387:3387))
        (PORT d[8] (2524:2524:2524) (2924:2924:2924))
        (PORT d[9] (1532:1532:1532) (1794:1794:1794))
        (PORT d[10] (1829:1829:1829) (2137:2137:2137))
        (PORT d[11] (1674:1674:1674) (1973:1973:1973))
        (PORT d[12] (3302:3302:3302) (3811:3811:3811))
        (PORT clk (1382:1382:1382) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1373:1373:1373))
        (PORT d[0] (1170:1170:1170) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1544:1544:1544))
        (PORT datab (848:848:848) (957:957:957))
        (PORT datac (711:711:711) (836:836:836))
        (PORT datad (1222:1222:1222) (1461:1461:1461))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2571:2571:2571))
        (PORT d[1] (2983:2983:2983) (3490:3490:3490))
        (PORT d[2] (2689:2689:2689) (3175:3175:3175))
        (PORT d[3] (2437:2437:2437) (2820:2820:2820))
        (PORT d[4] (3446:3446:3446) (3954:3954:3954))
        (PORT d[5] (3442:3442:3442) (3957:3957:3957))
        (PORT d[6] (2756:2756:2756) (3250:3250:3250))
        (PORT d[7] (2656:2656:2656) (3067:3067:3067))
        (PORT d[8] (2548:2548:2548) (2890:2890:2890))
        (PORT d[9] (2417:2417:2417) (2825:2825:2825))
        (PORT d[10] (3738:3738:3738) (4358:4358:4358))
        (PORT d[11] (1605:1605:1605) (1908:1908:1908))
        (PORT d[12] (1491:1491:1491) (1706:1706:1706))
        (PORT clk (1352:1352:1352) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1344:1344:1344))
        (PORT d[0] (1361:1361:1361) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1488:1488:1488))
        (PORT datab (1085:1085:1085) (1250:1250:1250))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1181:1181:1181) (1332:1332:1332))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2992:2992:2992))
        (PORT d[1] (2378:2378:2378) (2793:2793:2793))
        (PORT d[2] (2402:2402:2402) (2834:2834:2834))
        (PORT d[3] (3010:3010:3010) (3524:3524:3524))
        (PORT d[4] (3144:3144:3144) (3592:3592:3592))
        (PORT d[5] (3066:3066:3066) (3565:3565:3565))
        (PORT d[6] (2456:2456:2456) (2870:2870:2870))
        (PORT d[7] (1947:1947:1947) (2263:2263:2263))
        (PORT d[8] (1825:1825:1825) (2139:2139:2139))
        (PORT d[9] (2403:2403:2403) (2775:2775:2775))
        (PORT d[10] (3033:3033:3033) (3561:3561:3561))
        (PORT d[11] (1720:1720:1720) (2042:2042:2042))
        (PORT d[12] (2784:2784:2784) (3221:3221:3221))
        (PORT clk (1304:1304:1304) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1298:1298:1298))
        (PORT d[0] (1954:1954:1954) (2198:2198:2198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (811:811:811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (812:812:812))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (812:812:812))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3901:3901:3901))
        (PORT d[1] (1808:1808:1808) (2133:2133:2133))
        (PORT d[2] (3161:3161:3161) (3703:3703:3703))
        (PORT d[3] (2972:2972:2972) (3465:3465:3465))
        (PORT d[4] (2776:2776:2776) (3164:3164:3164))
        (PORT d[5] (2881:2881:2881) (3342:3342:3342))
        (PORT d[6] (1972:1972:1972) (2319:2319:2319))
        (PORT d[7] (2524:2524:2524) (2920:2920:2920))
        (PORT d[8] (1692:1692:1692) (1993:1993:1993))
        (PORT d[9] (1308:1308:1308) (1513:1513:1513))
        (PORT d[10] (2207:2207:2207) (2574:2574:2574))
        (PORT d[11] (1498:1498:1498) (1779:1779:1779))
        (PORT d[12] (2126:2126:2126) (2439:2439:2439))
        (PORT clk (1370:1370:1370) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1363:1363:1363))
        (PORT d[0] (1881:1881:1881) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1432:1432:1432))
        (PORT datab (908:908:908) (1052:1052:1052))
        (PORT datac (715:715:715) (841:841:841))
        (PORT datad (1221:1221:1221) (1460:1460:1460))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2642:2642:2642))
        (PORT d[1] (1553:1553:1553) (1821:1821:1821))
        (PORT d[2] (1387:1387:1387) (1641:1641:1641))
        (PORT d[3] (2139:2139:2139) (2499:2499:2499))
        (PORT d[4] (3409:3409:3409) (3928:3928:3928))
        (PORT d[5] (2988:2988:2988) (3489:3489:3489))
        (PORT d[6] (2202:2202:2202) (2602:2602:2602))
        (PORT d[7] (1864:1864:1864) (2197:2197:2197))
        (PORT d[8] (1550:1550:1550) (1799:1799:1799))
        (PORT d[9] (2118:2118:2118) (2481:2481:2481))
        (PORT d[10] (2057:2057:2057) (2404:2404:2404))
        (PORT d[11] (2785:2785:2785) (3288:3288:3288))
        (PORT d[12] (3415:3415:3415) (3976:3976:3976))
        (PORT clk (1387:1387:1387) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1381:1381:1381))
        (PORT d[0] (1755:1755:1755) (1960:1960:1960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2047:2047:2047))
        (PORT d[1] (1352:1352:1352) (1595:1595:1595))
        (PORT d[2] (1894:1894:1894) (2227:2227:2227))
        (PORT d[3] (2055:2055:2055) (2388:2388:2388))
        (PORT d[4] (1818:1818:1818) (2078:2078:2078))
        (PORT d[5] (1853:1853:1853) (2120:2120:2120))
        (PORT d[6] (2209:2209:2209) (2608:2608:2608))
        (PORT d[7] (2104:2104:2104) (2464:2464:2464))
        (PORT d[8] (2138:2138:2138) (2470:2470:2470))
        (PORT d[9] (1784:1784:1784) (2093:2093:2093))
        (PORT d[10] (1882:1882:1882) (2185:2185:2185))
        (PORT d[11] (2139:2139:2139) (2519:2519:2519))
        (PORT d[12] (3933:3933:3933) (4555:4555:4555))
        (PORT clk (1346:1346:1346) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1341:1341:1341))
        (PORT d[0] (1011:1011:1011) (1121:1121:1121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1265:1265:1265))
        (PORT datab (1246:1246:1246) (1494:1494:1494))
        (PORT datac (697:697:697) (793:793:793))
        (PORT datad (1263:1263:1263) (1522:1522:1522))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2928:2928:2928))
        (PORT d[1] (3001:3001:3001) (3512:3512:3512))
        (PORT d[2] (2859:2859:2859) (3368:3368:3368))
        (PORT d[3] (2432:2432:2432) (2813:2813:2813))
        (PORT d[4] (3624:3624:3624) (4160:4160:4160))
        (PORT d[5] (3606:3606:3606) (4139:4139:4139))
        (PORT d[6] (2897:2897:2897) (3401:3401:3401))
        (PORT d[7] (2701:2701:2701) (3124:3124:3124))
        (PORT d[8] (1345:1345:1345) (1541:1541:1541))
        (PORT d[9] (2425:2425:2425) (2834:2834:2834))
        (PORT d[10] (3772:3772:3772) (4399:4399:4399))
        (PORT d[11] (1782:1782:1782) (2113:2113:2113))
        (PORT d[12] (1512:1512:1512) (1732:1732:1732))
        (PORT clk (1355:1355:1355) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1350:1350:1350))
        (PORT d[0] (1024:1024:1024) (1156:1156:1156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2662:2662:2662))
        (PORT d[1] (1887:1887:1887) (2207:2207:2207))
        (PORT d[2] (1029:1029:1029) (1192:1192:1192))
        (PORT d[3] (1034:1034:1034) (1192:1192:1192))
        (PORT d[4] (1463:1463:1463) (1677:1677:1677))
        (PORT d[5] (2402:2402:2402) (2749:2749:2749))
        (PORT d[6] (1530:1530:1530) (1815:1815:1815))
        (PORT d[7] (1405:1405:1405) (1641:1641:1641))
        (PORT d[8] (3032:3032:3032) (3484:3484:3484))
        (PORT d[9] (2547:2547:2547) (2962:2962:2962))
        (PORT d[10] (2442:2442:2442) (2824:2824:2824))
        (PORT d[11] (1135:1135:1135) (1354:1354:1354))
        (PORT d[12] (1021:1021:1021) (1175:1175:1175))
        (PORT clk (1404:1404:1404) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1394:1394:1394))
        (PORT d[0] (288:288:288) (303:303:303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1488:1488:1488))
        (PORT datab (886:886:886) (1016:1016:1016))
        (PORT datac (712:712:712) (837:837:837))
        (PORT datad (188:188:188) (220:220:220))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (604:604:604))
        (PORT datab (706:706:706) (837:837:837))
        (PORT datac (1353:1353:1353) (1565:1565:1565))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3481:3481:3481))
        (PORT d[1] (2749:2749:2749) (3217:3217:3217))
        (PORT d[2] (2781:2781:2781) (3269:3269:3269))
        (PORT d[3] (3136:3136:3136) (3666:3666:3666))
        (PORT d[4] (2634:2634:2634) (3006:3006:3006))
        (PORT d[5] (2720:2720:2720) (3172:3172:3172))
        (PORT d[6] (2831:2831:2831) (3297:3297:3297))
        (PORT d[7] (2504:2504:2504) (2904:2904:2904))
        (PORT d[8] (2217:2217:2217) (2592:2592:2592))
        (PORT d[9] (2762:2762:2762) (3179:3179:3179))
        (PORT d[10] (3426:3426:3426) (4009:4009:4009))
        (PORT d[11] (2094:2094:2094) (2469:2469:2469))
        (PORT d[12] (3163:3163:3163) (3654:3654:3654))
        (PORT clk (1363:1363:1363) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1355:1355:1355))
        (PORT d[0] (1832:1832:1832) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3913:3913:3913))
        (PORT d[1] (1767:1767:1767) (2086:2086:2086))
        (PORT d[2] (2041:2041:2041) (2327:2327:2327))
        (PORT d[3] (2144:2144:2144) (2506:2506:2506))
        (PORT d[4] (2408:2408:2408) (2741:2741:2741))
        (PORT d[5] (2509:2509:2509) (2920:2920:2920))
        (PORT d[6] (2135:2135:2135) (2494:2494:2494))
        (PORT d[7] (2949:2949:2949) (3408:3408:3408))
        (PORT d[8] (2684:2684:2684) (3103:3103:3103))
        (PORT d[9] (1713:1713:1713) (2003:2003:2003))
        (PORT d[10] (1845:1845:1845) (2158:2158:2158))
        (PORT d[11] (1835:1835:1835) (2155:2155:2155))
        (PORT d[12] (3347:3347:3347) (3869:3869:3869))
        (PORT clk (1384:1384:1384) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1375:1375:1375))
        (PORT d[0] (1262:1262:1262) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1301:1301:1301))
        (PORT datab (823:823:823) (935:935:935))
        (PORT datac (712:712:712) (838:838:838))
        (PORT datad (1222:1222:1222) (1461:1461:1461))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (1354:1354:1354) (1566:1566:1566))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (784:784:784))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (928:928:928) (1056:1056:1056))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (2038:2038:2038))
        (PORT d[1] (2458:2458:2458) (2904:2904:2904))
        (PORT d[2] (2298:2298:2298) (2734:2734:2734))
        (PORT d[3] (2560:2560:2560) (2987:2987:2987))
        (PORT d[4] (3181:3181:3181) (3642:3642:3642))
        (PORT d[5] (2842:2842:2842) (3301:3301:3301))
        (PORT d[6] (2367:2367:2367) (2777:2777:2777))
        (PORT d[7] (2113:2113:2113) (2445:2445:2445))
        (PORT d[8] (1741:1741:1741) (1993:1993:1993))
        (PORT d[9] (1592:1592:1592) (1860:1860:1860))
        (PORT d[10] (3310:3310:3310) (3883:3883:3883))
        (PORT d[11] (2093:2093:2093) (2477:2477:2477))
        (PORT d[12] (2839:2839:2839) (3294:3294:3294))
        (PORT clk (1368:1368:1368) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1361:1361:1361))
        (PORT d[0] (2008:2008:2008) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2898:2898:2898))
        (PORT d[1] (2445:2445:2445) (2849:2849:2849))
        (PORT d[2] (1354:1354:1354) (1604:1604:1604))
        (PORT d[3] (3414:3414:3414) (3946:3946:3946))
        (PORT d[4] (3027:3027:3027) (3491:3491:3491))
        (PORT d[5] (2278:2278:2278) (2647:2647:2647))
        (PORT d[6] (3047:3047:3047) (3550:3550:3550))
        (PORT d[7] (2255:2255:2255) (2620:2620:2620))
        (PORT d[8] (2081:2081:2081) (2443:2443:2443))
        (PORT d[9] (3053:3053:3053) (3560:3560:3560))
        (PORT d[10] (2484:2484:2484) (2885:2885:2885))
        (PORT d[11] (2046:2046:2046) (2436:2436:2436))
        (PORT d[12] (3856:3856:3856) (4474:4474:4474))
        (PORT clk (1359:1359:1359) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1351:1351:1351))
        (PORT d[0] (1260:1260:1260) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (3482:3482:3482))
        (PORT d[1] (1603:1603:1603) (1849:1849:1849))
        (PORT d[2] (1398:1398:1398) (1668:1668:1668))
        (PORT d[3] (1977:1977:1977) (2297:2297:2297))
        (PORT d[4] (3387:3387:3387) (3898:3898:3898))
        (PORT d[5] (2637:2637:2637) (3058:3058:3058))
        (PORT d[6] (1867:1867:1867) (2198:2198:2198))
        (PORT d[7] (2737:2737:2737) (3155:3155:3155))
        (PORT d[8] (2457:2457:2457) (2866:2866:2866))
        (PORT d[9] (1991:1991:1991) (2314:2314:2314))
        (PORT d[10] (3030:3030:3030) (3509:3509:3509))
        (PORT d[11] (2418:2418:2418) (2854:2854:2854))
        (PORT d[12] (2568:2568:2568) (2965:2965:2965))
        (PORT clk (1380:1380:1380) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1373:1373:1373))
        (PORT d[0] (902:902:902) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2238:2238:2238))
        (PORT d[1] (2544:2544:2544) (2950:2950:2950))
        (PORT d[2] (1596:1596:1596) (1885:1885:1885))
        (PORT d[3] (2300:2300:2300) (2674:2674:2674))
        (PORT d[4] (3969:3969:3969) (4556:4556:4556))
        (PORT d[5] (3081:3081:3081) (3576:3576:3576))
        (PORT d[6] (2627:2627:2627) (3050:3050:3050))
        (PORT d[7] (1540:1540:1540) (1758:1758:1758))
        (PORT d[8] (2749:2749:2749) (3140:3140:3140))
        (PORT d[9] (2266:2266:2266) (2633:2633:2633))
        (PORT d[10] (3773:3773:3773) (4437:4437:4437))
        (PORT d[11] (1824:1824:1824) (2168:2168:2168))
        (PORT d[12] (3495:3495:3495) (4030:4030:4030))
        (PORT clk (1325:1325:1325) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1319:1319:1319))
        (PORT d[0] (2116:2116:2116) (2375:2375:2375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (891:891:891))
        (PORT datab (873:873:873) (1058:1058:1058))
        (PORT datac (832:832:832) (946:946:946))
        (PORT datad (1030:1030:1030) (1240:1240:1240))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1273:1273:1273))
        (PORT datab (866:866:866) (1051:1051:1051))
        (PORT datac (1054:1054:1054) (1217:1217:1217))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (3093:3093:3093))
        (PORT d[1] (1854:1854:1854) (2164:2164:2164))
        (PORT d[2] (1432:1432:1432) (1704:1704:1704))
        (PORT d[3] (2341:2341:2341) (2720:2720:2720))
        (PORT d[4] (3207:3207:3207) (3680:3680:3680))
        (PORT d[5] (2816:2816:2816) (3254:3254:3254))
        (PORT d[6] (2103:2103:2103) (2467:2467:2467))
        (PORT d[7] (1728:1728:1728) (2021:2021:2021))
        (PORT d[8] (1749:1749:1749) (2057:2057:2057))
        (PORT d[9] (2335:2335:2335) (2742:2742:2742))
        (PORT d[10] (2486:2486:2486) (2894:2894:2894))
        (PORT d[11] (2465:2465:2465) (2933:2933:2933))
        (PORT d[12] (3394:3394:3394) (3937:3937:3937))
        (PORT clk (1361:1361:1361) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1356:1356:1356))
        (PORT d[0] (2013:2013:2013) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2432:2432:2432))
        (PORT d[1] (2048:2048:2048) (2397:2397:2397))
        (PORT d[2] (1916:1916:1916) (2248:2248:2248))
        (PORT d[3] (2822:2822:2822) (3260:3260:3260))
        (PORT d[4] (3818:3818:3818) (4395:4395:4395))
        (PORT d[5] (1997:1997:1997) (2305:2305:2305))
        (PORT d[6] (2192:2192:2192) (2593:2593:2593))
        (PORT d[7] (2245:2245:2245) (2632:2632:2632))
        (PORT d[8] (1744:1744:1744) (2042:2042:2042))
        (PORT d[9] (2491:2491:2491) (2902:2902:2902))
        (PORT d[10] (1546:1546:1546) (1784:1784:1784))
        (PORT d[11] (3353:3353:3353) (3945:3945:3945))
        (PORT d[12] (4002:4002:4002) (4654:4654:4654))
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (PORT d[0] (1002:1002:1002) (1134:1134:1134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (2099:2099:2099))
        (PORT d[1] (2415:2415:2415) (2802:2802:2802))
        (PORT d[2] (1475:1475:1475) (1757:1757:1757))
        (PORT d[3] (2154:2154:2154) (2503:2503:2503))
        (PORT d[4] (3439:3439:3439) (3949:3949:3949))
        (PORT d[5] (2739:2739:2739) (3189:3189:3189))
        (PORT d[6] (2277:2277:2277) (2659:2659:2659))
        (PORT d[7] (2062:2062:2062) (2345:2345:2345))
        (PORT d[8] (2363:2363:2363) (2694:2694:2694))
        (PORT d[9] (1891:1891:1891) (2204:2204:2204))
        (PORT d[10] (3195:3195:3195) (3758:3758:3758))
        (PORT d[11] (2024:2024:2024) (2399:2399:2399))
        (PORT d[12] (2962:2962:2962) (3430:3430:3430))
        (PORT clk (1330:1330:1330) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1325:1325:1325))
        (PORT d[0] (2081:2081:2081) (2370:2370:2370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (3250:3250:3250))
        (PORT d[1] (1727:1727:1727) (2036:2036:2036))
        (PORT d[2] (1193:1193:1193) (1420:1420:1420))
        (PORT d[3] (2691:2691:2691) (3123:3123:3123))
        (PORT d[4] (3043:3043:3043) (3490:3490:3490))
        (PORT d[5] (2462:2462:2462) (2858:2858:2858))
        (PORT d[6] (2324:2324:2324) (2722:2722:2722))
        (PORT d[7] (1715:1715:1715) (2004:2004:2004))
        (PORT d[8] (1534:1534:1534) (1810:1810:1810))
        (PORT d[9] (2523:2523:2523) (2952:2952:2952))
        (PORT d[10] (2706:2706:2706) (3154:3154:3154))
        (PORT d[11] (2654:2654:2654) (3152:3152:3152))
        (PORT d[12] (3758:3758:3758) (4352:4352:4352))
        (PORT clk (1334:1334:1334) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
        (PORT d[0] (1095:1095:1095) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1381:1381:1381))
        (PORT datab (1239:1239:1239) (1426:1426:1426))
        (PORT datac (1005:1005:1005) (1210:1210:1210))
        (PORT datad (987:987:987) (1129:1129:1129))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (1115:1115:1115))
        (PORT datab (792:792:792) (910:910:910))
        (PORT datac (1118:1118:1118) (1345:1345:1345))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (827:827:827))
        (PORT datab (1095:1095:1095) (1264:1264:1264))
        (PORT datac (441:441:441) (508:508:508))
        (PORT datad (1329:1329:1329) (1566:1566:1566))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (2258:2258:2258))
        (PORT d[1] (1514:1514:1514) (1786:1786:1786))
        (PORT d[2] (1032:1032:1032) (1238:1238:1238))
        (PORT d[3] (1859:1859:1859) (2147:2147:2147))
        (PORT d[4] (2122:2122:2122) (2420:2420:2420))
        (PORT d[5] (2029:2029:2029) (2320:2320:2320))
        (PORT d[6] (2753:2753:2753) (3241:3241:3241))
        (PORT d[7] (1256:1256:1256) (1463:1463:1463))
        (PORT d[8] (2674:2674:2674) (3078:3078:3078))
        (PORT d[9] (2183:2183:2183) (2549:2549:2549))
        (PORT d[10] (2098:2098:2098) (2436:2436:2436))
        (PORT d[11] (1731:1731:1731) (2049:2049:2049))
        (PORT d[12] (4304:4304:4304) (4975:4975:4975))
        (PORT clk (1378:1378:1378) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1369:1369:1369))
        (PORT d[0] (841:841:841) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2467:2467:2467))
        (PORT d[1] (1717:1717:1717) (2019:2019:2019))
        (PORT d[2] (1272:1272:1272) (1499:1499:1499))
        (PORT d[3] (2021:2021:2021) (2334:2334:2334))
        (PORT d[4] (2284:2284:2284) (2601:2601:2601))
        (PORT d[5] (2211:2211:2211) (2527:2527:2527))
        (PORT d[6] (1586:1586:1586) (1875:1875:1875))
        (PORT d[7] (1059:1059:1059) (1243:1243:1243))
        (PORT d[8] (2855:2855:2855) (3285:3285:3285))
        (PORT d[9] (2368:2368:2368) (2760:2760:2760))
        (PORT d[10] (2268:2268:2268) (2631:2631:2631))
        (PORT d[11] (1308:1308:1308) (1549:1549:1549))
        (PORT d[12] (1203:1203:1203) (1380:1380:1380))
        (PORT clk (1394:1394:1394) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1386:1386:1386))
        (PORT d[0] (708:708:708) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1488:1488:1488))
        (PORT datab (548:548:548) (628:628:628))
        (PORT datac (717:717:717) (843:843:843))
        (PORT datad (362:362:362) (416:416:416))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (2048:2048:2048))
        (PORT d[1] (1375:1375:1375) (1626:1626:1626))
        (PORT d[2] (1873:1873:1873) (2202:2202:2202))
        (PORT d[3] (1918:1918:1918) (2231:2231:2231))
        (PORT d[4] (1975:1975:1975) (2252:2252:2252))
        (PORT d[5] (3408:3408:3408) (3978:3978:3978))
        (PORT d[6] (2208:2208:2208) (2607:2607:2607))
        (PORT d[7] (2091:2091:2091) (2443:2443:2443))
        (PORT d[8] (2137:2137:2137) (2469:2469:2469))
        (PORT d[9] (1730:1730:1730) (2036:2036:2036))
        (PORT d[10] (1875:1875:1875) (2175:2175:2175))
        (PORT d[11] (1982:1982:1982) (2343:2343:2343))
        (PORT d[12] (3907:3907:3907) (4520:4520:4520))
        (PORT clk (1352:1352:1352) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1348:1348:1348))
        (PORT d[0] (1511:1511:1511) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (3030:3030:3030))
        (PORT d[1] (2558:2558:2558) (2998:2998:2998))
        (PORT d[2] (2593:2593:2593) (3055:3055:3055))
        (PORT d[3] (2996:2996:2996) (3507:3507:3507))
        (PORT d[4] (2940:2940:2940) (3359:3359:3359))
        (PORT d[5] (3231:3231:3231) (3748:3748:3748))
        (PORT d[6] (2491:2491:2491) (2913:2913:2913))
        (PORT d[7] (2138:2138:2138) (2486:2486:2486))
        (PORT d[8] (1858:1858:1858) (2183:2183:2183))
        (PORT d[9] (2401:2401:2401) (2766:2766:2766))
        (PORT d[10] (3057:3057:3057) (3587:3587:3587))
        (PORT d[11] (1893:1893:1893) (2240:2240:2240))
        (PORT d[12] (2969:2969:2969) (3437:3437:3437))
        (PORT clk (1333:1333:1333) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (PORT d[0] (2377:2377:2377) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1487:1487:1487))
        (PORT datab (853:853:853) (987:987:987))
        (PORT datac (719:719:719) (845:845:845))
        (PORT datad (1169:1169:1169) (1374:1374:1374))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3258:3258:3258) (3782:3782:3782))
        (PORT d[1] (2283:2283:2283) (2671:2671:2671))
        (PORT d[2] (1733:1733:1733) (2034:2034:2034))
        (PORT d[3] (2533:2533:2533) (2948:2948:2948))
        (PORT d[4] (3729:3729:3729) (4245:4245:4245))
        (PORT d[5] (2744:2744:2744) (3200:3200:3200))
        (PORT d[6] (2734:2734:2734) (3187:3187:3187))
        (PORT d[7] (2293:2293:2293) (2682:2682:2682))
        (PORT d[8] (1715:1715:1715) (2014:2014:2014))
        (PORT d[9] (2066:2066:2066) (2385:2385:2385))
        (PORT d[10] (2069:2069:2069) (2418:2418:2418))
        (PORT d[11] (2234:2234:2234) (2603:2603:2603))
        (PORT d[12] (3575:3575:3575) (4109:4109:4109))
        (PORT clk (1395:1395:1395) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1387:1387:1387))
        (PORT d[0] (1586:1586:1586) (1804:1804:1804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2555:2555:2555))
        (PORT d[1] (1352:1352:1352) (1556:1556:1556))
        (PORT d[2] (2874:2874:2874) (3395:3395:3395))
        (PORT d[3] (2394:2394:2394) (2794:2794:2794))
        (PORT d[4] (3618:3618:3618) (4168:4168:4168))
        (PORT d[5] (3242:3242:3242) (3768:3768:3768))
        (PORT d[6] (2765:2765:2765) (3255:3255:3255))
        (PORT d[7] (1039:1039:1039) (1195:1195:1195))
        (PORT d[8] (1360:1360:1360) (1569:1569:1569))
        (PORT d[9] (1560:1560:1560) (1823:1823:1823))
        (PORT d[10] (3685:3685:3685) (4306:4306:4306))
        (PORT d[11] (2464:2464:2464) (2900:2900:2900))
        (PORT d[12] (1058:1058:1058) (1231:1231:1231))
        (PORT clk (1331:1331:1331) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1324:1324:1324))
        (PORT d[0] (1104:1104:1104) (1224:1224:1224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (837:837:837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1254:1254:1254))
        (PORT datab (1044:1044:1044) (1208:1208:1208))
        (PORT datac (1418:1418:1418) (1701:1701:1701))
        (PORT datad (923:923:923) (1077:1077:1077))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (2350:2350:2350))
        (PORT d[1] (2467:2467:2467) (2908:2908:2908))
        (PORT d[2] (2304:2304:2304) (2738:2738:2738))
        (PORT d[3] (1903:1903:1903) (2208:2208:2208))
        (PORT d[4] (3052:3052:3052) (3504:3504:3504))
        (PORT d[5] (2908:2908:2908) (3346:3346:3346))
        (PORT d[6] (2192:2192:2192) (2592:2592:2592))
        (PORT d[7] (2151:2151:2151) (2498:2498:2498))
        (PORT d[8] (2022:2022:2022) (2295:2295:2295))
        (PORT d[9] (1853:1853:1853) (2167:2167:2167))
        (PORT d[10] (3224:3224:3224) (3773:3773:3773))
        (PORT d[11] (1818:1818:1818) (2159:2159:2159))
        (PORT d[12] (2778:2778:2778) (3225:3225:3225))
        (PORT clk (1366:1366:1366) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1359:1359:1359))
        (PORT d[0] (2126:2126:2126) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (825:825:825) (950:950:950))
        (PORT d[1] (3352:3352:3352) (3913:3913:3913))
        (PORT d[2] (1346:1346:1346) (1553:1553:1553))
        (PORT d[3] (1889:1889:1889) (2195:2195:2195))
        (PORT d[4] (1700:1700:1700) (1961:1961:1961))
        (PORT d[5] (3773:3773:3773) (4328:4328:4328))
        (PORT d[6] (3085:3085:3085) (3618:3618:3618))
        (PORT d[7] (2871:2871:2871) (3315:3315:3315))
        (PORT d[8] (1311:1311:1311) (1496:1496:1496))
        (PORT d[9] (2775:2775:2775) (3227:3227:3227))
        (PORT d[10] (3961:3961:3961) (4614:4614:4614))
        (PORT d[11] (1594:1594:1594) (1893:1893:1893))
        (PORT d[12] (1691:1691:1691) (1935:1935:1935))
        (PORT clk (1386:1386:1386) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1377:1377:1377))
        (PORT d[0] (648:648:648) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1370:1370:1370))
        (PORT datab (491:491:491) (561:561:561))
        (PORT datac (1420:1420:1420) (1703:1703:1703))
        (PORT datad (918:918:918) (1072:1072:1072))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datac (827:827:827) (969:969:969))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (1354:1354:1354) (1566:1566:1566))
        (PORT datad (639:639:639) (731:731:731))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (783:783:783))
        (PORT datab (707:707:707) (838:838:838))
        (PORT datac (674:674:674) (746:746:746))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2641:2641:2641))
        (PORT d[1] (2039:2039:2039) (2387:2387:2387))
        (PORT d[2] (1901:1901:1901) (2230:2230:2230))
        (PORT d[3] (2820:2820:2820) (3267:3267:3267))
        (PORT d[4] (3798:3798:3798) (4372:4372:4372))
        (PORT d[5] (3538:3538:3538) (4115:4115:4115))
        (PORT d[6] (2196:2196:2196) (2603:2603:2603))
        (PORT d[7] (2224:2224:2224) (2603:2603:2603))
        (PORT d[8] (1553:1553:1553) (1819:1819:1819))
        (PORT d[9] (2467:2467:2467) (2871:2871:2871))
        (PORT d[10] (2928:2928:2928) (3414:3414:3414))
        (PORT d[11] (3179:3179:3179) (3743:3743:3743))
        (PORT d[12] (3966:3966:3966) (4608:4608:4608))
        (PORT clk (1353:1353:1353) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1347:1347:1347))
        (PORT d[0] (1553:1553:1553) (1745:1745:1745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1591:1591:1591))
        (PORT d[1] (1034:1034:1034) (1198:1198:1198))
        (PORT d[2] (1434:1434:1434) (1680:1680:1680))
        (PORT d[3] (1541:1541:1541) (1787:1787:1787))
        (PORT d[4] (556:556:556) (666:666:666))
        (PORT d[5] (699:699:699) (825:825:825))
        (PORT d[6] (704:704:704) (821:821:821))
        (PORT d[7] (1851:1851:1851) (2164:2164:2164))
        (PORT d[8] (570:570:570) (673:673:673))
        (PORT d[9] (1160:1160:1160) (1345:1345:1345))
        (PORT d[10] (2432:2432:2432) (2809:2809:2809))
        (PORT d[11] (2276:2276:2276) (2676:2676:2676))
        (PORT clk (1399:1399:1399) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1391:1391:1391))
        (PORT d[0] (569:569:569) (626:626:626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1451:1451:1451))
        (PORT datab (740:740:740) (856:856:856))
        (PORT datac (363:363:363) (428:428:428))
        (PORT datad (583:583:583) (713:713:713))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (1999:1999:1999))
        (PORT d[1] (1362:1362:1362) (1567:1567:1567))
        (PORT d[2] (3409:3409:3409) (4005:4005:4005))
        (PORT d[3] (1894:1894:1894) (2189:2189:2189))
        (PORT d[4] (688:688:688) (811:811:811))
        (PORT d[5] (550:550:550) (647:647:647))
        (PORT d[6] (553:553:553) (656:656:656))
        (PORT d[7] (1219:1219:1219) (1408:1408:1408))
        (PORT d[8] (562:562:562) (662:662:662))
        (PORT d[9] (1565:1565:1565) (1807:1807:1807))
        (PORT d[10] (834:834:834) (977:977:977))
        (PORT d[11] (2130:2130:2130) (2534:2534:2534))
        (PORT d[12] (704:704:704) (822:822:822))
        (PORT clk (1387:1387:1387) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1379:1379:1379))
        (PORT d[0] (660:660:660) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2884:2884:2884))
        (PORT d[1] (1590:1590:1590) (1881:1881:1881))
        (PORT d[2] (1606:1606:1606) (1899:1899:1899))
        (PORT d[3] (2187:2187:2187) (2547:2547:2547))
        (PORT d[4] (3231:3231:3231) (3717:3717:3717))
        (PORT d[5] (2665:2665:2665) (3103:3103:3103))
        (PORT d[6] (2260:2260:2260) (2648:2648:2648))
        (PORT d[7] (1538:1538:1538) (1811:1811:1811))
        (PORT d[8] (1778:1778:1778) (2102:2102:2102))
        (PORT d[9] (2370:2370:2370) (2778:2778:2778))
        (PORT d[10] (2651:2651:2651) (3083:3083:3083))
        (PORT d[11] (2389:2389:2389) (2820:2820:2820))
        (PORT d[12] (3275:3275:3275) (3783:3783:3783))
        (PORT clk (1333:1333:1333) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (PORT d[0] (1681:1681:1681) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (3389:3389:3389))
        (PORT d[1] (1615:1615:1615) (1900:1900:1900))
        (PORT d[2] (1431:1431:1431) (1692:1692:1692))
        (PORT d[3] (2182:2182:2182) (2548:2548:2548))
        (PORT d[4] (3040:3040:3040) (3485:3485:3485))
        (PORT d[5] (2539:2539:2539) (2957:2957:2957))
        (PORT d[6] (2431:2431:2431) (2835:2835:2835))
        (PORT d[7] (2023:2023:2023) (2361:2361:2361))
        (PORT d[8] (1674:1674:1674) (1959:1959:1959))
        (PORT d[9] (1730:1730:1730) (2018:2018:2018))
        (PORT d[10] (2011:2011:2011) (2342:2342:2342))
        (PORT d[11] (1517:1517:1517) (1790:1790:1790))
        (PORT d[12] (3288:3288:3288) (3807:3807:3807))
        (PORT clk (1361:1361:1361) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1354:1354:1354))
        (PORT d[0] (1701:1701:1701) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2891:2891:2891))
        (PORT d[1] (2455:2455:2455) (2862:2862:2862))
        (PORT d[2] (1345:1345:1345) (1588:1588:1588))
        (PORT d[3] (3235:3235:3235) (3744:3744:3744))
        (PORT d[4] (3004:3004:3004) (3460:3460:3460))
        (PORT d[5] (2278:2278:2278) (2651:2651:2651))
        (PORT d[6] (2893:2893:2893) (3383:3383:3383))
        (PORT d[7] (2264:2264:2264) (2633:2633:2633))
        (PORT d[8] (1922:1922:1922) (2262:2262:2262))
        (PORT d[9] (3063:3063:3063) (3574:3574:3574))
        (PORT d[10] (2471:2471:2471) (2866:2866:2866))
        (PORT d[11] (2041:2041:2041) (2428:2428:2428))
        (PORT d[12] (3848:3848:3848) (4465:4465:4465))
        (PORT clk (1353:1353:1353) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1345:1345:1345))
        (PORT d[0] (1266:1266:1266) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1336:1336:1336))
        (PORT datab (1305:1305:1305) (1503:1503:1503))
        (PORT datac (497:497:497) (612:612:612))
        (PORT datad (582:582:582) (711:711:711))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1089:1089:1089))
        (PORT datab (1893:1893:1893) (2170:2170:2170))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (588:588:588) (718:718:718))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (3265:3265:3265))
        (PORT d[1] (1411:1411:1411) (1669:1669:1669))
        (PORT d[2] (1945:1945:1945) (2275:2275:2275))
        (PORT d[3] (2715:2715:2715) (3155:3155:3155))
        (PORT d[4] (3227:3227:3227) (3704:3704:3704))
        (PORT d[5] (2522:2522:2522) (2942:2942:2942))
        (PORT d[6] (2804:2804:2804) (3256:3256:3256))
        (PORT d[7] (1285:1285:1285) (1519:1519:1519))
        (PORT d[8] (1981:1981:1981) (2304:2304:2304))
        (PORT d[9] (1894:1894:1894) (2211:2211:2211))
        (PORT d[10] (2567:2567:2567) (2973:2973:2973))
        (PORT d[11] (1964:1964:1964) (2292:2292:2292))
        (PORT d[12] (3314:3314:3314) (3855:3855:3855))
        (PORT clk (1321:1321:1321) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1314:1314:1314))
        (PORT d[0] (1629:1629:1629) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (828:828:828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (828:828:828))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (828:828:828))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2481:2481:2481))
        (PORT d[1] (1739:1739:1739) (2049:2049:2049))
        (PORT d[2] (1192:1192:1192) (1379:1379:1379))
        (PORT d[3] (1042:1042:1042) (1198:1198:1198))
        (PORT d[4] (2135:2135:2135) (2433:2433:2433))
        (PORT d[5] (2211:2211:2211) (2528:2528:2528))
        (PORT d[6] (1586:1586:1586) (1875:1875:1875))
        (PORT d[7] (1372:1372:1372) (1601:1601:1601))
        (PORT d[8] (2876:2876:2876) (3312:3312:3312))
        (PORT d[9] (2525:2525:2525) (2936:2936:2936))
        (PORT d[10] (889:889:889) (1035:1035:1035))
        (PORT d[11] (1769:1769:1769) (2097:2097:2097))
        (PORT d[12] (1042:1042:1042) (1199:1199:1199))
        (PORT clk (1398:1398:1398) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1389:1389:1389))
        (PORT d[0] (756:756:756) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1101:1101:1101))
        (PORT datab (607:607:607) (745:745:745))
        (PORT datac (490:490:490) (604:604:604))
        (PORT datad (595:595:595) (680:680:680))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1329:1329:1329))
        (PORT d[1] (3371:3371:3371) (3934:3934:3934))
        (PORT d[2] (1349:1349:1349) (1563:1563:1563))
        (PORT d[3] (2065:2065:2065) (2393:2393:2393))
        (PORT d[4] (3828:3828:3828) (4383:4383:4383))
        (PORT d[5] (1007:1007:1007) (1152:1152:1152))
        (PORT d[6] (1584:1584:1584) (1861:1861:1861))
        (PORT d[7] (3030:3030:3030) (3492:3492:3492))
        (PORT d[8] (1337:1337:1337) (1540:1540:1540))
        (PORT d[9] (1001:1001:1001) (1151:1151:1151))
        (PORT d[10] (1021:1021:1021) (1178:1178:1178))
        (PORT d[11] (1798:1798:1798) (2132:2132:2132))
        (PORT d[12] (1858:1858:1858) (2123:2123:2123))
        (PORT clk (1391:1391:1391) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1382:1382:1382))
        (PORT d[0] (1304:1304:1304) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3484:3484:3484))
        (PORT d[1] (2268:2268:2268) (2646:2646:2646))
        (PORT d[2] (2106:2106:2106) (2469:2469:2469))
        (PORT d[3] (2362:2362:2362) (2750:2750:2750))
        (PORT d[4] (3400:3400:3400) (3905:3905:3905))
        (PORT d[5] (3311:3311:3311) (3845:3845:3845))
        (PORT d[6] (2953:2953:2953) (3427:3427:3427))
        (PORT d[7] (1929:1929:1929) (2258:2258:2258))
        (PORT d[8] (2622:2622:2622) (3046:3046:3046))
        (PORT d[9] (2384:2384:2384) (2765:2765:2765))
        (PORT d[10] (3222:3222:3222) (3747:3747:3747))
        (PORT d[11] (2718:2718:2718) (3195:3195:3195))
        (PORT d[12] (3177:3177:3177) (3683:3683:3683))
        (PORT clk (1398:1398:1398) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1387:1387:1387))
        (PORT d[0] (2031:2031:2031) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (607:607:607) (745:745:745))
        (PORT datac (927:927:927) (1053:1053:1053))
        (PORT datad (1155:1155:1155) (1336:1336:1336))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (472:472:472))
        (PORT datab (384:384:384) (472:472:472))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (670:670:670))
        (PORT datab (188:188:188) (225:225:225))
        (PORT datac (570:570:570) (678:678:678))
        (PORT datad (161:161:161) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (257:257:257) (291:291:291))
        (PORT datad (930:930:930) (1072:1072:1072))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (2287:2287:2287))
        (PORT d[1] (2503:2503:2503) (2890:2890:2890))
        (PORT d[2] (1767:1767:1767) (2085:2085:2085))
        (PORT d[3] (2533:2533:2533) (2950:2950:2950))
        (PORT d[4] (3596:3596:3596) (4139:4139:4139))
        (PORT d[5] (2929:2929:2929) (3407:3407:3407))
        (PORT d[6] (2329:2329:2329) (2720:2720:2720))
        (PORT d[7] (2401:2401:2401) (2719:2719:2719))
        (PORT d[8] (2326:2326:2326) (2726:2726:2726))
        (PORT d[9] (1827:1827:1827) (2124:2124:2124))
        (PORT d[10] (3103:3103:3103) (3621:3621:3621))
        (PORT d[11] (2277:2277:2277) (2699:2699:2699))
        (PORT d[12] (2833:2833:2833) (3294:3294:3294))
        (PORT clk (1385:1385:1385) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1376:1376:1376))
        (PORT d[0] (1558:1558:1558) (1776:1776:1776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (3401:3401:3401))
        (PORT d[1] (1587:1587:1587) (1864:1864:1864))
        (PORT d[2] (1445:1445:1445) (1711:1711:1711))
        (PORT d[3] (2336:2336:2336) (2719:2719:2719))
        (PORT d[4] (3035:3035:3035) (3478:3478:3478))
        (PORT d[5] (2531:2531:2531) (2946:2946:2946))
        (PORT d[6] (2431:2431:2431) (2831:2831:2831))
        (PORT d[7] (2023:2023:2023) (2356:2356:2356))
        (PORT d[8] (1607:1607:1607) (1880:1880:1880))
        (PORT d[9] (1743:1743:1743) (2038:2038:2038))
        (PORT d[10] (2012:2012:2012) (2341:2341:2341))
        (PORT d[11] (1691:1691:1691) (1982:1982:1982))
        (PORT d[12] (3307:3307:3307) (3833:3833:3833))
        (PORT clk (1357:1357:1357) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (PORT d[0] (2432:2432:2432) (2760:2760:2760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1429:1429:1429))
        (PORT datab (1440:1440:1440) (1725:1725:1725))
        (PORT datac (1035:1035:1035) (1199:1199:1199))
        (PORT datad (919:919:919) (1073:1073:1073))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3727:3727:3727))
        (PORT d[1] (1566:1566:1566) (1844:1844:1844))
        (PORT d[2] (1703:1703:1703) (2013:2013:2013))
        (PORT d[3] (2272:2272:2272) (2631:2631:2631))
        (PORT d[4] (3617:3617:3617) (4173:4173:4173))
        (PORT d[5] (3247:3247:3247) (3801:3801:3801))
        (PORT d[6] (2185:2185:2185) (2579:2579:2579))
        (PORT d[7] (1909:1909:1909) (2239:2239:2239))
        (PORT d[8] (1951:1951:1951) (2256:2256:2256))
        (PORT d[9] (1819:1819:1819) (2135:2135:2135))
        (PORT d[10] (2950:2950:2950) (3441:3441:3441))
        (PORT d[11] (1797:1797:1797) (2131:2131:2131))
        (PORT d[12] (3564:3564:3564) (4137:4137:4137))
        (PORT clk (1375:1375:1375) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1369:1369:1369))
        (PORT d[0] (1530:1530:1530) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (2028:2028:2028))
        (PORT d[1] (1373:1373:1373) (1626:1626:1626))
        (PORT d[2] (897:897:897) (1047:1047:1047))
        (PORT d[3] (2225:2225:2225) (2582:2582:2582))
        (PORT d[4] (1780:1780:1780) (2033:2033:2033))
        (PORT d[5] (1813:1813:1813) (2068:2068:2068))
        (PORT d[6] (2592:2592:2592) (3059:3059:3059))
        (PORT d[7] (2280:2280:2280) (2659:2659:2659))
        (PORT d[8] (2324:2324:2324) (2682:2682:2682))
        (PORT d[9] (1992:1992:1992) (2331:2331:2331))
        (PORT d[10] (1887:1887:1887) (2190:2190:2190))
        (PORT d[11] (1689:1689:1689) (2007:2007:2007))
        (PORT d[12] (4117:4117:4117) (4765:4765:4765))
        (PORT clk (1340:1340:1340) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1332:1332:1332))
        (PORT d[0] (1223:1223:1223) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1467:1467:1467))
        (PORT datab (841:841:841) (971:971:971))
        (PORT datac (1418:1418:1418) (1701:1701:1701))
        (PORT datad (922:922:922) (1077:1077:1077))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2315:2315:2315))
        (PORT d[1] (2629:2629:2629) (3091:3091:3091))
        (PORT d[2] (2323:2323:2323) (2761:2761:2761))
        (PORT d[3] (2094:2094:2094) (2433:2433:2433))
        (PORT d[4] (3067:3067:3067) (3523:3523:3523))
        (PORT d[5] (2922:2922:2922) (3366:3366:3366))
        (PORT d[6] (2341:2341:2341) (2762:2762:2762))
        (PORT d[7] (2139:2139:2139) (2480:2480:2480))
        (PORT d[8] (2186:2186:2186) (2482:2482:2482))
        (PORT d[9] (1861:1861:1861) (2177:2177:2177))
        (PORT d[10] (3235:3235:3235) (3788:3788:3788))
        (PORT d[11] (1805:1805:1805) (2140:2140:2140))
        (PORT d[12] (2796:2796:2796) (3245:3245:3245))
        (PORT clk (1361:1361:1361) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1354:1354:1354))
        (PORT d[0] (1970:1970:1970) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1354:1354:1354))
        (PORT d[1] (3361:3361:3361) (3920:3920:3920))
        (PORT d[2] (1181:1181:1181) (1370:1370:1370))
        (PORT d[3] (1882:1882:1882) (2190:2190:2190))
        (PORT d[4] (3991:3991:3991) (4576:4576:4576))
        (PORT d[5] (1019:1019:1019) (1171:1171:1171))
        (PORT d[6] (1588:1588:1588) (1868:1868:1868))
        (PORT d[7] (3037:3037:3037) (3500:3500:3500))
        (PORT d[8] (1516:1516:1516) (1742:1742:1742))
        (PORT d[9] (991:991:991) (1140:1140:1140))
        (PORT d[10] (975:975:975) (1121:1121:1121))
        (PORT d[11] (1796:1796:1796) (2128:2128:2128))
        (PORT d[12] (1857:1857:1857) (2123:2123:2123))
        (PORT clk (1393:1393:1393) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1384:1384:1384))
        (PORT d[0] (630:630:630) (689:689:689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1202:1202:1202))
        (PORT datab (1441:1441:1441) (1726:1726:1726))
        (PORT datac (347:347:347) (404:404:404))
        (PORT datad (917:917:917) (1071:1071:1071))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4029:4029:4029) (4668:4668:4668))
        (PORT d[1] (2714:2714:2714) (3174:3174:3174))
        (PORT d[2] (1579:1579:1579) (1864:1864:1864))
        (PORT d[3] (2891:2891:2891) (3360:3360:3360))
        (PORT d[4] (3334:3334:3334) (3818:3818:3818))
        (PORT d[5] (2750:2750:2750) (3208:3208:3208))
        (PORT d[6] (2710:2710:2710) (3155:3155:3155))
        (PORT d[7] (2308:2308:2308) (2664:2664:2664))
        (PORT d[8] (1866:1866:1866) (2193:2193:2193))
        (PORT d[9] (2282:2282:2282) (2610:2610:2610))
        (PORT d[10] (2289:2289:2289) (2679:2679:2679))
        (PORT d[11] (2093:2093:2093) (2452:2452:2452))
        (PORT d[12] (3117:3117:3117) (3574:3574:3574))
        (PORT clk (1387:1387:1387) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1378:1378:1378))
        (PORT d[0] (1631:1631:1631) (1870:1870:1870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2549:2549:2549))
        (PORT d[1] (1377:1377:1377) (1579:1579:1579))
        (PORT d[2] (2866:2866:2866) (3387:3387:3387))
        (PORT d[3] (2902:2902:2902) (3367:3367:3367))
        (PORT d[4] (3429:3429:3429) (3950:3950:3950))
        (PORT d[5] (3072:3072:3072) (3572:3572:3572))
        (PORT d[6] (2582:2582:2582) (3043:3043:3043))
        (PORT d[7] (2620:2620:2620) (3011:3011:3011))
        (PORT d[8] (1214:1214:1214) (1395:1395:1395))
        (PORT d[9] (1550:1550:1550) (1810:1810:1810))
        (PORT d[10] (3664:3664:3664) (4283:4283:4283))
        (PORT d[11] (2477:2477:2477) (2916:2916:2916))
        (PORT d[12] (1223:1223:1223) (1413:1413:1413))
        (PORT clk (1316:1316:1316) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1311:1311:1311))
        (PORT d[0] (1128:1128:1128) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (824:824:824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (825:825:825))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (825:825:825))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1250:1250:1250))
        (PORT datab (1438:1438:1438) (1723:1723:1723))
        (PORT datac (1044:1044:1044) (1191:1191:1191))
        (PORT datad (924:924:924) (1079:1079:1079))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (829:829:829) (971:971:971))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (829:829:829) (971:971:971))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2624:2624:2624))
        (PORT d[1] (1681:1681:1681) (1968:1968:1968))
        (PORT d[2] (1720:1720:1720) (2021:2021:2021))
        (PORT d[3] (2323:2323:2323) (2707:2707:2707))
        (PORT d[4] (3448:3448:3448) (3975:3975:3975))
        (PORT d[5] (3178:3178:3178) (3706:3706:3706))
        (PORT d[6] (2201:2201:2201) (2603:2603:2603))
        (PORT d[7] (2045:2045:2045) (2400:2400:2400))
        (PORT d[8] (1383:1383:1383) (1614:1614:1614))
        (PORT d[9] (2292:2292:2292) (2675:2675:2675))
        (PORT d[10] (2752:2752:2752) (3217:3217:3217))
        (PORT d[11] (2985:2985:2985) (3518:3518:3518))
        (PORT d[12] (3614:3614:3614) (4205:4205:4205))
        (PORT clk (1377:1377:1377) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1370:1370:1370))
        (PORT d[0] (1569:1569:1569) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2361:2361:2361))
        (PORT d[1] (2832:2832:2832) (3329:3329:3329))
        (PORT d[2] (2677:2677:2677) (3168:3168:3168))
        (PORT d[3] (1933:1933:1933) (2225:2225:2225))
        (PORT d[4] (3441:3441:3441) (3965:3965:3965))
        (PORT d[5] (3070:3070:3070) (3575:3575:3575))
        (PORT d[6] (2574:2574:2574) (3034:3034:3034))
        (PORT d[7] (1205:1205:1205) (1384:1384:1384))
        (PORT d[8] (1585:1585:1585) (1823:1823:1823))
        (PORT d[9] (1571:1571:1571) (1835:1835:1835))
        (PORT d[10] (3482:3482:3482) (4076:4076:4076))
        (PORT d[11] (2281:2281:2281) (2691:2691:2691))
        (PORT d[12] (2827:2827:2827) (3279:3279:3279))
        (PORT clk (1331:1331:1331) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1324:1324:1324))
        (PORT d[0] (1287:1287:1287) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (837:837:837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2265:2265:2265))
        (PORT d[1] (2518:2518:2518) (2912:2912:2912))
        (PORT d[2] (1396:1396:1396) (1654:1654:1654))
        (PORT d[3] (2531:2531:2531) (2951:2951:2951))
        (PORT d[4] (3572:3572:3572) (4110:4110:4110))
        (PORT d[5] (2918:2918:2918) (3398:3398:3398))
        (PORT d[6] (2152:2152:2152) (2529:2529:2529))
        (PORT d[7] (2401:2401:2401) (2718:2718:2718))
        (PORT d[8] (2179:2179:2179) (2562:2562:2562))
        (PORT d[9] (1836:1836:1836) (2137:2137:2137))
        (PORT d[10] (2928:2928:2928) (3424:3424:3424))
        (PORT d[11] (2276:2276:2276) (2698:2698:2698))
        (PORT d[12] (2829:2829:2829) (3292:3292:3292))
        (PORT clk (1387:1387:1387) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1378:1378:1378))
        (PORT d[0] (1841:1841:1841) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (2034:2034:2034))
        (PORT d[1] (1351:1351:1351) (1544:1544:1544))
        (PORT d[2] (3222:3222:3222) (3794:3794:3794))
        (PORT d[3] (1747:1747:1747) (2023:2023:2023))
        (PORT d[4] (3977:3977:3977) (4583:4583:4583))
        (PORT d[5] (3601:3601:3601) (4164:4164:4164))
        (PORT d[6] (712:712:712) (835:835:835))
        (PORT d[7] (1026:1026:1026) (1182:1182:1182))
        (PORT d[8] (1408:1408:1408) (1620:1620:1620))
        (PORT d[9] (1371:1371:1371) (1579:1579:1579))
        (PORT d[10] (831:831:831) (978:978:978))
        (PORT d[11] (2118:2118:2118) (2519:2519:2519))
        (PORT d[12] (896:896:896) (1052:1052:1052))
        (PORT clk (1382:1382:1382) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1374:1374:1374))
        (PORT d[0] (646:646:646) (716:716:716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1399:1399:1399))
        (PORT datab (1328:1328:1328) (1581:1581:1581))
        (PORT datac (1102:1102:1102) (1267:1267:1267))
        (PORT datad (503:503:503) (570:570:570))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (1963:1963:1963))
        (PORT datab (1316:1316:1316) (1568:1568:1568))
        (PORT datac (808:808:808) (920:920:920))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (2034:2034:2034))
        (PORT d[1] (1195:1195:1195) (1380:1380:1380))
        (PORT d[2] (3234:3234:3234) (3809:3809:3809))
        (PORT d[3] (1910:1910:1910) (2208:2208:2208))
        (PORT d[4] (3976:3976:3976) (4582:4582:4582))
        (PORT d[5] (3580:3580:3580) (4146:4146:4146))
        (PORT d[6] (728:728:728) (859:859:859))
        (PORT d[7] (1019:1019:1019) (1174:1174:1174))
        (PORT d[8] (1420:1420:1420) (1638:1638:1638))
        (PORT d[9] (1383:1383:1383) (1598:1598:1598))
        (PORT d[10] (986:986:986) (1149:1149:1149))
        (PORT d[11] (1954:1954:1954) (2331:2331:2331))
        (PORT d[12] (896:896:896) (1046:1046:1046))
        (PORT clk (1380:1380:1380) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1371:1371:1371))
        (PORT d[0] (1823:1823:1823) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1597:1597:1597) (1835:1835:1835))
        (PORT d[1] (1368:1368:1368) (1573:1573:1573))
        (PORT d[2] (3409:3409:3409) (4006:4006:4006))
        (PORT d[3] (1912:1912:1912) (2211:2211:2211))
        (PORT d[4] (688:688:688) (805:805:805))
        (PORT d[5] (543:543:543) (632:632:632))
        (PORT d[6] (697:697:697) (821:821:821))
        (PORT d[7] (1217:1217:1217) (1404:1404:1404))
        (PORT d[8] (561:561:561) (661:661:661))
        (PORT d[9] (1553:1553:1553) (1789:1789:1789))
        (PORT d[10] (682:682:682) (806:806:806))
        (PORT d[11] (2280:2280:2280) (2698:2698:2698))
        (PORT d[12] (546:546:546) (649:649:649))
        (PORT clk (1389:1389:1389) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1380:1380:1380))
        (PORT d[0] (648:648:648) (710:710:710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (2308:2308:2308))
        (PORT d[1] (2651:2651:2651) (3124:3124:3124))
        (PORT d[2] (2485:2485:2485) (2945:2945:2945))
        (PORT d[3] (2736:2736:2736) (3185:3185:3185))
        (PORT d[4] (3238:3238:3238) (3728:3728:3728))
        (PORT d[5] (2887:2887:2887) (3362:3362:3362))
        (PORT d[6] (2381:2381:2381) (2812:2812:2812))
        (PORT d[7] (1966:1966:1966) (2287:2287:2287))
        (PORT d[8] (1388:1388:1388) (1586:1586:1586))
        (PORT d[9] (1584:1584:1584) (1847:1847:1847))
        (PORT d[10] (3304:3304:3304) (3873:3873:3873))
        (PORT d[11] (2108:2108:2108) (2493:2493:2493))
        (PORT d[12] (2800:2800:2800) (3259:3259:3259))
        (PORT clk (1355:1355:1355) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1348:1348:1348))
        (PORT d[0] (1434:1434:1434) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1397:1397:1397))
        (PORT datab (1326:1326:1326) (1579:1579:1579))
        (PORT datac (330:330:330) (371:371:371))
        (PORT datad (871:871:871) (995:995:995))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1338:1338:1338) (1540:1540:1540))
        (PORT d[1] (1170:1170:1170) (1350:1350:1350))
        (PORT d[2] (3054:3054:3054) (3603:3603:3603))
        (PORT d[3] (1763:1763:1763) (2043:2043:2043))
        (PORT d[4] (3795:3795:3795) (4373:4373:4373))
        (PORT d[5] (3414:3414:3414) (3961:3961:3961))
        (PORT d[6] (2941:2941:2941) (3454:3454:3454))
        (PORT d[7] (1004:1004:1004) (1156:1156:1156))
        (PORT d[8] (1245:1245:1245) (1443:1443:1443))
        (PORT d[9] (1364:1364:1364) (1589:1589:1589))
        (PORT d[10] (3859:3859:3859) (4502:4502:4502))
        (PORT d[11] (1782:1782:1782) (2119:2119:2119))
        (PORT d[12] (883:883:883) (1031:1031:1031))
        (PORT clk (1355:1355:1355) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1348:1348:1348))
        (PORT d[0] (945:945:945) (1044:1044:1044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (577:577:577))
        (PORT datab (1326:1326:1326) (1578:1578:1578))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (669:669:669) (753:753:753))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (1008:1008:1008))
        (PORT datab (1117:1117:1117) (1323:1323:1323))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1201:1201:1201))
        (PORT datab (518:518:518) (598:598:598))
        (PORT datac (1098:1098:1098) (1302:1302:1302))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3579:3579:3579))
        (PORT d[1] (1944:1944:1944) (2281:2281:2281))
        (PORT d[2] (1549:1549:1549) (1826:1826:1826))
        (PORT d[3] (2344:2344:2344) (2730:2730:2730))
        (PORT d[4] (3410:3410:3410) (3890:3890:3890))
        (PORT d[5] (2555:2555:2555) (2977:2977:2977))
        (PORT d[6] (2562:2562:2562) (2997:2997:2997))
        (PORT d[7] (1911:1911:1911) (2241:2241:2241))
        (PORT d[8] (1510:1510:1510) (1775:1775:1775))
        (PORT d[9] (1714:1714:1714) (1988:1988:1988))
        (PORT d[10] (2061:2061:2061) (2413:2413:2413))
        (PORT d[11] (2055:2055:2055) (2399:2399:2399))
        (PORT d[12] (3398:3398:3398) (3911:3911:3911))
        (PORT clk (1388:1388:1388) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1380:1380:1380))
        (PORT d[0] (2618:2618:2618) (2973:2973:2973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (3441:3441:3441))
        (PORT d[1] (2741:2741:2741) (3207:3207:3207))
        (PORT d[2] (2783:2783:2783) (3272:3272:3272))
        (PORT d[3] (2990:2990:2990) (3503:3503:3503))
        (PORT d[4] (3133:3133:3133) (3578:3578:3578))
        (PORT d[5] (2699:2699:2699) (3147:3147:3147))
        (PORT d[6] (2672:2672:2672) (3120:3120:3120))
        (PORT d[7] (2325:2325:2325) (2700:2700:2700))
        (PORT d[8] (2033:2033:2033) (2385:2385:2385))
        (PORT d[9] (2585:2585:2585) (2977:2977:2977))
        (PORT d[10] (3236:3236:3236) (3791:3791:3791))
        (PORT d[11] (2060:2060:2060) (2425:2425:2425))
        (PORT d[12] (3155:3155:3155) (3650:3650:3650))
        (PORT clk (1356:1356:1356) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1347:1347:1347))
        (PORT d[0] (1542:1542:1542) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3846:3846:3846))
        (PORT d[1] (2175:2175:2175) (2553:2553:2553))
        (PORT d[2] (1648:1648:1648) (1953:1953:1953))
        (PORT d[3] (2569:2569:2569) (2998:2998:2998))
        (PORT d[4] (2999:2999:2999) (3429:3429:3429))
        (PORT d[5] (2927:2927:2927) (3412:3412:3412))
        (PORT d[6] (1959:1959:1959) (2289:2289:2289))
        (PORT d[7] (1730:1730:1730) (1996:1996:1996))
        (PORT d[8] (2059:2059:2059) (2417:2417:2417))
        (PORT d[9] (1482:1482:1482) (1706:1706:1706))
        (PORT d[10] (2312:2312:2312) (2706:2706:2706))
        (PORT d[11] (1694:1694:1694) (1990:1990:1990))
        (PORT d[12] (2432:2432:2432) (2803:2803:2803))
        (PORT clk (1335:1335:1335) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1328:1328:1328))
        (PORT d[0] (1713:1713:1713) (1966:1966:1966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1696:1696:1696))
        (PORT d[1] (1188:1188:1188) (1372:1372:1372))
        (PORT d[2] (3234:3234:3234) (3808:3808:3808))
        (PORT d[3] (1920:1920:1920) (2221:2221:2221))
        (PORT d[4] (858:858:858) (1006:1006:1006))
        (PORT d[5] (3567:3567:3567) (4128:4128:4128))
        (PORT d[6] (2915:2915:2915) (3410:3410:3410))
        (PORT d[7] (1005:1005:1005) (1158:1158:1158))
        (PORT d[8] (1401:1401:1401) (1613:1613:1613))
        (PORT d[9] (1350:1350:1350) (1554:1554:1554))
        (PORT d[10] (1007:1007:1007) (1177:1177:1177))
        (PORT d[11] (1967:1967:1967) (2350:2350:2350))
        (PORT d[12] (913:913:913) (1067:1067:1067))
        (PORT clk (1368:1368:1368) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1361:1361:1361))
        (PORT d[0] (915:915:915) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1459:1459:1459))
        (PORT datab (1316:1316:1316) (1567:1567:1567))
        (PORT datac (1140:1140:1140) (1365:1365:1365))
        (PORT datad (688:688:688) (788:788:788))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1787:1787:1787) (2044:2044:2044))
        (PORT datab (1322:1322:1322) (1574:1574:1574))
        (PORT datac (1354:1354:1354) (1536:1536:1536))
        (PORT datad (91:91:91) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (4264:4264:4264))
        (PORT d[1] (2362:2362:2362) (2769:2769:2769))
        (PORT d[2] (1769:1769:1769) (2084:2084:2084))
        (PORT d[3] (2706:2706:2706) (3152:3152:3152))
        (PORT d[4] (2996:2996:2996) (3433:3433:3433))
        (PORT d[5] (2777:2777:2777) (3238:3238:3238))
        (PORT d[6] (2323:2323:2323) (2706:2706:2706))
        (PORT d[7] (1963:1963:1963) (2276:2276:2276))
        (PORT d[8] (2396:2396:2396) (2808:2808:2808))
        (PORT d[9] (1947:1947:1947) (2233:2233:2233))
        (PORT d[10] (2282:2282:2282) (2675:2675:2675))
        (PORT d[11] (1904:1904:1904) (2237:2237:2237))
        (PORT d[12] (2794:2794:2794) (3215:3215:3215))
        (PORT clk (1376:1376:1376) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1368:1368:1368))
        (PORT d[0] (1668:1668:1668) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2604:2604:2604))
        (PORT d[1] (2000:2000:2000) (2365:2365:2365))
        (PORT d[2] (2214:2214:2214) (2622:2622:2622))
        (PORT d[3] (2992:2992:2992) (3500:3500:3500))
        (PORT d[4] (2831:2831:2831) (3237:3237:3237))
        (PORT d[5] (2899:2899:2899) (3366:3366:3366))
        (PORT d[6] (2142:2142:2142) (2513:2513:2513))
        (PORT d[7] (1907:1907:1907) (2215:2215:2215))
        (PORT d[8] (1866:1866:1866) (2190:2190:2190))
        (PORT d[9] (2043:2043:2043) (2363:2363:2363))
        (PORT d[10] (2846:2846:2846) (3332:3332:3332))
        (PORT d[11] (1716:1716:1716) (2033:2033:2033))
        (PORT d[12] (2597:2597:2597) (3012:3012:3012))
        (PORT clk (1337:1337:1337) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1331:1331:1331))
        (PORT d[0] (2017:2017:2017) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1503:1503:1503))
        (PORT datab (1406:1406:1406) (1609:1609:1609))
        (PORT datac (1418:1418:1418) (1701:1701:1701))
        (PORT datad (922:922:922) (1077:1077:1077))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (3482:3482:3482))
        (PORT d[1] (2944:2944:2944) (3444:3444:3444))
        (PORT d[2] (2948:2948:2948) (3459:3459:3459))
        (PORT d[3] (3159:3159:3159) (3693:3693:3693))
        (PORT d[4] (2766:2766:2766) (3157:3157:3157))
        (PORT d[5] (2711:2711:2711) (3159:3159:3159))
        (PORT d[6] (2839:2839:2839) (3306:3306:3306))
        (PORT d[7] (2512:2512:2512) (2913:2913:2913))
        (PORT d[8] (2218:2218:2218) (2593:2593:2593))
        (PORT d[9] (2770:2770:2770) (3187:3187:3187))
        (PORT d[10] (3413:3413:3413) (3990:3990:3990))
        (PORT d[11] (2224:2224:2224) (2608:2608:2608))
        (PORT d[12] (3164:3164:3164) (3655:3655:3655))
        (PORT clk (1367:1367:1367) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1358:1358:1358))
        (PORT d[0] (1130:1130:1130) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2944:2944:2944))
        (PORT d[1] (3173:3173:3173) (3710:3710:3710))
        (PORT d[2] (2865:2865:2865) (3376:3376:3376))
        (PORT d[3] (1705:1705:1705) (1976:1976:1976))
        (PORT d[4] (3639:3639:3639) (4179:4179:4179))
        (PORT d[5] (3602:3602:3602) (4138:4138:4138))
        (PORT d[6] (2918:2918:2918) (3430:3430:3430))
        (PORT d[7] (2689:2689:2689) (3106:3106:3106))
        (PORT d[8] (1335:1335:1335) (1528:1528:1528))
        (PORT d[9] (2403:2403:2403) (2801:2801:2801))
        (PORT d[10] (3783:3783:3783) (4413:4413:4413))
        (PORT d[11] (1527:1527:1527) (1821:1821:1821))
        (PORT d[12] (1513:1513:1513) (1733:1733:1733))
        (PORT clk (1369:1369:1369) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1361:1361:1361))
        (PORT d[0] (1008:1008:1008) (1137:1137:1137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (950:950:950))
        (PORT datab (1439:1439:1439) (1724:1724:1724))
        (PORT datac (615:615:615) (693:693:693))
        (PORT datad (921:921:921) (1076:1076:1076))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1516:1516:1516))
        (PORT d[1] (659:659:659) (764:764:764))
        (PORT d[2] (1170:1170:1170) (1356:1356:1356))
        (PORT d[3] (2061:2061:2061) (2386:2386:2386))
        (PORT d[4] (1502:1502:1502) (1736:1736:1736))
        (PORT d[5] (998:998:998) (1142:1142:1142))
        (PORT d[6] (1710:1710:1710) (2005:2005:2005))
        (PORT d[7] (3048:3048:3048) (3514:3514:3514))
        (PORT d[8] (1523:1523:1523) (1750:1750:1750))
        (PORT d[9] (975:975:975) (1120:1120:1120))
        (PORT d[10] (705:705:705) (819:819:819))
        (PORT d[11] (1807:1807:1807) (2142:2142:2142))
        (PORT d[12] (1857:1857:1857) (2118:2118:2118))
        (PORT clk (1395:1395:1395) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1386:1386:1386))
        (PORT d[0] (610:610:610) (663:663:663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (4447:4447:4447))
        (PORT d[1] (2566:2566:2566) (3009:3009:3009))
        (PORT d[2] (1591:1591:1591) (1882:1882:1882))
        (PORT d[3] (2886:2886:2886) (3354:3354:3354))
        (PORT d[4] (3176:3176:3176) (3641:3641:3641))
        (PORT d[5] (2757:2757:2757) (3215:3215:3215))
        (PORT d[6] (2690:2690:2690) (3129:3129:3129))
        (PORT d[7] (2141:2141:2141) (2479:2479:2479))
        (PORT d[8] (1870:1870:1870) (2200:2200:2200))
        (PORT d[9] (2287:2287:2287) (2616:2616:2616))
        (PORT d[10] (2267:2267:2267) (2647:2647:2647))
        (PORT d[11] (2082:2082:2082) (2438:2438:2438))
        (PORT d[12] (2974:2974:2974) (3417:3417:3417))
        (PORT clk (1385:1385:1385) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1377:1377:1377))
        (PORT d[0] (2659:2659:2659) (3036:3036:3036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (352:352:352))
        (PORT datab (1438:1438:1438) (1723:1723:1723))
        (PORT datac (1051:1051:1051) (1219:1219:1219))
        (PORT datad (923:923:923) (1078:1078:1078))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (882:882:882) (1036:1036:1036))
        (PORT datac (829:829:829) (972:972:972))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2550:2550:2550))
        (PORT d[1] (2810:2810:2810) (3297:3297:3297))
        (PORT d[2] (2482:2482:2482) (2936:2936:2936))
        (PORT d[3] (2265:2265:2265) (2621:2621:2621))
        (PORT d[4] (3257:3257:3257) (3741:3741:3741))
        (PORT d[5] (3259:3259:3259) (3748:3748:3748))
        (PORT d[6] (2552:2552:2552) (3010:3010:3010))
        (PORT d[7] (2324:2324:2324) (2688:2688:2688))
        (PORT d[8] (2362:2362:2362) (2682:2682:2682))
        (PORT d[9] (2056:2056:2056) (2406:2406:2406))
        (PORT d[10] (3419:3419:3419) (4000:4000:4000))
        (PORT d[11] (1981:1981:1981) (2338:2338:2338))
        (PORT d[12] (1524:1524:1524) (1749:1749:1749))
        (PORT clk (1337:1337:1337) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1330:1330:1330))
        (PORT d[0] (1477:1477:1477) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (844:844:844))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (844:844:844))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3854:3854:3854) (4472:4472:4472))
        (PORT d[1] (2537:2537:2537) (2971:2971:2971))
        (PORT d[2] (2173:2173:2173) (2555:2555:2555))
        (PORT d[3] (2714:2714:2714) (3161:3161:3161))
        (PORT d[4] (3320:3320:3320) (3805:3805:3805))
        (PORT d[5] (2771:2771:2771) (3236:3236:3236))
        (PORT d[6] (2531:2531:2531) (2954:2954:2954))
        (PORT d[7] (2132:2132:2132) (2462:2462:2462))
        (PORT d[8] (1711:1711:1711) (2016:2016:2016))
        (PORT d[9] (2135:2135:2135) (2452:2452:2452))
        (PORT d[10] (2274:2274:2274) (2666:2666:2666))
        (PORT d[11] (1907:1907:1907) (2238:2238:2238))
        (PORT d[12] (2953:2953:2953) (3393:3393:3393))
        (PORT clk (1381:1381:1381) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1372:1372:1372))
        (PORT d[0] (2273:2273:2273) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (993:993:993))
        (PORT datab (1439:1439:1439) (1725:1725:1725))
        (PORT datac (1221:1221:1221) (1413:1413:1413))
        (PORT datad (920:920:920) (1074:1074:1074))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (848:848:848) (991:991:991))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1201:1201:1201))
        (PORT datab (770:770:770) (884:884:884))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (505:505:505) (569:569:569))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1708:1708:1708))
        (PORT d[1] (1551:1551:1551) (1831:1831:1831))
        (PORT d[2] (1941:1941:1941) (2279:2279:2279))
        (PORT d[3] (2076:2076:2076) (2412:2412:2412))
        (PORT d[4] (1658:1658:1658) (1893:1893:1893))
        (PORT d[5] (1649:1649:1649) (1884:1884:1884))
        (PORT d[6] (2398:2398:2398) (2827:2827:2827))
        (PORT d[7] (2267:2267:2267) (2640:2640:2640))
        (PORT d[8] (2323:2323:2323) (2681:2681:2681))
        (PORT d[9] (1976:1976:1976) (2310:2310:2310))
        (PORT d[10] (1887:1887:1887) (2194:2194:2194))
        (PORT d[11] (1594:1594:1594) (1897:1897:1897))
        (PORT d[12] (4091:4091:4091) (4730:4730:4730))
        (PORT clk (1332:1332:1332) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
        (PORT d[0] (1164:1164:1164) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (255:255:255))
        (PORT datab (296:296:296) (366:366:366))
        (PORT datac (674:674:674) (767:767:767))
        (PORT datad (895:895:895) (1029:1029:1029))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1588:1588:1588) (1853:1853:1853))
        (PORT d[1] (1995:1995:1995) (2314:2314:2314))
        (PORT d[2] (1616:1616:1616) (1908:1908:1908))
        (PORT d[3] (2322:2322:2322) (2699:2699:2699))
        (PORT d[4] (3449:3449:3449) (3964:3964:3964))
        (PORT d[5] (2725:2725:2725) (3172:3172:3172))
        (PORT d[6] (2126:2126:2126) (2493:2493:2493))
        (PORT d[7] (1919:1919:1919) (2165:2165:2165))
        (PORT d[8] (2344:2344:2344) (2748:2748:2748))
        (PORT d[9] (1568:1568:1568) (1831:1831:1831))
        (PORT d[10] (3086:3086:3086) (3599:3599:3599))
        (PORT d[11] (2059:2059:2059) (2445:2445:2445))
        (PORT d[12] (2857:2857:2857) (3319:3319:3319))
        (PORT clk (1367:1367:1367) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1358:1358:1358))
        (PORT d[0] (1225:1225:1225) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2599:2599:2599))
        (PORT d[1] (1843:1843:1843) (2159:2159:2159))
        (PORT d[2] (1737:1737:1737) (2044:2044:2044))
        (PORT d[3] (2629:2629:2629) (3042:3042:3042))
        (PORT d[4] (3627:3627:3627) (4179:4179:4179))
        (PORT d[5] (3368:3368:3368) (3927:3927:3927))
        (PORT d[6] (2173:2173:2173) (2570:2570:2570))
        (PORT d[7] (2065:2065:2065) (2427:2427:2427))
        (PORT d[8] (1719:1719:1719) (2009:2009:2009))
        (PORT d[9] (2319:2319:2319) (2711:2711:2711))
        (PORT d[10] (2746:2746:2746) (3205:3205:3205))
        (PORT d[11] (2983:2983:2983) (3513:3513:3513))
        (PORT d[12] (3811:3811:3811) (4436:4436:4436))
        (PORT clk (1369:1369:1369) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1363:1363:1363))
        (PORT d[0] (1701:1701:1701) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1394:1394:1394))
        (PORT datab (1323:1323:1323) (1575:1575:1575))
        (PORT datac (1076:1076:1076) (1267:1267:1267))
        (PORT datad (1032:1032:1032) (1185:1185:1185))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3668:3668:3668))
        (PORT d[1] (2462:2462:2462) (2867:2867:2867))
        (PORT d[2] (2114:2114:2114) (2476:2476:2476))
        (PORT d[3] (2370:2370:2370) (2759:2759:2759))
        (PORT d[4] (3275:3275:3275) (3768:3768:3768))
        (PORT d[5] (3294:3294:3294) (3826:3826:3826))
        (PORT d[6] (1941:1941:1941) (2277:2277:2277))
        (PORT d[7] (2107:2107:2107) (2461:2461:2461))
        (PORT d[8] (2629:2629:2629) (3053:3053:3053))
        (PORT d[9] (2222:2222:2222) (2581:2581:2581))
        (PORT d[10] (3243:3243:3243) (3775:3775:3775))
        (PORT d[11] (2714:2714:2714) (3183:3183:3183))
        (PORT d[12] (3342:3342:3342) (3863:3863:3863))
        (PORT clk (1398:1398:1398) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1390:1390:1390))
        (PORT d[0] (1210:1210:1210) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (3260:3260:3260))
        (PORT d[1] (1811:1811:1811) (2144:2144:2144))
        (PORT d[2] (2759:2759:2759) (3242:3242:3242))
        (PORT d[3] (2982:2982:2982) (3495:3495:3495))
        (PORT d[4] (3318:3318:3318) (3787:3787:3787))
        (PORT d[5] (2565:2565:2565) (2996:2996:2996))
        (PORT d[6] (2658:2658:2658) (3099:3099:3099))
        (PORT d[7] (2324:2324:2324) (2699:2699:2699))
        (PORT d[8] (2040:2040:2040) (2391:2391:2391))
        (PORT d[9] (2585:2585:2585) (2976:2976:2976))
        (PORT d[10] (3229:3229:3229) (3779:3779:3779))
        (PORT d[11] (2072:2072:2072) (2444:2444:2444))
        (PORT d[12] (2978:2978:2978) (3443:3443:3443))
        (PORT clk (1351:1351:1351) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
        (PORT d[0] (852:852:852) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (1804:1804:1804) (2075:2075:2075))
        (PORT datac (1259:1259:1259) (1460:1460:1460))
        (PORT datad (1303:1303:1303) (1542:1542:1542))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2769:2769:2769))
        (PORT d[1] (3164:3164:3164) (3696:3696:3696))
        (PORT d[2] (2865:2865:2865) (3374:3374:3374))
        (PORT d[3] (1880:1880:1880) (2187:2187:2187))
        (PORT d[4] (3636:3636:3636) (4172:4172:4172))
        (PORT d[5] (3623:3623:3623) (4163:4163:4163))
        (PORT d[6] (2929:2929:2929) (3444:3444:3444))
        (PORT d[7] (2838:2838:2838) (3275:3275:3275))
        (PORT d[8] (1313:1313:1313) (1502:1502:1502))
        (PORT d[9] (2594:2594:2594) (3022:3022:3022))
        (PORT d[10] (3901:3901:3901) (4536:4536:4536))
        (PORT d[11] (1583:1583:1583) (1881:1881:1881))
        (PORT d[12] (1672:1672:1672) (1914:1914:1914))
        (PORT clk (1374:1374:1374) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1365:1365:1365))
        (PORT d[0] (978:978:978) (1066:1066:1066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2158:2158:2158) (2505:2505:2505))
        (PORT d[1] (2642:2642:2642) (3071:3071:3071))
        (PORT d[2] (1937:1937:1937) (2272:2272:2272))
        (PORT d[3] (2549:2549:2549) (2958:2958:2958))
        (PORT d[4] (3437:3437:3437) (3953:3953:3953))
        (PORT d[5] (3108:3108:3108) (3617:3617:3617))
        (PORT d[6] (2308:2308:2308) (2698:2698:2698))
        (PORT d[7] (2294:2294:2294) (2673:2673:2673))
        (PORT d[8] (2345:2345:2345) (2746:2746:2746))
        (PORT d[9] (2024:2024:2024) (2351:2351:2351))
        (PORT d[10] (3074:3074:3074) (3588:3588:3588))
        (PORT d[11] (2611:2611:2611) (3070:3070:3070))
        (PORT d[12] (3034:3034:3034) (3533:3533:3533))
        (PORT clk (1388:1388:1388) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (PORT d[0] (2214:2214:2214) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (2020:2020:2020))
        (PORT d[1] (2565:2565:2565) (2976:2976:2976))
        (PORT d[2] (1241:1241:1241) (1480:1480:1480))
        (PORT d[3] (1936:1936:1936) (2255:2255:2255))
        (PORT d[4] (4304:4304:4304) (4922:4922:4922))
        (PORT d[5] (2706:2706:2706) (3147:3147:3147))
        (PORT d[6] (2075:2075:2075) (2437:2437:2437))
        (PORT d[7] (1714:1714:1714) (1955:1955:1955))
        (PORT d[8] (3094:3094:3094) (3524:3524:3524))
        (PORT d[9] (1639:1639:1639) (1914:1914:1914))
        (PORT d[10] (3224:3224:3224) (3725:3725:3725))
        (PORT d[11] (2040:2040:2040) (2418:2418:2418))
        (PORT d[12] (2926:2926:2926) (3379:3379:3379))
        (PORT clk (1370:1370:1370) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1362:1362:1362))
        (PORT d[0] (1104:1104:1104) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1401:1401:1401))
        (PORT d[1] (1208:1208:1208) (1390:1390:1390))
        (PORT d[2] (2868:2868:2868) (3391:3391:3391))
        (PORT d[3] (2531:2531:2531) (2949:2949:2949))
        (PORT d[4] (3618:3618:3618) (4169:4169:4169))
        (PORT d[5] (3249:3249:3249) (3771:3771:3771))
        (PORT d[6] (2766:2766:2766) (3256:3256:3256))
        (PORT d[7] (1012:1012:1012) (1161:1161:1161))
        (PORT d[8] (1048:1048:1048) (1212:1212:1212))
        (PORT d[9] (1583:1583:1583) (1850:1850:1850))
        (PORT d[10] (3698:3698:3698) (4327:4327:4327))
        (PORT d[11] (2642:2642:2642) (3103:3103:3103))
        (PORT d[12] (1043:1043:1043) (1206:1206:1206))
        (PORT clk (1337:1337:1337) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1332:1332:1332))
        (PORT d[0] (1079:1079:1079) (1198:1198:1198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (818:818:818))
        (PORT datab (1320:1320:1320) (1572:1572:1572))
        (PORT datac (1143:1143:1143) (1370:1370:1370))
        (PORT datad (873:873:873) (994:994:994))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (988:988:988))
        (PORT datab (1320:1320:1320) (1571:1571:1571))
        (PORT datac (1395:1395:1395) (1570:1570:1570))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (836:836:836) (974:974:974))
        (PORT datac (831:831:831) (985:985:985))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1202:1202:1202))
        (PORT datab (755:755:755) (869:869:869))
        (PORT datac (1097:1097:1097) (1302:1302:1302))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (835:835:835) (973:973:973))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1633:1633:1633))
        (PORT d[1] (1323:1323:1323) (1525:1525:1525))
        (PORT d[2] (1461:1461:1461) (1715:1715:1715))
        (PORT d[3] (1848:1848:1848) (2135:2135:2135))
        (PORT d[4] (731:731:731) (867:867:867))
        (PORT d[5] (848:848:848) (992:992:992))
        (PORT d[6] (536:536:536) (638:638:638))
        (PORT d[7] (1407:1407:1407) (1619:1619:1619))
        (PORT d[8] (562:562:562) (664:664:664))
        (PORT d[9] (1346:1346:1346) (1565:1565:1565))
        (PORT d[10] (1022:1022:1022) (1192:1192:1192))
        (PORT d[11] (2283:2283:2283) (2684:2684:2684))
        (PORT clk (1399:1399:1399) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1391:1391:1391))
        (PORT d[0] (727:727:727) (799:799:799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1782:1782:1782) (2025:2025:2025))
        (PORT d[1] (1570:1570:1570) (1854:1854:1854))
        (PORT d[2] (1953:1953:1953) (2299:2299:2299))
        (PORT d[3] (2064:2064:2064) (2395:2395:2395))
        (PORT d[4] (1788:1788:1788) (2042:2042:2042))
        (PORT d[5] (1809:1809:1809) (2066:2066:2066))
        (PORT d[6] (2397:2397:2397) (2826:2826:2826))
        (PORT d[7] (2273:2273:2273) (2651:2651:2651))
        (PORT d[8] (2303:2303:2303) (2653:2653:2653))
        (PORT d[9] (1802:1802:1802) (2112:2112:2112))
        (PORT d[10] (1768:1768:1768) (2060:2060:2060))
        (PORT d[11] (1732:1732:1732) (2046:2046:2046))
        (PORT d[12] (3941:3941:3941) (4564:4564:4564))
        (PORT clk (1332:1332:1332) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
        (PORT d[0] (1161:1161:1161) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (167:167:167) (220:220:220))
        (PORT datac (477:477:477) (538:538:538))
        (PORT datad (1104:1104:1104) (1274:1274:1274))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (2249:2249:2249))
        (PORT d[1] (2320:2320:2320) (2681:2681:2681))
        (PORT d[2] (1781:1781:1781) (2106:2106:2106))
        (PORT d[3] (2362:2362:2362) (2758:2758:2758))
        (PORT d[4] (3437:3437:3437) (3956:3956:3956))
        (PORT d[5] (2741:2741:2741) (3191:3191:3191))
        (PORT d[6] (2320:2320:2320) (2705:2705:2705))
        (PORT d[7] (2375:2375:2375) (2685:2685:2685))
        (PORT d[8] (2524:2524:2524) (2948:2948:2948))
        (PORT d[9] (1818:1818:1818) (2115:2115:2115))
        (PORT d[10] (3072:3072:3072) (3583:3583:3583))
        (PORT d[11] (2268:2268:2268) (2689:2689:2689))
        (PORT d[12] (2765:2765:2765) (3218:3218:3218))
        (PORT clk (1384:1384:1384) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1375:1375:1375))
        (PORT d[0] (1232:1232:1232) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (3323:3323:3323))
        (PORT d[1] (1765:1765:1765) (2069:2069:2069))
        (PORT d[2] (1434:1434:1434) (1708:1708:1708))
        (PORT d[3] (1963:1963:1963) (2278:2278:2278))
        (PORT d[4] (3359:3359:3359) (3877:3877:3877))
        (PORT d[5] (2891:2891:2891) (3381:3381:3381))
        (PORT d[6] (2226:2226:2226) (2627:2627:2627))
        (PORT d[7] (1862:1862:1862) (2179:2179:2179))
        (PORT d[8] (1749:1749:1749) (2026:2026:2026))
        (PORT d[9] (2095:2095:2095) (2423:2423:2423))
        (PORT d[10] (2561:2561:2561) (2986:2986:2986))
        (PORT d[11] (1770:1770:1770) (2094:2094:2094))
        (PORT d[12] (3211:3211:3211) (3739:3739:3739))
        (PORT clk (1393:1393:1393) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1387:1387:1387))
        (PORT d[0] (1620:1620:1620) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1406:1406:1406))
        (PORT d[1] (850:850:850) (988:988:988))
        (PORT d[2] (1276:1276:1276) (1505:1505:1505))
        (PORT d[3] (1710:1710:1710) (1980:1980:1980))
        (PORT d[4] (2215:2215:2215) (2524:2524:2524))
        (PORT d[5] (877:877:877) (1022:1022:1022))
        (PORT d[6] (1070:1070:1070) (1244:1244:1244))
        (PORT d[7] (1671:1671:1671) (1961:1961:1961))
        (PORT d[8] (818:818:818) (955:955:955))
        (PORT d[9] (1136:1136:1136) (1318:1318:1318))
        (PORT d[10] (2220:2220:2220) (2558:2558:2558))
        (PORT d[11] (2105:2105:2105) (2483:2483:2483))
        (PORT d[12] (1264:1264:1264) (1470:1470:1470))
        (PORT clk (1398:1398:1398) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1388:1388:1388))
        (PORT d[0] (488:488:488) (527:527:527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (3097:3097:3097))
        (PORT d[1] (1703:1703:1703) (1987:1987:1987))
        (PORT d[2] (1360:1360:1360) (1603:1603:1603))
        (PORT d[3] (2312:2312:2312) (2688:2688:2688))
        (PORT d[4] (3194:3194:3194) (3660:3660:3660))
        (PORT d[5] (2803:2803:2803) (3240:3240:3240))
        (PORT d[6] (1968:1968:1968) (2315:2315:2315))
        (PORT d[7] (1738:1738:1738) (2040:2040:2040))
        (PORT d[8] (1658:1658:1658) (1942:1942:1942))
        (PORT d[9] (2220:2220:2220) (2605:2605:2605))
        (PORT d[10] (2472:2472:2472) (2878:2878:2878))
        (PORT d[11] (2412:2412:2412) (2867:2867:2867))
        (PORT d[12] (3252:3252:3252) (3784:3784:3784))
        (PORT clk (1364:1364:1364) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1358:1358:1358))
        (PORT d[0] (1996:1996:1996) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (569:569:569))
        (PORT datab (1163:1163:1163) (1355:1355:1355))
        (PORT datac (494:494:494) (609:609:609))
        (PORT datad (584:584:584) (713:713:713))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1329:1329:1329))
        (PORT datab (512:512:512) (631:631:631))
        (PORT datac (1434:1434:1434) (1644:1644:1644))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1788:1788:1788))
        (PORT d[1] (2221:2221:2221) (2588:2588:2588))
        (PORT d[2] (1615:1615:1615) (1912:1912:1912))
        (PORT d[3] (1942:1942:1942) (2256:2256:2256))
        (PORT d[4] (4147:4147:4147) (4757:4757:4757))
        (PORT d[5] (2530:2530:2530) (2950:2950:2950))
        (PORT d[6] (2981:2981:2981) (3449:3449:3449))
        (PORT d[7] (1537:1537:1537) (1757:1757:1757))
        (PORT d[8] (2918:2918:2918) (3326:3326:3326))
        (PORT d[9] (1433:1433:1433) (1676:1676:1676))
        (PORT d[10] (3931:3931:3931) (4612:4612:4612))
        (PORT d[11] (1858:1858:1858) (2210:2210:2210))
        (PORT d[12] (2800:2800:2800) (3247:3247:3247))
        (PORT clk (1349:1349:1349) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1343:1343:1343))
        (PORT d[0] (1337:1337:1337) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1052:1052:1052) (1214:1214:1214))
        (PORT d[1] (2776:2776:2776) (3225:3225:3225))
        (PORT d[2] (1270:1270:1270) (1500:1500:1500))
        (PORT d[3] (1714:1714:1714) (1980:1980:1980))
        (PORT d[4] (2057:2057:2057) (2353:2353:2353))
        (PORT d[5] (2557:2557:2557) (2950:2950:2950))
        (PORT d[6] (1061:1061:1061) (1237:1237:1237))
        (PORT d[7] (1673:1673:1673) (1964:1964:1964))
        (PORT d[8] (835:835:835) (971:971:971))
        (PORT d[9] (1123:1123:1123) (1297:1297:1297))
        (PORT d[10] (2255:2255:2255) (2610:2610:2610))
        (PORT d[11] (2084:2084:2084) (2459:2459:2459))
        (PORT d[12] (1456:1456:1456) (1688:1688:1688))
        (PORT clk (1392:1392:1392) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1383:1383:1383))
        (PORT d[0] (714:714:714) (780:780:780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (3358:3358:3358))
        (PORT d[1] (1781:1781:1781) (2100:2100:2100))
        (PORT d[2] (1381:1381:1381) (1630:1630:1630))
        (PORT d[3] (2162:2162:2162) (2518:2518:2518))
        (PORT d[4] (3227:3227:3227) (3682:3682:3682))
        (PORT d[5] (2544:2544:2544) (2971:2971:2971))
        (PORT d[6] (2375:2375:2375) (2786:2786:2786))
        (PORT d[7] (1732:1732:1732) (2037:2037:2037))
        (PORT d[8] (1516:1516:1516) (1786:1786:1786))
        (PORT d[9] (1717:1717:1717) (1995:1995:1995))
        (PORT d[10] (2058:2058:2058) (2406:2406:2406))
        (PORT d[11] (1881:1881:1881) (2204:2204:2204))
        (PORT d[12] (3175:3175:3175) (3649:3649:3649))
        (PORT clk (1374:1374:1374) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1366:1366:1366))
        (PORT d[0] (1866:1866:1866) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (862:862:862))
        (PORT datab (1328:1328:1328) (1547:1547:1547))
        (PORT datac (496:496:496) (611:611:611))
        (PORT datad (582:582:582) (711:711:711))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (3095:3095:3095))
        (PORT d[1] (2117:2117:2117) (2481:2481:2481))
        (PORT d[2] (1742:1742:1742) (2053:2053:2053))
        (PORT d[3] (2177:2177:2177) (2525:2525:2525))
        (PORT d[4] (3187:3187:3187) (3656:3656:3656))
        (PORT d[5] (3037:3037:3037) (3522:3522:3522))
        (PORT d[6] (2601:2601:2601) (3029:3029:3029))
        (PORT d[7] (1727:1727:1727) (2028:2028:2028))
        (PORT d[8] (2291:2291:2291) (2679:2679:2679))
        (PORT d[9] (2925:2925:2925) (3416:3416:3416))
        (PORT d[10] (2873:2873:2873) (3352:3352:3352))
        (PORT d[11] (2356:2356:2356) (2781:2781:2781))
        (PORT d[12] (2979:2979:2979) (3454:3454:3454))
        (PORT clk (1377:1377:1377) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1368:1368:1368))
        (PORT d[0] (1870:1870:1870) (2133:2133:2133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1470:1470:1470))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1876:1876:1876) (2143:2143:2143))
        (PORT datad (583:583:583) (712:712:712))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (385:385:385) (474:474:474))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (368:368:368) (445:445:445))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (315:315:315))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (338:338:338) (399:399:399))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (3102:3102:3102))
        (PORT d[1] (1579:1579:1579) (1856:1856:1856))
        (PORT d[2] (1933:1933:1933) (2252:2252:2252))
        (PORT d[3] (2540:2540:2540) (2958:2958:2958))
        (PORT d[4] (2208:2208:2208) (2497:2497:2497))
        (PORT d[5] (2517:2517:2517) (2930:2930:2930))
        (PORT d[6] (2797:2797:2797) (3252:3252:3252))
        (PORT d[7] (1464:1464:1464) (1716:1716:1716))
        (PORT d[8] (1986:1986:1986) (2315:2315:2315))
        (PORT d[9] (1728:1728:1728) (2023:2023:2023))
        (PORT d[10] (2408:2408:2408) (2792:2792:2792))
        (PORT d[11] (1795:1795:1795) (2102:2102:2102))
        (PORT d[12] (3293:3293:3293) (3827:3827:3827))
        (PORT clk (1314:1314:1314) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1307:1307:1307))
        (PORT d[0] (1425:1425:1425) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (820:820:820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (821:821:821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (821:821:821))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (821:821:821))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (3061:3061:3061))
        (PORT d[1] (1396:1396:1396) (1657:1657:1657))
        (PORT d[2] (1773:1773:1773) (2085:2085:2085))
        (PORT d[3] (2667:2667:2667) (3098:3098:3098))
        (PORT d[4] (2216:2216:2216) (2504:2504:2504))
        (PORT d[5] (2522:2522:2522) (2937:2937:2937))
        (PORT d[6] (2621:2621:2621) (3048:3048:3048))
        (PORT d[7] (2215:2215:2215) (2575:2575:2575))
        (PORT d[8] (1797:1797:1797) (2097:2097:2097))
        (PORT d[9] (1727:1727:1727) (2017:2017:2017))
        (PORT d[10] (2375:2375:2375) (2753:2753:2753))
        (PORT d[11] (1761:1761:1761) (2058:2058:2058))
        (PORT d[12] (3103:3103:3103) (3606:3606:3606))
        (PORT clk (1328:1328:1328) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1322:1322:1322))
        (PORT d[0] (1850:1850:1850) (2106:2106:2106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (836:836:836))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (836:836:836))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1825:1825:1825))
        (PORT datab (426:426:426) (523:523:523))
        (PORT datac (575:575:575) (694:694:694))
        (PORT datad (1317:1317:1317) (1543:1543:1543))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3775:3775:3775))
        (PORT d[1] (1927:1927:1927) (2263:2263:2263))
        (PORT d[2] (1722:1722:1722) (2019:2019:2019))
        (PORT d[3] (2369:2369:2369) (2768:2768:2768))
        (PORT d[4] (3587:3587:3587) (4091:4091:4091))
        (PORT d[5] (2736:2736:2736) (3188:3188:3188))
        (PORT d[6] (2746:2746:2746) (3205:3205:3205))
        (PORT d[7] (2099:2099:2099) (2453:2453:2453))
        (PORT d[8] (1695:1695:1695) (1986:1986:1986))
        (PORT d[9] (2058:2058:2058) (2377:2377:2377))
        (PORT d[10] (2063:2063:2063) (2411:2411:2411))
        (PORT d[11] (2220:2220:2220) (2583:2583:2583))
        (PORT d[12] (3515:3515:3515) (4029:4029:4029))
        (PORT clk (1394:1394:1394) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1386:1386:1386))
        (PORT d[0] (2237:2237:2237) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3925:3925:3925))
        (PORT d[1] (1952:1952:1952) (2298:2298:2298))
        (PORT d[2] (2385:2385:2385) (2712:2712:2712))
        (PORT d[3] (2473:2473:2473) (2876:2876:2876))
        (PORT d[4] (2773:2773:2773) (3152:3152:3152))
        (PORT d[5] (2876:2876:2876) (3342:3342:3342))
        (PORT d[6] (1977:1977:1977) (2329:2329:2329))
        (PORT d[7] (2537:2537:2537) (2942:2942:2942))
        (PORT d[8] (1859:1859:1859) (2180:2180:2180))
        (PORT d[9] (1452:1452:1452) (1677:1677:1677))
        (PORT d[10] (2334:2334:2334) (2715:2715:2715))
        (PORT d[11] (1506:1506:1506) (1788:1788:1788))
        (PORT d[12] (2136:2136:2136) (2446:2446:2446))
        (PORT clk (1380:1380:1380) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1370:1370:1370))
        (PORT d[0] (1256:1256:1256) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (730:730:730))
        (PORT datab (1575:1575:1575) (1826:1826:1826))
        (PORT datac (819:819:819) (953:953:953))
        (PORT datad (416:416:416) (505:505:505))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (3268:3268:3268))
        (PORT d[1] (1574:1574:1574) (1852:1852:1852))
        (PORT d[2] (1964:1964:1964) (2306:2306:2306))
        (PORT d[3] (2694:2694:2694) (3129:3129:3129))
        (PORT d[4] (2053:2053:2053) (2311:2311:2311))
        (PORT d[5] (2522:2522:2522) (2948:2948:2948))
        (PORT d[6] (2797:2797:2797) (3248:3248:3248))
        (PORT d[7] (2383:2383:2383) (2766:2766:2766))
        (PORT d[8] (1980:1980:1980) (2304:2304:2304))
        (PORT d[9] (1716:1716:1716) (2005:2005:2005))
        (PORT d[10] (2421:2421:2421) (2813:2813:2813))
        (PORT d[11] (1796:1796:1796) (2103:2103:2103))
        (PORT d[12] (3290:3290:3290) (3821:3821:3821))
        (PORT clk (1313:1313:1313) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1307:1307:1307))
        (PORT d[0] (1212:1212:1212) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (820:820:820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (821:821:821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (821:821:821))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (821:821:821))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (3064:3064:3064))
        (PORT d[1] (1420:1420:1420) (1680:1680:1680))
        (PORT d[2] (1616:1616:1616) (1903:1903:1903))
        (PORT d[3] (2515:2515:2515) (2924:2924:2924))
        (PORT d[4] (2217:2217:2217) (2505:2505:2505))
        (PORT d[5] (2513:2513:2513) (2926:2926:2926))
        (PORT d[6] (2614:2614:2614) (3039:3039:3039))
        (PORT d[7] (2208:2208:2208) (2567:2567:2567))
        (PORT d[8] (1796:1796:1796) (2096:2096:2096))
        (PORT d[9] (1571:1571:1571) (1840:1840:1840))
        (PORT d[10] (2229:2229:2229) (2592:2592:2592))
        (PORT d[11] (1495:1495:1495) (1761:1761:1761))
        (PORT d[12] (3118:3118:3118) (3630:3630:3630))
        (PORT clk (1334:1334:1334) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
        (PORT d[0] (2385:2385:2385) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (720:720:720))
        (PORT datab (425:425:425) (523:523:523))
        (PORT datac (1039:1039:1039) (1207:1207:1207))
        (PORT datad (1017:1017:1017) (1185:1185:1185))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (4077:4077:4077))
        (PORT d[1] (1789:1789:1789) (2111:2111:2111))
        (PORT d[2] (2217:2217:2217) (2526:2526:2526))
        (PORT d[3] (2298:2298:2298) (2676:2676:2676))
        (PORT d[4] (2570:2570:2570) (2919:2919:2919))
        (PORT d[5] (2687:2687:2687) (3125:3125:3125))
        (PORT d[6] (1745:1745:1745) (2055:2055:2055))
        (PORT d[7] (3099:3099:3099) (3569:3569:3569))
        (PORT d[8] (2703:2703:2703) (3123:3123:3123))
        (PORT d[9] (1732:1732:1732) (2027:2027:2027))
        (PORT d[10] (2142:2142:2142) (2494:2494:2494))
        (PORT d[11] (1853:1853:1853) (2174:2174:2174))
        (PORT d[12] (3331:3331:3331) (3845:3845:3845))
        (PORT clk (1385:1385:1385) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1377:1377:1377))
        (PORT d[0] (1062:1062:1062) (1216:1216:1216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3855:3855:3855) (4471:4471:4471))
        (PORT d[1] (2374:2374:2374) (2786:2786:2786))
        (PORT d[2] (1770:1770:1770) (2085:2085:2085))
        (PORT d[3] (2713:2713:2713) (3160:3160:3160))
        (PORT d[4] (3143:3143:3143) (3601:3601:3601))
        (PORT d[5] (2789:2789:2789) (3257:3257:3257))
        (PORT d[6] (2530:2530:2530) (2953:2953:2953))
        (PORT d[7] (2139:2139:2139) (2473:2473:2473))
        (PORT d[8] (2561:2561:2561) (2992:2992:2992))
        (PORT d[9] (2121:2121:2121) (2432:2432:2432))
        (PORT d[10] (2280:2280:2280) (2669:2669:2669))
        (PORT d[11] (1915:1915:1915) (2251:2251:2251))
        (PORT d[12] (2954:2954:2954) (3396:3396:3396))
        (PORT clk (1378:1378:1378) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1370:1370:1370))
        (PORT d[0] (1628:1628:1628) (1866:1866:1866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (723:723:723))
        (PORT datab (766:766:766) (893:893:893))
        (PORT datad (1544:1544:1544) (1785:1785:1785))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (595:595:595))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (218:218:218) (284:284:284))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3603:3603:3603))
        (PORT d[1] (2741:2741:2741) (3205:3205:3205))
        (PORT d[2] (1437:1437:1437) (1707:1707:1707))
        (PORT d[3] (2489:2489:2489) (2894:2894:2894))
        (PORT d[4] (3352:3352:3352) (3838:3838:3838))
        (PORT d[5] (2742:2742:2742) (3195:3195:3195))
        (PORT d[6] (2872:2872:2872) (3333:3333:3333))
        (PORT d[7] (2306:2306:2306) (2660:2660:2660))
        (PORT d[8] (1875:1875:1875) (2189:2189:2189))
        (PORT d[9] (1327:1327:1327) (1535:1535:1535))
        (PORT d[10] (2099:2099:2099) (2458:2458:2458))
        (PORT d[11] (2256:2256:2256) (2632:2632:2632))
        (PORT d[12] (3139:3139:3139) (3599:3599:3599))
        (PORT clk (1389:1389:1389) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1380:1380:1380))
        (PORT d[0] (2607:2607:2607) (2961:2961:2961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2379:2379:2379))
        (PORT d[1] (2802:2802:2802) (3283:3283:3283))
        (PORT d[2] (2493:2493:2493) (2951:2951:2951))
        (PORT d[3] (2266:2266:2266) (2632:2632:2632))
        (PORT d[4] (3254:3254:3254) (3734:3734:3734))
        (PORT d[5] (3266:3266:3266) (3756:3756:3756))
        (PORT d[6] (2560:2560:2560) (3020:3020:3020))
        (PORT d[7] (2474:2474:2474) (2858:2858:2858))
        (PORT d[8] (2373:2373:2373) (2694:2694:2694))
        (PORT d[9] (2045:2045:2045) (2392:2392:2392))
        (PORT d[10] (3572:3572:3572) (4171:4171:4171))
        (PORT d[11] (2177:2177:2177) (2570:2570:2570))
        (PORT d[12] (1511:1511:1511) (1728:1728:1728))
        (PORT clk (1330:1330:1330) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1324:1324:1324))
        (PORT d[0] (1714:1714:1714) (1996:1996:1996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (837:837:837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1130:1130:1130))
        (PORT datab (297:297:297) (367:367:367))
        (PORT datac (1087:1087:1087) (1270:1270:1270))
        (PORT datad (1004:1004:1004) (1155:1155:1155))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3679:3679:3679))
        (PORT d[1] (2963:2963:2963) (3470:3470:3470))
        (PORT d[2] (2982:2982:2982) (3501:3501:3501))
        (PORT d[3] (3166:3166:3166) (3701:3701:3701))
        (PORT d[4] (2766:2766:2766) (3152:3152:3152))
        (PORT d[5] (2899:2899:2899) (3377:3377:3377))
        (PORT d[6] (2997:2997:2997) (3486:3486:3486))
        (PORT d[7] (2674:2674:2674) (3097:3097:3097))
        (PORT d[8] (1507:1507:1507) (1774:1774:1774))
        (PORT d[9] (1594:1594:1594) (1864:1864:1864))
        (PORT d[10] (3570:3570:3570) (4168:4168:4168))
        (PORT d[11] (2255:2255:2255) (2646:2646:2646))
        (PORT d[12] (3337:3337:3337) (3851:3851:3851))
        (PORT clk (1372:1372:1372) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1363:1363:1363))
        (PORT d[0] (1333:1333:1333) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2733:2733:2733))
        (PORT d[1] (2820:2820:2820) (3306:3306:3306))
        (PORT d[2] (2680:2680:2680) (3167:3167:3167))
        (PORT d[3] (2263:2263:2263) (2626:2626:2626))
        (PORT d[4] (3435:3435:3435) (3944:3944:3944))
        (PORT d[5] (3432:3432:3432) (3941:3941:3941))
        (PORT d[6] (2751:2751:2751) (3246:3246:3246))
        (PORT d[7] (2518:2518:2518) (2916:2916:2916))
        (PORT d[8] (2540:2540:2540) (2882:2882:2882))
        (PORT d[9] (2225:2225:2225) (2597:2597:2597))
        (PORT d[10] (3586:3586:3586) (4189:4189:4189))
        (PORT d[11] (2152:2152:2152) (2537:2537:2537))
        (PORT d[12] (1503:1503:1503) (1724:1724:1724))
        (PORT clk (1330:1330:1330) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1324:1324:1324))
        (PORT d[0] (1202:1202:1202) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (837:837:837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (720:720:720) (875:875:875))
        (PORT datac (1105:1105:1105) (1241:1241:1241))
        (PORT datad (1100:1100:1100) (1243:1243:1243))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (424:424:424))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (105:105:105) (130:130:130))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (2037:2037:2037))
        (PORT d[1] (2135:2135:2135) (2472:2472:2472))
        (PORT d[2] (1634:1634:1634) (1936:1936:1936))
        (PORT d[3] (2182:2182:2182) (2550:2550:2550))
        (PORT d[4] (3560:3560:3560) (4085:4085:4085))
        (PORT d[5] (2670:2670:2670) (3112:3112:3112))
        (PORT d[6] (2127:2127:2127) (2490:2490:2490))
        (PORT d[7] (2201:2201:2201) (2489:2489:2489))
        (PORT d[8] (2342:2342:2342) (2746:2746:2746))
        (PORT d[9] (1623:1623:1623) (1895:1895:1895))
        (PORT d[10] (3085:3085:3085) (3599:3599:3599))
        (PORT d[11] (2085:2085:2085) (2481:2481:2481))
        (PORT d[12] (2848:2848:2848) (3306:3306:3306))
        (PORT clk (1372:1372:1372) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1362:1362:1362))
        (PORT d[0] (2561:2561:2561) (2934:2934:2934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2958:2958:2958))
        (PORT d[1] (3343:3343:3343) (3898:3898:3898))
        (PORT d[2] (1355:1355:1355) (1559:1559:1559))
        (PORT d[3] (1884:1884:1884) (2195:2195:2195))
        (PORT d[4] (3822:3822:3822) (4385:4385:4385))
        (PORT d[5] (1155:1155:1155) (1318:1318:1318))
        (PORT d[6] (3086:3086:3086) (3619:3619:3619))
        (PORT d[7] (3017:3017:3017) (3479:3479:3479))
        (PORT d[8] (1323:1323:1323) (1515:1515:1515))
        (PORT d[9] (2767:2767:2767) (3214:3214:3214))
        (PORT d[10] (1013:1013:1013) (1166:1166:1166))
        (PORT d[11] (1761:1761:1761) (2083:2083:2083))
        (PORT d[12] (1858:1858:1858) (2122:2122:2122))
        (PORT clk (1388:1388:1388) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1380:1380:1380))
        (PORT d[0] (647:647:647) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (1060:1060:1060))
        (PORT datab (867:867:867) (1052:1052:1052))
        (PORT datac (1055:1055:1055) (1210:1210:1210))
        (PORT datad (1020:1020:1020) (1228:1228:1228))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1984:1984:1984))
        (PORT d[1] (2401:2401:2401) (2792:2792:2792))
        (PORT d[2] (1796:1796:1796) (2120:2120:2120))
        (PORT d[3] (2090:2090:2090) (2423:2423:2423))
        (PORT d[4] (4324:4324:4324) (4957:4957:4957))
        (PORT d[5] (2540:2540:2540) (2957:2957:2957))
        (PORT d[6] (3155:3155:3155) (3647:3647:3647))
        (PORT d[7] (1704:1704:1704) (1945:1945:1945))
        (PORT d[8] (3093:3093:3093) (3521:3521:3521))
        (PORT d[9] (1621:1621:1621) (1892:1892:1892))
        (PORT d[10] (4116:4116:4116) (4821:4821:4821))
        (PORT d[11] (2042:2042:2042) (2428:2428:2428))
        (PORT d[12] (2597:2597:2597) (3014:3014:3014))
        (PORT clk (1366:1366:1366) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1357:1357:1357))
        (PORT d[0] (2046:2046:2046) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3914:3914:3914))
        (PORT d[1] (3155:3155:3155) (3691:3691:3691))
        (PORT d[2] (3144:3144:3144) (3681:3681:3681))
        (PORT d[3] (2954:2954:2954) (3443:3443:3443))
        (PORT d[4] (2933:2933:2933) (3339:3339:3339))
        (PORT d[5] (2882:2882:2882) (3343:3343:3343))
        (PORT d[6] (3017:3017:3017) (3508:3508:3508))
        (PORT d[7] (2694:2694:2694) (3119:3119:3119))
        (PORT d[8] (1691:1691:1691) (1992:1992:1992))
        (PORT d[9] (1341:1341:1341) (1556:1556:1556))
        (PORT d[10] (3583:3583:3583) (4181:4181:4181))
        (PORT d[11] (1481:1481:1481) (1757:1757:1757))
        (PORT d[12] (1950:1950:1950) (2237:2237:2237))
        (PORT clk (1378:1378:1378) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1369:1369:1369))
        (PORT d[0] (1392:1392:1392) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (590:590:590))
        (PORT datab (872:872:872) (1057:1057:1057))
        (PORT datac (900:900:900) (1051:1051:1051))
        (PORT datad (1028:1028:1028) (1237:1237:1237))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1649:1649:1649) (1889:1889:1889))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2500:2500:2500))
        (PORT d[1] (2632:2632:2632) (3058:3058:3058))
        (PORT d[2] (1403:1403:1403) (1662:1662:1662))
        (PORT d[3] (2539:2539:2539) (2957:2957:2957))
        (PORT d[4] (3593:3593:3593) (4132:4132:4132))
        (PORT d[5] (2927:2927:2927) (3403:3403:3403))
        (PORT d[6] (2331:2331:2331) (2725:2725:2725))
        (PORT d[7] (2297:2297:2297) (2674:2674:2674))
        (PORT d[8] (2349:2349:2349) (2758:2758:2758))
        (PORT d[9] (2006:2006:2006) (2329:2329:2329))
        (PORT d[10] (2923:2923:2923) (3416:3416:3416))
        (PORT d[11] (2596:2596:2596) (3053:3053:3053))
        (PORT d[12] (2841:2841:2841) (3304:3304:3304))
        (PORT clk (1387:1387:1387) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1378:1378:1378))
        (PORT d[0] (1575:1575:1575) (1794:1794:1794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2690:2690:2690))
        (PORT d[1] (1568:1568:1568) (1853:1853:1853))
        (PORT d[2] (1324:1324:1324) (1566:1566:1566))
        (PORT d[3] (3061:3061:3061) (3543:3543:3543))
        (PORT d[4] (3184:3184:3184) (3657:3657:3657))
        (PORT d[5] (2656:2656:2656) (3080:3080:3080))
        (PORT d[6] (2713:2713:2713) (3175:3175:3175))
        (PORT d[7] (2063:2063:2063) (2404:2404:2404))
        (PORT d[8] (1707:1707:1707) (2006:2006:2006))
        (PORT d[9] (2888:2888:2888) (3375:3375:3375))
        (PORT d[10] (2301:2301:2301) (2680:2680:2680))
        (PORT d[11] (3005:3005:3005) (3555:3555:3555))
        (PORT d[12] (3636:3636:3636) (4221:4221:4221))
        (PORT clk (1315:1315:1315) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1309:1309:1309))
        (PORT d[0] (2125:2125:2125) (2376:2376:2376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (823:823:823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (823:823:823))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (823:823:823))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1326:1326:1326))
        (PORT datab (870:870:870) (1055:1055:1055))
        (PORT datac (1079:1079:1079) (1262:1262:1262))
        (PORT datad (1025:1025:1025) (1233:1233:1233))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (2103:2103:2103))
        (PORT d[1] (2556:2556:2556) (2966:2966:2966))
        (PORT d[2] (1447:1447:1447) (1725:1725:1725))
        (PORT d[3] (2307:2307:2307) (2681:2681:2681))
        (PORT d[4] (3969:3969:3969) (4557:4557:4557))
        (PORT d[5] (3262:3262:3262) (3784:3784:3784))
        (PORT d[6] (2795:2795:2795) (3239:3239:3239))
        (PORT d[7] (1533:1533:1533) (1750:1750:1750))
        (PORT d[8] (2744:2744:2744) (3129:3129:3129))
        (PORT d[9] (1415:1415:1415) (1649:1649:1649))
        (PORT d[10] (3771:3771:3771) (4432:4432:4432))
        (PORT d[11] (1815:1815:1815) (2156:2156:2156))
        (PORT d[12] (3502:3502:3502) (4038:4038:4038))
        (PORT clk (1330:1330:1330) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1325:1325:1325))
        (PORT d[0] (2121:2121:2121) (2400:2400:2400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2627:2627:2627))
        (PORT d[1] (2105:2105:2105) (2470:2470:2470))
        (PORT d[2] (1983:1983:1983) (2327:2327:2327))
        (PORT d[3] (3054:3054:3054) (3535:3535:3535))
        (PORT d[4] (3039:3039:3039) (3494:3494:3494))
        (PORT d[5] (1845:1845:1845) (2129:2129:2129))
        (PORT d[6] (2503:2503:2503) (2925:2925:2925))
        (PORT d[7] (1900:1900:1900) (2217:2217:2217))
        (PORT d[8] (1545:1545:1545) (1822:1822:1822))
        (PORT d[9] (2711:2711:2711) (3170:3170:3170))
        (PORT d[10] (2266:2266:2266) (2622:2622:2622))
        (PORT d[11] (2988:2988:2988) (3529:3529:3529))
        (PORT d[12] (3617:3617:3617) (4199:4199:4199))
        (PORT clk (1299:1299:1299) (1294:1294:1294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1294:1294:1294))
        (PORT d[0] (1784:1784:1784) (2025:2025:2025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (821:821:821) (807:807:807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (822:822:822) (808:808:808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (822:822:822) (808:808:808))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (822:822:822) (808:808:808))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1122:1122:1122))
        (PORT datab (869:869:869) (1055:1055:1055))
        (PORT datac (946:946:946) (1095:1095:1095))
        (PORT datad (1024:1024:1024) (1231:1231:1231))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1650:1650:1650) (1890:1890:1890))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (2352:2352:2352))
        (PORT d[1] (1386:1386:1386) (1590:1590:1590))
        (PORT d[2] (2688:2688:2688) (3182:3182:3182))
        (PORT d[3] (2903:2903:2903) (3370:3370:3370))
        (PORT d[4] (3442:3442:3442) (3966:3966:3966))
        (PORT d[5] (3071:3071:3071) (3571:3571:3571))
        (PORT d[6] (2581:2581:2581) (3042:3042:3042))
        (PORT d[7] (2465:2465:2465) (2843:2843:2843))
        (PORT d[8] (1573:1573:1573) (1806:1806:1806))
        (PORT d[9] (1572:1572:1572) (1838:1838:1838))
        (PORT d[10] (3488:3488:3488) (4083:4083:4083))
        (PORT d[11] (2455:2455:2455) (2890:2890:2890))
        (PORT d[12] (1232:1232:1232) (1428:1428:1428))
        (PORT clk (1324:1324:1324) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1318:1318:1318))
        (PORT d[0] (1274:1274:1274) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (831:831:831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (832:832:832))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (832:832:832))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (3034:3034:3034))
        (PORT d[1] (1560:1560:1560) (1846:1846:1846))
        (PORT d[2] (1430:1430:1430) (1699:1699:1699))
        (PORT d[3] (2510:2510:2510) (2917:2917:2917))
        (PORT d[4] (3174:3174:3174) (3636:3636:3636))
        (PORT d[5] (2820:2820:2820) (3256:3256:3256))
        (PORT d[6] (2135:2135:2135) (2506:2506:2506))
        (PORT d[7] (1735:1735:1735) (2029:2029:2029))
        (PORT d[8] (1718:1718:1718) (2019:2019:2019))
        (PORT d[9] (2342:2342:2342) (2745:2745:2745))
        (PORT d[10] (2495:2495:2495) (2904:2904:2904))
        (PORT d[11] (2462:2462:2462) (2924:2924:2924))
        (PORT d[12] (3577:3577:3577) (4146:4146:4146))
        (PORT clk (1355:1355:1355) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1348:1348:1348))
        (PORT d[0] (2173:2173:2173) (2444:2444:2444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (2304:2304:2304))
        (PORT d[1] (2515:2515:2515) (2907:2907:2907))
        (PORT d[2] (1640:1640:1640) (1955:1955:1955))
        (PORT d[3] (2540:2540:2540) (2961:2961:2961))
        (PORT d[4] (3598:3598:3598) (4131:4131:4131))
        (PORT d[5] (2939:2939:2939) (3422:3422:3422))
        (PORT d[6] (2328:2328:2328) (2719:2719:2719))
        (PORT d[7] (2401:2401:2401) (2719:2719:2719))
        (PORT d[8] (2338:2338:2338) (2738:2738:2738))
        (PORT d[9] (2002:2002:2002) (2327:2327:2327))
        (PORT d[10] (3104:3104:3104) (3622:3622:3622))
        (PORT d[11] (2438:2438:2438) (2880:2880:2880))
        (PORT d[12] (2851:2851:2851) (3317:3317:3317))
        (PORT clk (1387:1387:1387) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1377:1377:1377))
        (PORT d[0] (2013:2013:2013) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1999:1999:1999))
        (PORT d[1] (2391:2391:2391) (2777:2777:2777))
        (PORT d[2] (1262:1262:1262) (1506:1506:1506))
        (PORT d[3] (2110:2110:2110) (2447:2447:2447))
        (PORT d[4] (4325:4325:4325) (4957:4957:4957))
        (PORT d[5] (2705:2705:2705) (3145:3145:3145))
        (PORT d[6] (3156:3156:3156) (3646:3646:3646))
        (PORT d[7] (1720:1720:1720) (1966:1966:1966))
        (PORT d[8] (3094:3094:3094) (3522:3522:3522))
        (PORT d[9] (1638:1638:1638) (1913:1913:1913))
        (PORT d[10] (3237:3237:3237) (3745:3745:3745))
        (PORT d[11] (2039:2039:2039) (2418:2418:2418))
        (PORT d[12] (2920:2920:2920) (3373:3373:3373))
        (PORT clk (1369:1369:1369) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1360:1360:1360))
        (PORT d[0] (875:875:875) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1260:1260:1260))
        (PORT datab (867:867:867) (1052:1052:1052))
        (PORT datac (617:617:617) (699:699:699))
        (PORT datad (1019:1019:1019) (1227:1227:1227))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (989:989:989))
        (PORT datab (871:871:871) (1056:1056:1056))
        (PORT datac (1636:1636:1636) (1865:1865:1865))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (2274:2274:2274))
        (PORT d[1] (2411:2411:2411) (2801:2801:2801))
        (PORT d[2] (1633:1633:1633) (1937:1937:1937))
        (PORT d[3] (2151:2151:2151) (2506:2506:2506))
        (PORT d[4] (3619:3619:3619) (4157:4157:4157))
        (PORT d[5] (2917:2917:2917) (3392:3392:3392))
        (PORT d[6] (2430:2430:2430) (2830:2830:2830))
        (PORT d[7] (1893:1893:1893) (2157:2157:2157))
        (PORT d[8] (2374:2374:2374) (2705:2705:2705))
        (PORT d[9] (2072:2072:2072) (2410:2410:2410))
        (PORT d[10] (3386:3386:3386) (3979:3979:3979))
        (PORT d[11] (2021:2021:2021) (2399:2399:2399))
        (PORT d[12] (3144:3144:3144) (3634:3634:3634))
        (PORT clk (1312:1312:1312) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1306:1306:1306))
        (PORT d[0] (1818:1818:1818) (2015:2015:2015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (819:819:819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (820:820:820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (820:820:820))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (820:820:820))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3475:3475:3475))
        (PORT d[1] (1594:1594:1594) (1832:1832:1832))
        (PORT d[2] (1237:1237:1237) (1482:1482:1482))
        (PORT d[3] (1796:1796:1796) (2094:2094:2094))
        (PORT d[4] (3378:3378:3378) (3885:3885:3885))
        (PORT d[5] (2636:2636:2636) (3054:3054:3054))
        (PORT d[6] (1711:1711:1711) (2020:2020:2020))
        (PORT d[7] (2708:2708:2708) (3123:3123:3123))
        (PORT d[8] (2446:2446:2446) (2852:2852:2852))
        (PORT d[9] (1983:1983:1983) (2306:2306:2306))
        (PORT d[10] (2861:2861:2861) (3316:3316:3316))
        (PORT d[11] (2432:2432:2432) (2875:2875:2875))
        (PORT d[12] (4239:4239:4239) (4914:4914:4914))
        (PORT clk (1380:1380:1380) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1372:1372:1372))
        (PORT d[0] (1455:1455:1455) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (2021:2021:2021))
        (PORT d[1] (2567:2567:2567) (2977:2977:2977))
        (PORT d[2] (1392:1392:1392) (1651:1651:1651))
        (PORT d[3] (2093:2093:2093) (2422:2422:2422))
        (PORT d[4] (4488:4488:4488) (5139:5139:5139))
        (PORT d[5] (2707:2707:2707) (3148:3148:3148))
        (PORT d[6] (3162:3162:3162) (3652:3652:3652))
        (PORT d[7] (1715:1715:1715) (1956:1956:1956))
        (PORT d[8] (3267:3267:3267) (3719:3719:3719))
        (PORT d[9] (1633:1633:1633) (1910:1910:1910))
        (PORT d[10] (3217:3217:3217) (3718:3718:3718))
        (PORT d[11] (2207:2207:2207) (2609:2609:2609))
        (PORT d[12] (2940:2940:2940) (3398:3398:3398))
        (PORT clk (1372:1372:1372) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1363:1363:1363))
        (PORT d[0] (932:932:932) (1056:1056:1056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1883:1883:1883))
        (PORT d[1] (2397:2397:2397) (2781:2781:2781))
        (PORT d[2] (1603:1603:1603) (1900:1900:1900))
        (PORT d[3] (2301:2301:2301) (2674:2674:2674))
        (PORT d[4] (3613:3613:3613) (4156:4156:4156))
        (PORT d[5] (2740:2740:2740) (3190:3190:3190))
        (PORT d[6] (2272:2272:2272) (2649:2649:2649))
        (PORT d[7] (2063:2063:2063) (2351:2351:2351))
        (PORT d[8] (2379:2379:2379) (2716:2716:2716))
        (PORT d[9] (1890:1890:1890) (2200:2200:2200))
        (PORT d[10] (3193:3193:3193) (3752:3752:3752))
        (PORT d[11] (2014:2014:2014) (2388:2388:2388))
        (PORT d[12] (2823:2823:2823) (3273:3273:3273))
        (PORT clk (1325:1325:1325) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1319:1319:1319))
        (PORT d[0] (1777:1777:1777) (1996:1996:1996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (559:559:559))
        (PORT datab (868:868:868) (1053:1053:1053))
        (PORT datac (1110:1110:1110) (1266:1266:1266))
        (PORT datad (1021:1021:1021) (1228:1228:1228))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (1113:1113:1113))
        (PORT datab (869:869:869) (1054:1054:1054))
        (PORT datac (795:795:795) (904:904:904))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1651:1651:1651) (1891:1891:1891))
        (PORT datad (1136:1136:1136) (1360:1360:1360))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (1427:1427:1427) (1642:1642:1642))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1137:1137:1137) (1361:1361:1361))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (793:793:793) (923:923:923))
        (PORT datad (319:319:319) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (2273:2273:2273))
        (PORT d[1] (1560:1560:1560) (1846:1846:1846))
        (PORT d[2] (1018:1018:1018) (1221:1221:1221))
        (PORT d[3] (1699:1699:1699) (1966:1966:1966))
        (PORT d[4] (1968:1968:1968) (2247:2247:2247))
        (PORT d[5] (2030:2030:2030) (2321:2321:2321))
        (PORT d[6] (2941:2941:2941) (3455:3455:3455))
        (PORT d[7] (1249:1249:1249) (1457:1457:1457))
        (PORT d[8] (2695:2695:2695) (3106:3106:3106))
        (PORT d[9] (2344:2344:2344) (2730:2730:2730))
        (PORT d[10] (2278:2278:2278) (2645:2645:2645))
        (PORT d[11] (1597:1597:1597) (1901:1901:1901))
        (PORT d[12] (1222:1222:1222) (1401:1401:1401))
        (PORT clk (1383:1383:1383) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1375:1375:1375))
        (PORT d[0] (877:877:877) (991:991:991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (4046:4046:4046))
        (PORT d[1] (2297:2297:2297) (2688:2688:2688))
        (PORT d[2] (1790:1790:1790) (2118:2118:2118))
        (PORT d[3] (2585:2585:2585) (3019:3019:3019))
        (PORT d[4] (3020:3020:3020) (3452:3452:3452))
        (PORT d[5] (2927:2927:2927) (3412:3412:3412))
        (PORT d[6] (2137:2137:2137) (2497:2497:2497))
        (PORT d[7] (1755:1755:1755) (2030:2030:2030))
        (PORT d[8] (2195:2195:2195) (2575:2575:2575))
        (PORT d[9] (1760:1760:1760) (2023:2023:2023))
        (PORT d[10] (2324:2324:2324) (2725:2725:2725))
        (PORT d[11] (1689:1689:1689) (1985:1985:1985))
        (PORT d[12] (2595:2595:2595) (2988:2988:2988))
        (PORT clk (1342:1342:1342) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1335:1335:1335))
        (PORT d[0] (2178:2178:2178) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (935:935:935))
        (PORT datab (718:718:718) (873:873:873))
        (PORT datac (1287:1287:1287) (1495:1495:1495))
        (PORT datad (271:271:271) (332:332:332))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2790:2790:2790))
        (PORT d[1] (2188:2188:2188) (2578:2578:2578))
        (PORT d[2] (2223:2223:2223) (2634:2634:2634))
        (PORT d[3] (2990:2990:2990) (3500:3500:3500))
        (PORT d[4] (2964:2964:2964) (3389:3389:3389))
        (PORT d[5] (2880:2880:2880) (3346:3346:3346))
        (PORT d[6] (2149:2149:2149) (2530:2530:2530))
        (PORT d[7] (1884:1884:1884) (2192:2192:2192))
        (PORT d[8] (2002:2002:2002) (2331:2331:2331))
        (PORT d[9] (2218:2218:2218) (2564:2564:2564))
        (PORT d[10] (2869:2869:2869) (3374:3374:3374))
        (PORT d[11] (1687:1687:1687) (1994:1994:1994))
        (PORT d[12] (2587:2587:2587) (2995:2995:2995))
        (PORT clk (1331:1331:1331) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1325:1325:1325))
        (PORT d[0] (1811:1811:1811) (2034:2034:2034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3237:3237:3237) (3745:3745:3745))
        (PORT d[1] (1786:1786:1786) (2106:2106:2106))
        (PORT d[2] (1410:1410:1410) (1664:1664:1664))
        (PORT d[3] (2188:2188:2188) (2557:2557:2557))
        (PORT d[4] (3388:3388:3388) (3860:3860:3860))
        (PORT d[5] (2554:2554:2554) (2977:2977:2977))
        (PORT d[6] (2543:2543:2543) (2974:2974:2974))
        (PORT d[7] (1909:1909:1909) (2239:2239:2239))
        (PORT d[8] (1497:1497:1497) (1760:1760:1760))
        (PORT d[9] (1697:1697:1697) (1965:1965:1965))
        (PORT d[10] (2059:2059:2059) (2407:2407:2407))
        (PORT d[11] (2061:2061:2061) (2410:2410:2410))
        (PORT d[12] (3351:3351:3351) (3849:3849:3849))
        (PORT clk (1385:1385:1385) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1376:1376:1376))
        (PORT d[0] (1928:1928:1928) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1603:1603:1603))
        (PORT datab (550:550:550) (677:677:677))
        (PORT datac (1196:1196:1196) (1399:1399:1399))
        (PORT datad (158:158:158) (202:202:202))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (3597:3597:3597))
        (PORT d[1] (1820:1820:1820) (2150:2150:2150))
        (PORT d[2] (1751:1751:1751) (2054:2054:2054))
        (PORT d[3] (2354:2354:2354) (2742:2742:2742))
        (PORT d[4] (3747:3747:3747) (4265:4265:4265))
        (PORT d[5] (2738:2738:2738) (3191:3191:3191))
        (PORT d[6] (2895:2895:2895) (3363:3363:3363))
        (PORT d[7] (2288:2288:2288) (2671:2671:2671))
        (PORT d[8] (1859:1859:1859) (2173:2173:2173))
        (PORT d[9] (2240:2240:2240) (2588:2588:2588))
        (PORT d[10] (2098:2098:2098) (2460:2460:2460))
        (PORT d[11] (2270:2270:2270) (2650:2650:2650))
        (PORT d[12] (3685:3685:3685) (4219:4219:4219))
        (PORT clk (1396:1396:1396) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1388:1388:1388))
        (PORT d[0] (1478:1478:1478) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (4273:4273:4273))
        (PORT d[1] (2157:2157:2157) (2532:2532:2532))
        (PORT d[2] (1630:1630:1630) (1929:1929:1929))
        (PORT d[3] (2736:2736:2736) (3186:3186:3186))
        (PORT d[4] (3181:3181:3181) (3642:3642:3642))
        (PORT d[5] (2916:2916:2916) (3399:3399:3399))
        (PORT d[6] (2327:2327:2327) (2715:2715:2715))
        (PORT d[7] (1962:1962:1962) (2273:2273:2273))
        (PORT d[8] (2398:2398:2398) (2813:2813:2813))
        (PORT d[9] (1963:1963:1963) (2257:2257:2257))
        (PORT d[10] (2291:2291:2291) (2686:2686:2686))
        (PORT d[11] (1885:1885:1885) (2211:2211:2211))
        (PORT d[12] (2774:2774:2774) (3194:3194:3194))
        (PORT clk (1364:1364:1364) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1356:1356:1356))
        (PORT d[0] (1446:1446:1446) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1402:1402:1402))
        (PORT datab (287:287:287) (356:356:356))
        (PORT datac (1242:1242:1242) (1446:1446:1446))
        (PORT datad (696:696:696) (844:844:844))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3555:3555:3555) (4131:4131:4131))
        (PORT d[1] (1615:1615:1615) (1908:1908:1908))
        (PORT d[2] (2389:2389:2389) (2720:2720:2720))
        (PORT d[3] (2317:2317:2317) (2702:2702:2702))
        (PORT d[4] (2747:2747:2747) (3130:3130:3130))
        (PORT d[5] (2695:2695:2695) (3130:3130:3130))
        (PORT d[6] (1768:1768:1768) (2081:2081:2081))
        (PORT d[7] (2353:2353:2353) (2730:2730:2730))
        (PORT d[8] (1883:1883:1883) (2213:2213:2213))
        (PORT d[9] (1483:1483:1483) (1718:1718:1718))
        (PORT d[10] (2181:2181:2181) (2544:2544:2544))
        (PORT d[11] (1670:1670:1670) (1973:1973:1973))
        (PORT d[12] (2151:2151:2151) (2464:2464:2464))
        (PORT clk (1387:1387:1387) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1378:1378:1378))
        (PORT d[0] (1607:1607:1607) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3183:3183:3183) (3703:3703:3703))
        (PORT d[1] (3143:3143:3143) (3674:3674:3674))
        (PORT d[2] (3132:3132:3132) (3667:3667:3667))
        (PORT d[3] (2809:2809:2809) (3287:3287:3287))
        (PORT d[4] (2935:2935:2935) (3343:3343:3343))
        (PORT d[5] (2907:2907:2907) (3385:3385:3385))
        (PORT d[6] (3027:3027:3027) (3520:3520:3520))
        (PORT d[7] (2694:2694:2694) (3118:3118:3118))
        (PORT d[8] (1679:1679:1679) (1975:1975:1975))
        (PORT d[9] (1327:1327:1327) (1542:1542:1542))
        (PORT d[10] (3586:3586:3586) (4182:4182:4182))
        (PORT d[11] (1339:1339:1339) (1596:1596:1596))
        (PORT d[12] (3345:3345:3345) (3859:3859:3859))
        (PORT clk (1377:1377:1377) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1368:1368:1368))
        (PORT d[0] (2265:2265:2265) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (906:906:906))
        (PORT datab (717:717:717) (871:871:871))
        (PORT datac (1153:1153:1153) (1325:1325:1325))
        (PORT datad (268:268:268) (328:328:328))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (233:233:233))
        (PORT datab (397:397:397) (495:495:495))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (219:219:219))
        (PORT datab (398:398:398) (496:496:496))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2521:2521:2521))
        (PORT d[1] (2636:2636:2636) (3066:3066:3066))
        (PORT d[2] (2295:2295:2295) (2678:2678:2678))
        (PORT d[3] (2546:2546:2546) (2955:2955:2955))
        (PORT d[4] (3427:3427:3427) (3939:3939:3939))
        (PORT d[5] (3121:3121:3121) (3628:3628:3628))
        (PORT d[6] (2145:2145:2145) (2512:2512:2512))
        (PORT d[7] (2283:2283:2283) (2662:2662:2662))
        (PORT d[8] (2500:2500:2500) (2918:2918:2918))
        (PORT d[9] (2014:2014:2014) (2339:2339:2339))
        (PORT d[10] (3077:3077:3077) (3588:3588:3588))
        (PORT d[11] (2617:2617:2617) (3077:3077:3077))
        (PORT d[12] (3038:3038:3038) (3534:3534:3534))
        (PORT clk (1388:1388:1388) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (PORT d[0] (1060:1060:1060) (1201:1201:1201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1525:1525:1525))
        (PORT d[1] (1869:1869:1869) (2189:2189:2189))
        (PORT d[2] (1165:1165:1165) (1346:1346:1346))
        (PORT d[3] (2182:2182:2182) (2512:2512:2512))
        (PORT d[4] (2300:2300:2300) (2618:2618:2618))
        (PORT d[5] (2372:2372:2372) (2707:2707:2707))
        (PORT d[6] (1554:1554:1554) (1836:1836:1836))
        (PORT d[7] (1405:1405:1405) (1640:1640:1640))
        (PORT d[8] (1379:1379:1379) (1614:1614:1614))
        (PORT d[9] (2534:2534:2534) (2942:2942:2942))
        (PORT d[10] (885:885:885) (1029:1029:1029))
        (PORT d[11] (1938:1938:1938) (2284:2284:2284))
        (PORT d[12] (1021:1021:1021) (1170:1170:1170))
        (PORT clk (1402:1402:1402) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1393:1393:1393))
        (PORT d[0] (975:975:975) (1062:1062:1062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1553:1553:1553))
        (PORT d[1] (1195:1195:1195) (1382:1382:1382))
        (PORT d[2] (3053:3053:3053) (3602:3602:3602))
        (PORT d[3] (2677:2677:2677) (3109:3109:3109))
        (PORT d[4] (3800:3800:3800) (4376:4376:4376))
        (PORT d[5] (3400:3400:3400) (3942:3942:3942))
        (PORT d[6] (2738:2738:2738) (3213:3213:3213))
        (PORT d[7] (1027:1027:1027) (1185:1185:1185))
        (PORT d[8] (1224:1224:1224) (1416:1416:1416))
        (PORT d[9] (1580:1580:1580) (1845:1845:1845))
        (PORT d[10] (3853:3853:3853) (4497:4497:4497))
        (PORT d[11] (2642:2642:2642) (3103:3103:3103))
        (PORT d[12] (1037:1037:1037) (1205:1205:1205))
        (PORT clk (1349:1349:1349) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1343:1343:1343))
        (PORT d[0] (1742:1742:1742) (2011:2011:2011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (641:641:641))
        (PORT datab (604:604:604) (742:742:742))
        (PORT datac (493:493:493) (607:607:607))
        (PORT datad (981:981:981) (1118:1118:1118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3880:3880:3880))
        (PORT d[1] (1746:1746:1746) (2050:2050:2050))
        (PORT d[2] (2021:2021:2021) (2300:2300:2300))
        (PORT d[3] (2118:2118:2118) (2467:2467:2467))
        (PORT d[4] (2585:2585:2585) (2932:2932:2932))
        (PORT d[5] (2323:2323:2323) (2705:2705:2705))
        (PORT d[6] (2115:2115:2115) (2467:2467:2467))
        (PORT d[7] (2928:2928:2928) (3379:3379:3379))
        (PORT d[8] (2523:2523:2523) (2923:2923:2923))
        (PORT d[9] (1519:1519:1519) (1773:1773:1773))
        (PORT d[10] (2982:2982:2982) (3453:3453:3453))
        (PORT d[11] (1859:1859:1859) (2191:2191:2191))
        (PORT d[12] (3157:3157:3157) (3652:3652:3652))
        (PORT clk (1379:1379:1379) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1370:1370:1370))
        (PORT d[0] (2426:2426:2426) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1722:1722:1722))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (942:942:942) (1086:1086:1086))
        (PORT datad (587:587:587) (717:717:717))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (347:347:347) (406:406:406))
        (PORT datac (108:108:108) (133:133:133))
        (PORT datad (137:137:137) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1810:1810:1810))
        (PORT d[1] (2378:2378:2378) (2765:2765:2765))
        (PORT d[2] (1773:1773:1773) (2099:2099:2099))
        (PORT d[3] (2598:2598:2598) (3001:3001:3001))
        (PORT d[4] (4137:4137:4137) (4738:4738:4738))
        (PORT d[5] (2544:2544:2544) (2966:2966:2966))
        (PORT d[6] (2988:2988:2988) (3457:3457:3457))
        (PORT d[7] (1555:1555:1555) (1780:1780:1780))
        (PORT d[8] (3075:3075:3075) (3502:3502:3502))
        (PORT d[9] (1456:1456:1456) (1708:1708:1708))
        (PORT d[10] (4109:4109:4109) (4813:4813:4813))
        (PORT d[11] (1873:1873:1873) (2231:2231:2231))
        (PORT d[12] (3684:3684:3684) (4244:4244:4244))
        (PORT clk (1361:1361:1361) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1352:1352:1352))
        (PORT d[0] (1266:1266:1266) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (2213:2213:2213))
        (PORT d[1] (2585:2585:2585) (3000:3000:3000))
        (PORT d[2] (1241:1241:1241) (1479:1479:1479))
        (PORT d[3] (2112:2112:2112) (2446:2446:2446))
        (PORT d[4] (4492:4492:4492) (5142:5142:5142))
        (PORT d[5] (2811:2811:2811) (3252:3252:3252))
        (PORT d[6] (2050:2050:2050) (2406:2406:2406))
        (PORT d[7] (1891:1891:1891) (2160:2160:2160))
        (PORT d[8] (3282:3282:3282) (3737:3737:3737))
        (PORT d[9] (1807:1807:1807) (2106:2106:2106))
        (PORT d[10] (3218:3218:3218) (3723:3723:3723))
        (PORT d[11] (2207:2207:2207) (2608:2608:2608))
        (PORT d[12] (2800:2800:2800) (3249:3249:3249))
        (PORT clk (1373:1373:1373) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1364:1364:1364))
        (PORT d[0] (1119:1119:1119) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2221:2221:2221))
        (PORT d[1] (2575:2575:2575) (2985:2985:2985))
        (PORT d[2] (1412:1412:1412) (1682:1682:1682))
        (PORT d[3] (2122:2122:2122) (2462:2462:2462))
        (PORT d[4] (3571:3571:3571) (4104:4104:4104))
        (PORT d[5] (2821:2821:2821) (3265:3265:3265))
        (PORT d[6] (1907:1907:1907) (2245:2245:2245))
        (PORT d[7] (1905:1905:1905) (2177:2177:2177))
        (PORT d[8] (3275:3275:3275) (3725:3725:3725))
        (PORT d[9] (1824:1824:1824) (2127:2127:2127))
        (PORT d[10] (3058:3058:3058) (3542:3542:3542))
        (PORT d[11] (2220:2220:2220) (2624:2624:2624))
        (PORT d[12] (2759:2759:2759) (3183:3183:3183))
        (PORT clk (1373:1373:1373) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1364:1364:1364))
        (PORT d[0] (1488:1488:1488) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (618:618:618))
        (PORT datab (868:868:868) (1053:1053:1053))
        (PORT datac (635:635:635) (725:725:725))
        (PORT datad (1022:1022:1022) (1230:1230:1230))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2291:2291:2291))
        (PORT d[1] (2745:2745:2745) (3179:3179:3179))
        (PORT d[2] (1608:1608:1608) (1911:1911:1911))
        (PORT d[3] (1934:1934:1934) (2247:2247:2247))
        (PORT d[4] (4146:4146:4146) (4756:4756:4756))
        (PORT d[5] (2466:2466:2466) (2873:2873:2873))
        (PORT d[6] (2978:2978:2978) (3447:3447:3447))
        (PORT d[7] (1521:1521:1521) (1736:1736:1736))
        (PORT d[8] (2925:2925:2925) (3339:3339:3339))
        (PORT d[9] (1418:1418:1418) (1658:1658:1658))
        (PORT d[10] (3907:3907:3907) (4571:4571:4571))
        (PORT d[11] (1864:1864:1864) (2221:2221:2221))
        (PORT d[12] (3665:3665:3665) (4221:4221:4221))
        (PORT clk (1354:1354:1354) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1345:1345:1345))
        (PORT d[0] (1326:1326:1326) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (772:772:772))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (784:784:784) (880:880:880))
        (PORT datad (1028:1028:1028) (1236:1236:1236))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2586:2586:2586))
        (PORT d[1] (1561:1561:1561) (1828:1828:1828))
        (PORT d[2] (1415:1415:1415) (1674:1674:1674))
        (PORT d[3] (2270:2270:2270) (2642:2642:2642))
        (PORT d[4] (3384:3384:3384) (3885:3885:3885))
        (PORT d[5] (3027:3027:3027) (3526:3526:3526))
        (PORT d[6] (2190:2190:2190) (2584:2584:2584))
        (PORT d[7] (1690:1690:1690) (1995:1995:1995))
        (PORT d[8] (1554:1554:1554) (1804:1804:1804))
        (PORT d[9] (1951:1951:1951) (2281:2281:2281))
        (PORT d[10] (2497:2497:2497) (2917:2917:2917))
        (PORT d[11] (2621:2621:2621) (3100:3100:3100))
        (PORT d[12] (3358:3358:3358) (3904:3904:3904))
        (PORT clk (1389:1389:1389) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1383:1383:1383))
        (PORT d[0] (2009:2009:2009) (2337:2337:2337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (2090:2090:2090))
        (PORT d[1] (2319:2319:2319) (2680:2680:2680))
        (PORT d[2] (1450:1450:1450) (1737:1737:1737))
        (PORT d[3] (2529:2529:2529) (2936:2936:2936))
        (PORT d[4] (3565:3565:3565) (4096:4096:4096))
        (PORT d[5] (2754:2754:2754) (3210:3210:3210))
        (PORT d[6] (2332:2332:2332) (2724:2724:2724))
        (PORT d[7] (2236:2236:2236) (2534:2534:2534))
        (PORT d[8] (2523:2523:2523) (2947:2947:2947))
        (PORT d[9] (1643:1643:1643) (1917:1917:1917))
        (PORT d[10] (2984:2984:2984) (3471:3471:3471))
        (PORT d[11] (2251:2251:2251) (2666:2666:2666))
        (PORT d[12] (2829:2829:2829) (3290:3290:3290))
        (PORT clk (1381:1381:1381) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1373:1373:1373))
        (PORT d[0] (1067:1067:1067) (1229:1229:1229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1410:1410:1410))
        (PORT datab (1291:1291:1291) (1486:1486:1486))
        (PORT datac (1001:1001:1001) (1210:1210:1210))
        (PORT datad (960:960:960) (1144:1144:1144))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2355:2355:2355))
        (PORT d[1] (2825:2825:2825) (3321:3321:3321))
        (PORT d[2] (2654:2654:2654) (3141:3141:3141))
        (PORT d[3] (2751:2751:2751) (3202:3202:3202))
        (PORT d[4] (3248:3248:3248) (3739:3739:3739))
        (PORT d[5] (2895:2895:2895) (3371:3371:3371))
        (PORT d[6] (2390:2390:2390) (2819:2819:2819))
        (PORT d[7] (2433:2433:2433) (2803:2803:2803))
        (PORT d[8] (1390:1390:1390) (1594:1594:1594))
        (PORT d[9] (1574:1574:1574) (1836:1836:1836))
        (PORT d[10] (3325:3325:3325) (3901:3901:3901))
        (PORT d[11] (2272:2272:2272) (2678:2678:2678))
        (PORT d[12] (2833:2833:2833) (3291:3291:3291))
        (PORT clk (1343:1343:1343) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1337:1337:1337))
        (PORT d[0] (1374:1374:1374) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2887:2887:2887))
        (PORT d[1] (1697:1697:1697) (1981:1981:1981))
        (PORT d[2] (1602:1602:1602) (1894:1894:1894))
        (PORT d[3] (2205:2205:2205) (2567:2567:2567))
        (PORT d[4] (3239:3239:3239) (3723:3723:3723))
        (PORT d[5] (2656:2656:2656) (3088:3088:3088))
        (PORT d[6] (2079:2079:2079) (2437:2437:2437))
        (PORT d[7] (1709:1709:1709) (2001:2001:2001))
        (PORT d[8] (1760:1760:1760) (2082:2082:2082))
        (PORT d[9] (2229:2229:2229) (2618:2618:2618))
        (PORT d[10] (2618:2618:2618) (3045:3045:3045))
        (PORT d[11] (2260:2260:2260) (2679:2679:2679))
        (PORT d[12] (2998:2998:2998) (3475:3475:3475))
        (PORT clk (1355:1355:1355) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1347:1347:1347))
        (PORT d[0] (1626:1626:1626) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (730:730:730) (850:850:850))
        (PORT datac (1579:1579:1579) (1823:1823:1823))
        (PORT datad (962:962:962) (1147:1147:1147))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (457:457:457))
        (PORT datab (725:725:725) (860:860:860))
        (PORT datac (2029:2029:2029) (2356:2356:2356))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2898:2898:2898))
        (PORT d[1] (1421:1421:1421) (1680:1680:1680))
        (PORT d[2] (1627:1627:1627) (1917:1917:1917))
        (PORT d[3] (2361:2361:2361) (2753:2753:2753))
        (PORT d[4] (3025:3025:3025) (3471:3471:3471))
        (PORT d[5] (2510:2510:2510) (2919:2919:2919))
        (PORT d[6] (2614:2614:2614) (3044:3044:3044))
        (PORT d[7] (2208:2208:2208) (2571:2571:2571))
        (PORT d[8] (1805:1805:1805) (2100:2100:2100))
        (PORT d[9] (1909:1909:1909) (2220:2220:2220))
        (PORT d[10] (2216:2216:2216) (2571:2571:2571))
        (PORT d[11] (1653:1653:1653) (1940:1940:1940))
        (PORT d[12] (3081:3081:3081) (3580:3580:3580))
        (PORT clk (1341:1341:1341) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1334:1334:1334))
        (PORT d[0] (1805:1805:1805) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (561:561:561))
        (PORT datab (1696:1696:1696) (1962:1962:1962))
        (PORT datac (191:191:191) (229:229:229))
        (PORT datad (269:269:269) (329:329:329))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1364:1364:1364))
        (PORT datab (986:986:986) (1180:1180:1180))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (611:611:611) (698:698:698))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1811:1811:1811))
        (PORT d[1] (2382:2382:2382) (2768:2768:2768))
        (PORT d[2] (1790:1790:1790) (2120:2120:2120))
        (PORT d[3] (1943:1943:1943) (2265:2265:2265))
        (PORT d[4] (4318:4318:4318) (4950:4950:4950))
        (PORT d[5] (2539:2539:2539) (2956:2956:2956))
        (PORT d[6] (2989:2989:2989) (3458:3458:3458))
        (PORT d[7] (1533:1533:1533) (1747:1747:1747))
        (PORT d[8] (3086:3086:3086) (3518:3518:3518))
        (PORT d[9] (1453:1453:1453) (1701:1701:1701))
        (PORT d[10] (4129:4129:4129) (4839:4839:4839))
        (PORT d[11] (2028:2028:2028) (2407:2407:2407))
        (PORT d[12] (2750:2750:2750) (3184:3184:3184))
        (PORT clk (1363:1363:1363) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1355:1355:1355))
        (PORT d[0] (1628:1628:1628) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1740:1740:1740))
        (PORT d[1] (2220:2220:2220) (2592:2592:2592))
        (PORT d[2] (2097:2097:2097) (2451:2451:2451))
        (PORT d[3] (3006:3006:3006) (3470:3470:3470))
        (PORT d[4] (1684:1684:1684) (1927:1927:1927))
        (PORT d[5] (1985:1985:1985) (2295:2295:2295))
        (PORT d[6] (2363:2363:2363) (2789:2789:2789))
        (PORT d[7] (1299:1299:1299) (1532:1532:1532))
        (PORT d[8] (1742:1742:1742) (2038:2038:2038))
        (PORT d[9] (2670:2670:2670) (3104:3104:3104))
        (PORT d[10] (1689:1689:1689) (1945:1945:1945))
        (PORT d[11] (1859:1859:1859) (2198:2198:2198))
        (PORT d[12] (4192:4192:4192) (4870:4870:4870))
        (PORT clk (1326:1326:1326) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
        (PORT d[0] (685:685:685) (780:780:780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (834:834:834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (834:834:834))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (834:834:834))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1893:1893:1893))
        (PORT d[1] (2532:2532:2532) (2924:2924:2924))
        (PORT d[2] (1624:1624:1624) (1921:1921:1921))
        (PORT d[3] (2156:2156:2156) (2511:2511:2511))
        (PORT d[4] (3435:3435:3435) (3950:3950:3950))
        (PORT d[5] (2744:2744:2744) (3199:3199:3199))
        (PORT d[6] (2248:2248:2248) (2621:2621:2621))
        (PORT d[7] (2068:2068:2068) (2352:2352:2352))
        (PORT d[8] (2192:2192:2192) (2495:2495:2495))
        (PORT d[9] (1866:1866:1866) (2172:2172:2172))
        (PORT d[10] (3174:3174:3174) (3729:3729:3729))
        (PORT d[11] (2016:2016:2016) (2387:2387:2387))
        (PORT d[12] (2826:2826:2826) (3276:3276:3276))
        (PORT clk (1336:1336:1336) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1330:1330:1330))
        (PORT d[0] (1738:1738:1738) (1955:1955:1955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (844:844:844))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (844:844:844))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1387:1387:1387))
        (PORT datab (1066:1066:1066) (1239:1239:1239))
        (PORT datac (999:999:999) (1208:1208:1208))
        (PORT datad (959:959:959) (1143:1143:1143))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (2133:2133:2133))
        (PORT d[1] (2642:2642:2642) (3115:3115:3115))
        (PORT d[2] (2464:2464:2464) (2921:2921:2921))
        (PORT d[3] (2561:2561:2561) (2986:2986:2986))
        (PORT d[4] (3059:3059:3059) (3519:3519:3519))
        (PORT d[5] (2695:2695:2695) (3140:3140:3140))
        (PORT d[6] (2344:2344:2344) (2751:2751:2751))
        (PORT d[7] (2107:2107:2107) (2447:2447:2447))
        (PORT d[8] (1719:1719:1719) (1966:1966:1966))
        (PORT d[9] (1581:1581:1581) (1848:1848:1848))
        (PORT d[10] (3141:3141:3141) (3692:3692:3692))
        (PORT d[11] (2108:2108:2108) (2496:2496:2496))
        (PORT d[12] (2845:2845:2845) (3306:3306:3306))
        (PORT clk (1364:1364:1364) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1357:1357:1357))
        (PORT d[0] (2030:2030:2030) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (1027:1027:1027))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (928:928:928) (1083:1083:1083))
        (PORT datad (960:960:960) (1144:1144:1144))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1400:1400:1400))
        (PORT d[1] (1142:1142:1142) (1309:1309:1309))
        (PORT d[2] (3046:3046:3046) (3595:3595:3595))
        (PORT d[3] (2529:2529:2529) (2947:2947:2947))
        (PORT d[4] (3623:3623:3623) (4177:4177:4177))
        (PORT d[5] (3250:3250:3250) (3772:3772:3772))
        (PORT d[6] (2737:2737:2737) (3213:3213:3213))
        (PORT d[7] (1020:1020:1020) (1174:1174:1174))
        (PORT d[8] (1051:1051:1051) (1215:1215:1215))
        (PORT d[9] (1593:1593:1593) (1864:1864:1864))
        (PORT d[10] (3842:3842:3842) (4485:4485:4485))
        (PORT d[11] (2630:2630:2630) (3085:3085:3085))
        (PORT d[12] (1057:1057:1057) (1227:1227:1227))
        (PORT clk (1343:1343:1343) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1337:1337:1337))
        (PORT d[0] (1101:1101:1101) (1218:1218:1218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (2042:2042:2042))
        (PORT d[1] (1351:1351:1351) (1556:1556:1556))
        (PORT d[2] (3402:3402:3402) (3998:3998:3998))
        (PORT d[3] (1891:1891:1891) (2187:2187:2187))
        (PORT d[4] (3965:3965:3965) (4564:4564:4564))
        (PORT d[5] (3601:3601:3601) (4165:4165:4165))
        (PORT d[6] (722:722:722) (853:853:853))
        (PORT d[7] (1027:1027:1027) (1183:1183:1183))
        (PORT d[8] (701:701:701) (820:820:820))
        (PORT d[9] (1534:1534:1534) (1768:1768:1768))
        (PORT d[10] (837:837:837) (989:989:989))
        (PORT d[11] (2132:2132:2132) (2539:2539:2539))
        (PORT d[12] (728:728:728) (855:855:855))
        (PORT clk (1384:1384:1384) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1376:1376:1376))
        (PORT d[0] (630:630:630) (696:696:696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2689:2689:2689))
        (PORT d[1] (1395:1395:1395) (1656:1656:1656))
        (PORT d[2] (1992:1992:1992) (2341:2341:2341))
        (PORT d[3] (2872:2872:2872) (3330:3330:3330))
        (PORT d[4] (3181:3181:3181) (3644:3644:3644))
        (PORT d[5] (2648:2648:2648) (3072:3072:3072))
        (PORT d[6] (2512:2512:2512) (2938:2938:2938))
        (PORT d[7] (1900:1900:1900) (2216:2216:2216))
        (PORT d[8] (1534:1534:1534) (1807:1807:1807))
        (PORT d[9] (2710:2710:2710) (3169:3169:3169))
        (PORT d[10] (2887:2887:2887) (3358:3358:3358))
        (PORT d[11] (2826:2826:2826) (3348:3348:3348))
        (PORT d[12] (3452:3452:3452) (4014:4014:4014))
        (PORT clk (1315:1315:1315) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1308:1308:1308))
        (PORT d[0] (1851:1851:1851) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (821:821:821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (822:822:822))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (822:822:822))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (554:554:554))
        (PORT datab (1167:1167:1167) (1366:1366:1366))
        (PORT datac (1004:1004:1004) (1213:1213:1213))
        (PORT datad (962:962:962) (1146:1146:1146))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (2157:2157:2157))
        (PORT d[1] (2814:2814:2814) (3309:3309:3309))
        (PORT d[2] (2496:2496:2496) (2959:2959:2959))
        (PORT d[3] (2725:2725:2725) (3167:3167:3167))
        (PORT d[4] (3247:3247:3247) (3738:3738:3738))
        (PORT d[5] (2894:2894:2894) (3370:3370:3370))
        (PORT d[6] (2382:2382:2382) (2809:2809:2809))
        (PORT d[7] (2284:2284:2284) (2638:2638:2638))
        (PORT d[8] (1393:1393:1393) (1600:1600:1600))
        (PORT d[9] (1577:1577:1577) (1840:1840:1840))
        (PORT d[10] (3311:3311:3311) (3881:3881:3881))
        (PORT d[11] (2284:2284:2284) (2696:2696:2696))
        (PORT d[12] (2818:2818:2818) (3272:3272:3272))
        (PORT clk (1349:1349:1349) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1343:1343:1343))
        (PORT d[0] (1425:1425:1425) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (863:863:863))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (994:994:994) (1202:1202:1202))
        (PORT datad (1016:1016:1016) (1143:1143:1143))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (986:986:986) (1180:1180:1180))
        (PORT datac (2028:2028:2028) (2355:2355:2355))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (3282:3282:3282))
        (PORT d[1] (2094:2094:2094) (2447:2447:2447))
        (PORT d[2] (1234:1234:1234) (1484:1484:1484))
        (PORT d[3] (2173:2173:2173) (2534:2534:2534))
        (PORT d[4] (3365:3365:3365) (3855:3855:3855))
        (PORT d[5] (3206:3206:3206) (3711:3711:3711))
        (PORT d[6] (2785:2785:2785) (3237:3237:3237))
        (PORT d[7] (1749:1749:1749) (2053:2053:2053))
        (PORT d[8] (2276:2276:2276) (2658:2658:2658))
        (PORT d[9] (2924:2924:2924) (3413:3413:3413))
        (PORT d[10] (3046:3046:3046) (3549:3549:3549))
        (PORT d[11] (2538:2538:2538) (2994:2994:2994))
        (PORT d[12] (2999:2999:2999) (3478:3478:3478))
        (PORT clk (1388:1388:1388) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (PORT d[0] (1359:1359:1359) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2869:2869:2869))
        (PORT d[1] (1729:1729:1729) (2041:2041:2041))
        (PORT d[2] (1629:1629:1629) (1929:1929:1929))
        (PORT d[3] (2694:2694:2694) (3127:3127:3127))
        (PORT d[4] (3186:3186:3186) (3655:3655:3655))
        (PORT d[5] (2473:2473:2473) (2870:2870:2870))
        (PORT d[6] (2291:2291:2291) (2683:2683:2683))
        (PORT d[7] (1706:1706:1706) (1998:1998:1998))
        (PORT d[8] (1546:1546:1546) (1822:1822:1822))
        (PORT d[9] (2516:2516:2516) (2949:2949:2949))
        (PORT d[10] (2682:2682:2682) (3121:3121:3121))
        (PORT d[11] (2628:2628:2628) (3111:3111:3111))
        (PORT d[12] (3586:3586:3586) (4156:4156:4156))
        (PORT clk (1345:1345:1345) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
        (PORT d[0] (2346:2346:2346) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1382:1382:1382))
        (PORT datab (809:809:809) (927:927:927))
        (PORT datac (1005:1005:1005) (1211:1211:1211))
        (PORT datad (1183:1183:1183) (1387:1387:1387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2699:2699:2699))
        (PORT d[1] (1558:1558:1558) (1841:1841:1841))
        (PORT d[2] (1201:1201:1201) (1430:1430:1430))
        (PORT d[3] (3054:3054:3054) (3537:3537:3537))
        (PORT d[4] (3191:3191:3191) (3665:3665:3665))
        (PORT d[5] (2268:2268:2268) (2630:2630:2630))
        (PORT d[6] (2717:2717:2717) (3182:3182:3182))
        (PORT d[7] (1287:1287:1287) (1527:1527:1527))
        (PORT d[8] (1725:1725:1725) (2028:2028:2028))
        (PORT d[9] (2889:2889:2889) (3376:3376:3376))
        (PORT d[10] (2290:2290:2290) (2662:2662:2662))
        (PORT d[11] (2995:2995:2995) (3536:3536:3536))
        (PORT d[12] (3650:3650:3650) (4237:4237:4237))
        (PORT clk (1322:1322:1322) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1316:1316:1316))
        (PORT d[0] (1593:1593:1593) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (829:829:829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (830:830:830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (830:830:830))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (830:830:830))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1206:1206:1206) (1385:1385:1385))
        (PORT d[1] (2779:2779:2779) (3231:3231:3231))
        (PORT d[2] (1099:1099:1099) (1304:1304:1304))
        (PORT d[3] (1735:1735:1735) (2007:2007:2007))
        (PORT d[4] (2191:2191:2191) (2499:2499:2499))
        (PORT d[5] (2366:2366:2366) (2730:2730:2730))
        (PORT d[6] (1035:1035:1035) (1208:1208:1208))
        (PORT d[7] (1498:1498:1498) (1764:1764:1764))
        (PORT d[8] (2259:2259:2259) (2619:2619:2619))
        (PORT d[9] (3213:3213:3213) (3717:3717:3717))
        (PORT d[10] (2053:2053:2053) (2368:2368:2368))
        (PORT d[11] (1919:1919:1919) (2274:2274:2274))
        (PORT d[12] (1444:1444:1444) (1670:1670:1670))
        (PORT clk (1388:1388:1388) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1380:1380:1380))
        (PORT d[0] (970:970:970) (1068:1068:1068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1382:1382:1382))
        (PORT datab (689:689:689) (795:795:795))
        (PORT datac (1005:1005:1005) (1211:1211:1211))
        (PORT datad (413:413:413) (468:468:468))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (2081:2081:2081))
        (PORT d[1] (2535:2535:2535) (2938:2938:2938))
        (PORT d[2] (1452:1452:1452) (1724:1724:1724))
        (PORT d[3] (2157:2157:2157) (2513:2513:2513))
        (PORT d[4] (3791:3791:3791) (4356:4356:4356))
        (PORT d[5] (2915:2915:2915) (3391:3391:3391))
        (PORT d[6] (2436:2436:2436) (2834:2834:2834))
        (PORT d[7] (1731:1731:1731) (1980:1980:1980))
        (PORT d[8] (2564:2564:2564) (2927:2927:2927))
        (PORT d[9] (2092:2092:2092) (2438:2438:2438))
        (PORT d[10] (3562:3562:3562) (4184:4184:4184))
        (PORT d[11] (2042:2042:2042) (2423:2423:2423))
        (PORT d[12] (3315:3315:3315) (3828:3828:3828))
        (PORT clk (1298:1298:1298) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1292:1292:1292))
        (PORT d[0] (1521:1521:1521) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (820:820:820) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (821:821:821) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (821:821:821) (806:806:806))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (821:821:821) (806:806:806))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3923:3923:3923))
        (PORT d[1] (1390:1390:1390) (1645:1645:1645))
        (PORT d[2] (1771:1771:1771) (2095:2095:2095))
        (PORT d[3] (2091:2091:2091) (2429:2429:2429))
        (PORT d[4] (1963:1963:1963) (2234:2234:2234))
        (PORT d[5] (1978:1978:1978) (2252:2252:2252))
        (PORT d[6] (2201:2201:2201) (2599:2599:2599))
        (PORT d[7] (2096:2096:2096) (2454:2454:2454))
        (PORT d[8] (2116:2116:2116) (2441:2441:2441))
        (PORT d[9] (1787:1787:1787) (2096:2096:2096))
        (PORT d[10] (2947:2947:2947) (3432:3432:3432))
        (PORT d[11] (1968:1968:1968) (2323:2323:2323))
        (PORT d[12] (3754:3754:3754) (4354:4354:4354))
        (PORT clk (1359:1359:1359) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1353:1353:1353))
        (PORT d[0] (1673:1673:1673) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1380:1380:1380))
        (PORT datab (1037:1037:1037) (1193:1193:1193))
        (PORT datac (1004:1004:1004) (1210:1210:1210))
        (PORT datad (876:876:876) (1009:1009:1009))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (3088:3088:3088))
        (PORT d[1] (2120:2120:2120) (2484:2484:2484))
        (PORT d[2] (1040:1040:1040) (1264:1264:1264))
        (PORT d[3] (3405:3405:3405) (3931:3931:3931))
        (PORT d[4] (3210:3210:3210) (3699:3699:3699))
        (PORT d[5] (2466:2466:2466) (2864:2864:2864))
        (PORT d[6] (3067:3067:3067) (3573:3573:3573))
        (PORT d[7] (2439:2439:2439) (2830:2830:2830))
        (PORT d[8] (2102:2102:2102) (2466:2466:2466))
        (PORT d[9] (2336:2336:2336) (2703:2703:2703))
        (PORT d[10] (2655:2655:2655) (3076:3076:3076))
        (PORT d[11] (2227:2227:2227) (2640:2640:2640))
        (PORT d[12] (4035:4035:4035) (4679:4679:4679))
        (PORT clk (1370:1370:1370) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
        (PORT d[0] (932:932:932) (1055:1055:1055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1900:1900:1900))
        (PORT d[1] (2406:2406:2406) (2793:2793:2793))
        (PORT d[2] (1614:1614:1614) (1909:1909:1909))
        (PORT d[3] (2155:2155:2155) (2506:2506:2506))
        (PORT d[4] (3432:3432:3432) (3949:3949:3949))
        (PORT d[5] (2730:2730:2730) (3182:3182:3182))
        (PORT d[6] (2100:2100:2100) (2454:2454:2454))
        (PORT d[7] (2081:2081:2081) (2371:2371:2371))
        (PORT d[8] (2060:2060:2060) (2351:2351:2351))
        (PORT d[9] (1725:1725:1725) (2011:2011:2011))
        (PORT d[10] (3161:3161:3161) (3714:3714:3714))
        (PORT d[11] (2024:2024:2024) (2398:2398:2398))
        (PORT d[12] (2841:2841:2841) (3296:3296:3296))
        (PORT clk (1341:1341:1341) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1334:1334:1334))
        (PORT d[0] (2970:2970:2970) (3397:3397:3397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1379:1379:1379))
        (PORT datab (470:470:470) (540:540:540))
        (PORT datac (1004:1004:1004) (1209:1209:1209))
        (PORT datad (1189:1189:1189) (1360:1360:1360))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1055:1055:1055) (1219:1219:1219))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1054:1054:1054) (1219:1219:1219))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (987:987:987) (1181:1181:1181))
        (PORT datac (1165:1165:1165) (1340:1340:1340))
        (PORT datad (761:761:761) (881:881:881))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (794:794:794))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (704:704:704) (837:837:837))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (519:519:519) (596:596:596))
        (PORT d[1] (931:931:931) (1091:1091:1091))
        (PORT d[2] (499:499:499) (568:568:568))
        (PORT d[3] (627:627:627) (710:710:710))
        (PORT d[4] (509:509:509) (579:579:579))
        (PORT d[5] (900:900:900) (1009:1009:1009))
        (PORT d[6] (450:450:450) (505:505:505))
        (PORT d[7] (899:899:899) (1040:1040:1040))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (928:928:928))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (928:928:928))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (191:191:191))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (292:292:292))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (285:285:285))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[10\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]\~189)
    (DELAY
      (ABSOLUTE
        (PORT datac (525:525:525) (621:621:621))
        (PORT datad (497:497:497) (587:587:587))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]\~190)
    (DELAY
      (ABSOLUTE
        (PORT datac (524:524:524) (620:620:620))
        (PORT datad (497:497:497) (586:586:586))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]\~172)
    (DELAY
      (ABSOLUTE
        (PORT datac (129:129:129) (156:156:156))
        (PORT datad (213:213:213) (262:262:262))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]\~173)
    (DELAY
      (ABSOLUTE
        (PORT datac (129:129:129) (157:157:157))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (180:180:180))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]\~174)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (227:227:227))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]\~176)
    (DELAY
      (ABSOLUTE
        (PORT datac (385:385:385) (471:471:471))
        (PORT datad (238:238:238) (284:284:284))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]\~177)
    (DELAY
      (ABSOLUTE
        (PORT datab (186:186:186) (223:223:223))
        (PORT datad (239:239:239) (285:285:285))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (476:476:476))
        (PORT datad (239:239:239) (284:284:284))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (475:475:475))
        (PORT datad (240:240:240) (286:286:286))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datab (168:168:168) (203:203:203))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datab (170:170:170) (203:203:203))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (102:102:102) (129:129:129))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]\~180)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (189:189:189) (221:221:221))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (294:294:294))
        (PORT datab (212:212:212) (251:251:251))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]\~181)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (409:409:409))
        (PORT datad (370:370:370) (433:433:433))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (179:179:179))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datad (190:190:190) (223:223:223))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]\~182)
    (DELAY
      (ABSOLUTE
        (PORT datac (384:384:384) (470:470:470))
        (PORT datad (371:371:371) (435:435:435))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]\~183)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (425:425:425))
        (PORT datad (369:369:369) (432:432:432))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]\~185)
    (DELAY
      (ABSOLUTE
        (PORT datac (391:391:391) (464:464:464))
        (PORT datad (371:371:371) (434:434:434))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]\~184)
    (DELAY
      (ABSOLUTE
        (PORT datac (391:391:391) (465:465:465))
        (PORT datad (372:372:372) (436:436:436))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (209:209:209))
        (PORT datab (186:186:186) (222:222:222))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (211:211:211))
        (PORT datab (172:172:172) (206:206:206))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datab (335:335:335) (391:391:391))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (413:413:413))
        (PORT datab (453:453:453) (541:541:541))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[127\]\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (541:541:541) (637:637:637))
        (PORT datac (513:513:513) (594:594:594))
        (PORT datad (234:234:234) (275:275:275))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[127\]\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (543:543:543) (639:639:639))
        (PORT datac (516:516:516) (598:598:598))
        (PORT datad (235:235:235) (276:276:276))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[130\]\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (566:566:566))
        (PORT datab (339:339:339) (396:396:396))
        (PORT datac (330:330:330) (387:387:387))
        (PORT datad (139:139:139) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[130\]\~186)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (138:138:138) (162:162:162))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[129\]\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (144:144:144))
        (PORT datad (140:140:140) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[129\]\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (PORT datab (388:388:388) (469:469:469))
        (PORT datac (469:469:469) (545:545:545))
        (PORT datad (135:135:135) (159:159:159))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[128\]\~293)
    (DELAY
      (ABSOLUTE
        (PORT datac (223:223:223) (268:268:268))
        (PORT datad (393:393:393) (462:462:462))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[128\]\~188)
    (DELAY
      (ABSOLUTE
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (136:136:136) (159:159:159))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (260:260:260))
        (PORT datab (228:228:228) (270:270:270))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (224:224:224))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (108:108:108) (139:139:139))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (102:102:102) (129:129:129))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[139\]\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (149:149:149))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datad (213:213:213) (246:246:246))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[139\]\~194)
    (DELAY
      (ABSOLUTE
        (PORT datac (368:368:368) (425:425:425))
        (PORT datad (334:334:334) (387:387:387))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]\~197)
    (DELAY
      (ABSOLUTE
        (PORT datac (376:376:376) (450:450:450))
        (PORT datad (235:235:235) (281:281:281))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]\~196)
    (DELAY
      (ABSOLUTE
        (PORT datac (376:376:376) (450:450:450))
        (PORT datad (235:235:235) (280:280:280))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[126\]\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (619:619:619))
        (PORT datab (362:362:362) (425:425:425))
        (PORT datac (287:287:287) (335:335:335))
        (PORT datad (346:346:346) (396:396:396))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]\~198)
    (DELAY
      (ABSOLUTE
        (PORT datac (359:359:359) (425:425:425))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (621:621:621))
        (PORT datad (346:346:346) (397:397:397))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[138\]\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (383:383:383) (445:445:445))
        (PORT datad (370:370:370) (429:429:429))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[138\]\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (106:106:106) (137:137:137))
        (PORT datac (384:384:384) (445:445:445))
        (PORT datad (371:371:371) (430:430:430))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (268:268:268))
        (PORT datab (210:210:210) (250:250:250))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (269:269:269))
        (PORT datab (199:199:199) (238:238:238))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]\~191)
    (DELAY
      (ABSOLUTE
        (PORT datac (474:474:474) (538:538:538))
        (PORT datad (420:420:420) (498:498:498))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (190:190:190))
        (PORT datab (110:110:110) (142:142:142))
        (PORT datac (114:114:114) (134:134:134))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[140\]\~192)
    (DELAY
      (ABSOLUTE
        (PORT datac (305:305:305) (355:355:355))
        (PORT datad (370:370:370) (429:429:429))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[140\]\~302)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (578:578:578))
        (PORT datab (538:538:538) (643:643:643))
        (PORT datac (470:470:470) (541:541:541))
        (PORT datad (501:501:501) (574:574:574))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (241:241:241))
        (PORT datab (106:106:106) (136:136:136))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (449:449:449) (526:526:526))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]\~200)
    (DELAY
      (ABSOLUTE
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (124:124:124) (146:146:146))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (557:557:557))
        (PORT datab (515:515:515) (598:598:598))
        (PORT datac (203:203:203) (244:244:244))
        (PORT datad (129:129:129) (152:152:152))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[150\]\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (230:230:230) (267:267:267))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[150\]\~202)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (236:236:236))
        (PORT datad (226:226:226) (266:266:266))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]\~205)
    (DELAY
      (ABSOLUTE
        (PORT datac (519:519:519) (607:607:607))
        (PORT datad (219:219:219) (255:255:255))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]\~204)
    (DELAY
      (ABSOLUTE
        (PORT datac (520:520:520) (609:609:609))
        (PORT datad (218:218:218) (254:254:254))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[113\]\~206)
    (DELAY
      (ABSOLUTE
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (348:348:348) (402:402:402))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[113\]\~203)
    (DELAY
      (ABSOLUTE
        (PORT datac (521:521:521) (610:610:610))
        (PORT datad (348:348:348) (401:401:401))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]\~207)
    (DELAY
      (ABSOLUTE
        (PORT datac (381:381:381) (442:442:442))
        (PORT datad (455:455:455) (545:545:545))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (603:603:603))
        (PORT datab (480:480:480) (568:568:568))
        (PORT datac (384:384:384) (446:446:446))
        (PORT datad (345:345:345) (396:396:396))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[137\]\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (569:569:569))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (381:381:381) (443:443:443))
        (PORT datad (366:366:366) (425:425:425))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[149\]\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (370:370:370) (427:427:427))
        (PORT datad (229:229:229) (266:266:266))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[149\]\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (370:370:370) (427:427:427))
        (PORT datad (229:229:229) (266:266:266))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (271:271:271))
        (PORT datab (210:210:210) (251:251:251))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (254:254:254))
        (PORT datab (188:188:188) (226:226:226))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (114:114:114) (142:142:142))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[152\]\~199)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (129:129:129) (152:152:152))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[152\]\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (560:560:560))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (446:446:446) (510:510:510))
        (PORT datad (128:128:128) (151:151:151))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (132:132:132))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[163\]\~208)
    (DELAY
      (ABSOLUTE
        (PORT datac (155:155:155) (184:184:184))
        (PORT datad (199:199:199) (229:229:229))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[163\]\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (221:221:221))
        (PORT datab (244:244:244) (288:288:288))
        (PORT datac (279:279:279) (318:318:318))
        (PORT datad (200:200:200) (230:230:230))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[162\]\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (259:259:259))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (224:224:224) (267:267:267))
        (PORT datad (228:228:228) (265:265:265))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[162\]\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (236:236:236))
        (PORT datad (203:203:203) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[161\]\~210)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (224:224:224) (268:268:268))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[161\]\~211)
    (DELAY
      (ABSOLUTE
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (203:203:203) (236:236:236))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]\~214)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (477:477:477))
        (PORT datad (236:236:236) (282:282:282))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]\~213)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (477:477:477))
        (PORT datad (237:237:237) (283:283:283))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[124\]\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (563:563:563))
        (PORT datab (515:515:515) (609:609:609))
        (PORT datac (435:435:435) (494:494:494))
        (PORT datad (487:487:487) (558:558:558))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[112\]\~215)
    (DELAY
      (ABSOLUTE
        (PORT datac (358:358:358) (423:423:423))
        (PORT datad (313:313:313) (365:365:365))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[112\]\~212)
    (DELAY
      (ABSOLUTE
        (PORT datac (360:360:360) (425:425:425))
        (PORT datad (385:385:385) (469:469:469))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[124\]\~216)
    (DELAY
      (ABSOLUTE
        (PORT datac (292:292:292) (329:329:329))
        (PORT datad (487:487:487) (558:558:558))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (500:500:500) (580:580:580))
        (PORT datac (540:540:540) (630:630:630))
        (PORT datad (309:309:309) (356:356:356))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[148\]\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (652:652:652))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (223:223:223) (262:262:262))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]\~217)
    (DELAY
      (ABSOLUTE
        (PORT datac (536:536:536) (625:625:625))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[160\]\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (240:240:240) (284:284:284))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (202:202:202) (232:232:232))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[160\]\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (144:144:144))
        (PORT datab (236:236:236) (279:279:279))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (204:204:204) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (223:223:223))
        (PORT datab (185:185:185) (221:221:221))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (369:369:369))
        (PORT datab (171:171:171) (208:208:208))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (378:378:378))
        (PORT datab (186:186:186) (223:223:223))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (221:221:221))
        (PORT datab (170:170:170) (203:203:203))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[173\]\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (366:366:366))
        (PORT datab (284:284:284) (326:326:326))
        (PORT datac (130:130:130) (158:158:158))
        (PORT datad (346:346:346) (390:390:390))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[174\]\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (377:377:377))
        (PORT datab (356:356:356) (411:411:411))
        (PORT datac (127:127:127) (154:154:154))
        (PORT datad (345:345:345) (390:390:390))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[174\]\~218)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (186:186:186) (213:213:213))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[173\]\~219)
    (DELAY
      (ABSOLUTE
        (PORT datac (130:130:130) (159:159:159))
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[172\]\~221)
    (DELAY
      (ABSOLUTE
        (PORT datac (127:127:127) (154:154:154))
        (PORT datad (102:102:102) (120:120:120))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[172\]\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datac (204:204:204) (241:241:241))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[99\]\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (637:637:637))
        (PORT datad (495:495:495) (585:585:585))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[99\]\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (637:637:637))
        (PORT datad (495:495:495) (584:584:584))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[111\]\~225)
    (DELAY
      (ABSOLUTE
        (PORT datac (516:516:516) (598:598:598))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[111\]\~222)
    (DELAY
      (ABSOLUTE
        (PORT datac (516:516:516) (601:601:601))
        (PORT datad (519:519:519) (614:614:614))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]\~226)
    (DELAY
      (ABSOLUTE
        (PORT datac (164:164:164) (194:194:194))
        (PORT datad (342:342:342) (387:387:387))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (303:303:303))
        (PORT datab (696:696:696) (817:817:817))
        (PORT datac (513:513:513) (595:595:595))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (164:164:164) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[135\]\~227)
    (DELAY
      (ABSOLUTE
        (PORT datac (414:414:414) (469:469:469))
        (PORT datad (624:624:624) (706:706:706))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[135\]\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (213:213:213))
        (PORT datab (361:361:361) (420:420:420))
        (PORT datac (165:165:165) (195:195:195))
        (PORT datad (341:341:341) (386:386:386))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (405:405:405) (459:459:459))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]\~228)
    (DELAY
      (ABSOLUTE
        (PORT datac (428:428:428) (479:479:479))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (500:500:500))
        (PORT datab (641:641:641) (729:729:729))
        (PORT datac (415:415:415) (470:470:470))
        (PORT datad (399:399:399) (453:453:453))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[159\]\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (501:501:501))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (435:435:435) (492:492:492))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[171\]\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (448:448:448) (508:508:508))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (305:305:305) (346:346:346))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[171\]\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (451:451:451) (511:511:511))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (307:307:307) (348:348:348))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (346:346:346))
        (PORT datab (282:282:282) (333:333:333))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (173:173:173) (211:211:211))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[185\]\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (268:268:268))
        (PORT datab (288:288:288) (330:330:330))
        (PORT datac (180:180:180) (211:211:211))
        (PORT datad (223:223:223) (261:261:261))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[185\]\~229)
    (DELAY
      (ABSOLUTE
        (PORT datab (186:186:186) (222:222:222))
        (PORT datad (228:228:228) (266:266:266))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[184\]\~230)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (293:293:293))
        (PORT datad (222:222:222) (260:260:260))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[184\]\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (268:268:268))
        (PORT datab (290:290:290) (335:335:335))
        (PORT datac (181:181:181) (212:212:212))
        (PORT datad (223:223:223) (261:261:261))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[183\]\~231)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (365:365:365))
        (PORT datac (263:263:263) (300:300:300))
        (PORT datad (227:227:227) (265:265:265))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[183\]\~232)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (143:143:143))
        (PORT datad (114:114:114) (131:131:131))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[110\]\~235)
    (DELAY
      (ABSOLUTE
        (PORT datac (394:394:394) (475:475:475))
        (PORT datad (370:370:370) (433:433:433))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[110\]\~234)
    (DELAY
      (ABSOLUTE
        (PORT datac (391:391:391) (472:472:472))
        (PORT datad (372:372:372) (436:436:436))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[122\]\~236)
    (DELAY
      (ABSOLUTE
        (PORT datac (223:223:223) (268:268:268))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[122\]\~233)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (494:494:494))
        (PORT datac (223:223:223) (268:268:268))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]\~300)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (500:500:500))
        (PORT datab (232:232:232) (276:276:276))
        (PORT datac (220:220:220) (265:265:265))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (395:395:395))
        (PORT datab (242:242:242) (286:286:286))
        (PORT datac (538:538:538) (628:628:628))
        (PORT datad (455:455:455) (520:520:520))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]\~237)
    (DELAY
      (ABSOLUTE
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (212:212:212) (249:249:249))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]\~238)
    (DELAY
      (ABSOLUTE
        (PORT datac (429:429:429) (480:480:480))
        (PORT datad (576:576:576) (654:654:654))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (313:313:313))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (501:501:501))
        (PORT datab (592:592:592) (677:677:677))
        (PORT datac (435:435:435) (491:491:491))
        (PORT datad (285:285:285) (326:326:326))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[170\]\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (351:351:351))
        (PORT datab (371:371:371) (429:429:429))
        (PORT datac (275:275:275) (312:312:312))
        (PORT datad (211:211:211) (244:244:244))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]\~239)
    (DELAY
      (ABSOLUTE
        (PORT datac (429:429:429) (485:485:485))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[182\]\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (265:265:265))
        (PORT datab (109:109:109) (141:141:141))
        (PORT datac (274:274:274) (315:315:315))
        (PORT datad (227:227:227) (266:266:266))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[182\]\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (263:263:263))
        (PORT datab (110:110:110) (142:142:142))
        (PORT datac (275:275:275) (316:316:316))
        (PORT datad (229:229:229) (268:268:268))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (114:114:114) (143:143:143))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (168:168:168) (204:204:204))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (114:114:114) (141:141:141))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (103:103:103) (131:131:131))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[195\]\~240)
    (DELAY
      (ABSOLUTE
        (PORT datac (114:114:114) (140:140:140))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[196\]\~250)
    (DELAY
      (ABSOLUTE
        (PORT datac (114:114:114) (141:141:141))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[196\]\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (369:369:369))
        (PORT datab (200:200:200) (235:235:235))
        (PORT datac (277:277:277) (314:314:314))
        (PORT datad (191:191:191) (219:219:219))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[195\]\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (223:223:223))
        (PORT datab (248:248:248) (294:294:294))
        (PORT datac (113:113:113) (139:139:139))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[194\]\~242)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datad (186:186:186) (214:214:214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[194\]\~241)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (234:234:234))
        (PORT datac (168:168:168) (195:195:195))
        (PORT datad (190:190:190) (218:218:218))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[133\]\~243)
    (DELAY
      (ABSOLUTE
        (PORT datac (502:502:502) (600:600:600))
        (PORT datad (357:357:357) (412:412:412))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[121\]\~245)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (621:621:621))
        (PORT datac (355:355:355) (416:416:416))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[121\]\~244)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (620:620:620))
        (PORT datac (356:356:356) (416:416:416))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[133\]\~246)
    (DELAY
      (ABSOLUTE
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (359:359:359) (414:414:414))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]\~247)
    (DELAY
      (ABSOLUTE
        (PORT datac (420:420:420) (476:476:476))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]\~301)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (520:520:520) (619:619:619))
        (PORT datac (422:422:422) (478:478:478))
        (PORT datad (357:357:357) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]\~248)
    (DELAY
      (ABSOLUTE
        (PORT datac (314:314:314) (360:360:360))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (497:497:497))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (312:312:312) (357:357:357))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (519:519:519))
        (PORT datab (450:450:450) (511:511:511))
        (PORT datac (410:410:410) (454:454:454))
        (PORT datad (307:307:307) (348:348:348))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[181\]\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (511:511:511))
        (PORT datab (201:201:201) (238:238:238))
        (PORT datac (294:294:294) (335:335:335))
        (PORT datad (303:303:303) (339:339:339))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]\~249)
    (DELAY
      (ABSOLUTE
        (PORT datac (445:445:445) (499:499:499))
        (PORT datad (306:306:306) (346:346:346))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (102:102:102) (120:120:120))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[193\]\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (366:366:366))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (179:179:179) (218:218:218))
        (PORT datad (187:187:187) (215:215:215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[193\]\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (368:368:368))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (178:178:178) (217:217:217))
        (PORT datad (189:189:189) (217:217:217))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datab (118:118:118) (148:148:148))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (150:150:150))
        (PORT datab (112:112:112) (145:145:145))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (231:231:231))
        (PORT datab (177:177:177) (212:212:212))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[207\]\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (230:230:230))
        (PORT datab (124:124:124) (157:157:157))
        (PORT datac (162:162:162) (191:191:191))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data_en\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (892:892:892) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y_squre\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y_squre\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (231:231:231) (288:288:288))
        (PORT datad (506:506:506) (591:591:591))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y_squre\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (402:402:402))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y_squre\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (392:392:392))
        (PORT datab (149:149:149) (199:199:199))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y_squre\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (246:246:246))
        (PORT datab (286:286:286) (333:333:333))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y_squre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (521:521:521) (620:620:620))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y_squre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (614:614:614))
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y_squre\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (111:111:111))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y_squre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (615:615:615))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y_squre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (523:523:523) (622:622:622))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y_squre\[8\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH datab combout (160:160:160) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y_squre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (647:647:647) (760:760:760))
        (PORT datad (134:134:134) (172:172:172))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y_squre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[206\]\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (155:155:155))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (97:97:97) (123:123:123))
        (PORT datad (113:113:113) (135:135:135))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Mod0\|auto_generated\|divider\|divider\|StageOut\[205\]\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (427:427:427))
        (PORT datab (353:353:353) (414:414:414))
        (PORT datac (351:351:351) (411:411:411))
        (PORT datad (339:339:339) (390:390:390))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (934:934:934))
        (PORT datab (847:847:847) (992:992:992))
        (PORT datac (797:797:797) (918:918:918))
        (PORT datad (792:792:792) (920:920:920))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan7\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (720:720:720) (818:818:818))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (408:408:408))
        (PORT datab (2689:2689:2689) (3073:3073:3073))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan7\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (415:415:415))
        (PORT datab (2497:2497:2497) (2910:2910:2910))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan7\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (2021:2021:2021))
        (PORT datab (320:320:320) (385:385:385))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan7\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (402:402:402))
        (PORT datab (738:738:738) (833:833:833))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan7\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (414:414:414))
        (PORT datab (890:890:890) (1009:1009:1009))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan7\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (887:887:887) (1015:1015:1015))
        (PORT datad (452:452:452) (526:526:526))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (212:212:212) (267:267:267))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|x_squre\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (162:162:162) (194:194:194))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|x_squre\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (217:217:217))
        (PORT datab (227:227:227) (281:281:281))
        (PORT datac (327:327:327) (381:381:381))
        (PORT datad (225:225:225) (273:273:273))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|x_squre\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (292:292:292))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datac (322:322:322) (378:378:378))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|x_squre\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (153:153:153) (204:204:204))
        (PORT datac (145:145:145) (189:189:189))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|x_squre\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (302:302:302))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (223:223:223) (280:280:280))
        (PORT datad (179:179:179) (211:211:211))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|x_squre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (520:520:520) (561:561:561))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (211:211:211))
        (PORT datab (574:574:574) (686:686:686))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|x_squre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (302:302:302))
        (PORT datab (574:574:574) (687:687:687))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|x_squre\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|x_squre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (520:520:520) (561:561:561))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (201:201:201))
        (PORT datab (575:575:575) (687:687:687))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|x_squre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (286:286:286))
        (PORT datab (576:576:576) (688:688:688))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|x_squre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (200:200:200))
        (PORT datab (577:577:577) (690:690:690))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|x_squre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (659:659:659))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (639:639:639))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (615:615:615))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[10\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[108\]\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (619:619:619))
        (PORT datac (145:145:145) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[108\]\~163)
    (DELAY
      (ABSOLUTE
        (PORT datac (147:147:147) (183:183:183))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[107\]\~164)
    (DELAY
      (ABSOLUTE
        (PORT datac (140:140:140) (176:176:176))
        (PORT datad (504:504:504) (586:586:586))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[107\]\~165)
    (DELAY
      (ABSOLUTE
        (PORT datac (141:141:141) (177:177:177))
        (PORT datad (162:162:162) (193:193:193))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~166)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (305:305:305))
        (PORT datad (531:531:531) (630:630:630))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~167)
    (DELAY
      (ABSOLUTE
        (PORT datac (142:142:142) (178:178:178))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]\~169)
    (DELAY
      (ABSOLUTE
        (PORT datac (250:250:250) (299:299:299))
        (PORT datad (218:218:218) (270:270:270))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]\~168)
    (DELAY
      (ABSOLUTE
        (PORT datac (143:143:143) (179:179:179))
        (PORT datad (352:352:352) (418:418:418))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (260:260:260))
        (PORT datab (103:103:103) (131:131:131))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (255:255:255))
        (PORT datab (103:103:103) (131:131:131))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (132:132:132))
        (PORT datab (101:101:101) (130:130:130))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (740:740:740))
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (231:231:231) (274:274:274))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]\~170)
    (DELAY
      (ABSOLUTE
        (PORT datac (164:164:164) (192:192:192))
        (PORT datad (231:231:231) (274:274:274))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (341:341:341))
        (PORT datab (539:539:539) (662:662:662))
        (PORT datac (144:144:144) (181:181:181))
        (PORT datad (115:115:115) (132:132:132))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]\~171)
    (DELAY
      (ABSOLUTE
        (PORT datac (162:162:162) (194:194:194))
        (PORT datad (229:229:229) (271:271:271))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]\~172)
    (DELAY
      (ABSOLUTE
        (PORT datac (352:352:352) (422:422:422))
        (PORT datad (231:231:231) (273:273:273))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (233:233:233))
        (PORT datad (229:229:229) (272:272:272))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[104\]\~176)
    (DELAY
      (ABSOLUTE
        (PORT datac (249:249:249) (298:298:298))
        (PORT datad (229:229:229) (280:280:280))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[104\]\~175)
    (DELAY
      (ABSOLUTE
        (PORT datac (252:252:252) (302:302:302))
        (PORT datad (228:228:228) (278:278:278))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]\~177)
    (DELAY
      (ABSOLUTE
        (PORT datac (218:218:218) (255:255:255))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]\~174)
    (DELAY
      (ABSOLUTE
        (PORT datac (368:368:368) (431:431:431))
        (PORT datad (225:225:225) (266:266:266))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (360:360:360))
        (PORT datab (101:101:101) (129:129:129))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (217:217:217))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~248)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (333:333:333))
        (PORT datab (372:372:372) (435:435:435))
        (PORT datac (277:277:277) (314:314:314))
        (PORT datad (199:199:199) (232:232:232))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (259:259:259))
        (PORT datad (156:156:156) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (181:181:181))
        (PORT datad (102:102:102) (118:118:118))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (234:234:234))
        (PORT datab (366:366:366) (443:443:443))
        (PORT datac (309:309:309) (357:357:357))
        (PORT datad (133:133:133) (158:158:158))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~180)
    (DELAY
      (ABSOLUTE
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (132:132:132) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (303:303:303))
        (PORT datab (386:386:386) (456:456:456))
        (PORT datac (332:332:332) (374:374:374))
        (PORT datad (133:133:133) (158:158:158))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[103\]\~182)
    (DELAY
      (ABSOLUTE
        (PORT datac (312:312:312) (363:363:363))
        (PORT datad (479:479:479) (564:564:564))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[103\]\~183)
    (DELAY
      (ABSOLUTE
        (PORT datac (313:313:313) (365:365:365))
        (PORT datad (478:478:478) (563:563:563))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[127\]\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (446:446:446))
        (PORT datab (201:201:201) (237:237:237))
        (PORT datac (333:333:333) (381:381:381))
        (PORT datad (329:329:329) (376:376:376))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~181)
    (DELAY
      (ABSOLUTE
        (PORT datac (476:476:476) (565:565:565))
        (PORT datad (334:334:334) (381:381:381))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~184)
    (DELAY
      (ABSOLUTE
        (PORT datac (310:310:310) (348:348:348))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[127\]\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datad (312:312:312) (356:356:356))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (226:226:226))
        (PORT datab (272:272:272) (315:315:315))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (211:211:211))
        (PORT datab (181:181:181) (216:216:216))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (189:189:189) (226:226:226))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (212:212:212))
        (PORT datab (105:105:105) (134:134:134))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[141\]\~249)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (260:260:260))
        (PORT datab (186:186:186) (219:219:219))
        (PORT datac (123:123:123) (149:149:149))
        (PORT datad (173:173:173) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[141\]\~186)
    (DELAY
      (ABSOLUTE
        (PORT datac (123:123:123) (150:150:150))
        (PORT datad (159:159:159) (188:188:188))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[140\]\~250)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (205:205:205) (242:242:242))
        (PORT datad (132:132:132) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[140\]\~187)
    (DELAY
      (ABSOLUTE
        (PORT datac (127:127:127) (153:153:153))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[139\]\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (396:396:396))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (173:173:173) (204:204:204))
        (PORT datad (195:195:195) (223:223:223))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[139\]\~188)
    (DELAY
      (ABSOLUTE
        (PORT datab (185:185:185) (221:221:221))
        (PORT datad (192:192:192) (220:220:220))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[102\]\~190)
    (DELAY
      (ABSOLUTE
        (PORT datac (315:315:315) (367:367:367))
        (PORT datad (455:455:455) (528:528:528))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[102\]\~191)
    (DELAY
      (ABSOLUTE
        (PORT datac (312:312:312) (364:364:364))
        (PORT datad (456:456:456) (530:530:530))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]\~192)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (381:381:381))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]\~189)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (381:381:381))
        (PORT datad (457:457:457) (531:531:531))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[126\]\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (466:466:466) (547:547:547))
        (PORT datac (333:333:333) (381:381:381))
        (PORT datad (329:329:329) (377:377:377))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[138\]\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (405:405:405))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (188:188:188) (215:215:215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[138\]\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (403:403:403))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (190:190:190) (217:217:217))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (244:244:244))
        (PORT datab (202:202:202) (239:239:239))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (227:227:227))
        (PORT datab (188:188:188) (226:226:226))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (217:217:217))
        (PORT datab (101:101:101) (129:129:129))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[152\]\~193)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (115:115:115) (132:132:132))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[152\]\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (476:476:476))
        (PORT datab (362:362:362) (423:423:423))
        (PORT datac (330:330:330) (383:383:383))
        (PORT datad (395:395:395) (465:465:465))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[151\]\~194)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (386:386:386))
        (PORT datad (392:392:392) (462:462:462))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[151\]\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (422:422:422))
        (PORT datab (471:471:471) (542:542:542))
        (PORT datac (385:385:385) (450:450:450))
        (PORT datad (395:395:395) (465:465:465))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[150\]\~196)
    (DELAY
      (ABSOLUTE
        (PORT datac (350:350:350) (408:408:408))
        (PORT datad (386:386:386) (455:455:455))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[150\]\~195)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (200:200:200) (231:231:231))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[113\]\~197)
    (DELAY
      (ABSOLUTE
        (PORT datac (633:633:633) (752:752:752))
        (PORT datad (396:396:396) (465:465:465))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[101\]\~198)
    (DELAY
      (ABSOLUTE
        (PORT datac (633:633:633) (752:752:752))
        (PORT datad (377:377:377) (440:440:440))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[101\]\~199)
    (DELAY
      (ABSOLUTE
        (PORT datac (632:632:632) (751:751:751))
        (PORT datad (377:377:377) (440:440:440))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[113\]\~200)
    (DELAY
      (ABSOLUTE
        (PORT datab (118:118:118) (147:147:147))
        (PORT datad (393:393:393) (462:462:462))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datad (489:489:489) (568:568:568))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (775:775:775))
        (PORT datab (413:413:413) (487:487:487))
        (PORT datac (213:213:213) (251:251:251))
        (PORT datad (489:489:489) (568:568:568))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[137\]\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (567:567:567))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (392:392:392) (465:465:465))
        (PORT datad (179:179:179) (207:207:207))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[149\]\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (475:475:475))
        (PORT datab (298:298:298) (345:345:345))
        (PORT datac (167:167:167) (198:198:198))
        (PORT datad (394:394:394) (464:464:464))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[149\]\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (477:477:477))
        (PORT datab (298:298:298) (345:345:345))
        (PORT datac (168:168:168) (199:199:199))
        (PORT datad (396:396:396) (466:466:466))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (108:108:108) (138:138:138))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (347:347:347) (417:417:417))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (134:134:134))
        (PORT datab (115:115:115) (143:143:143))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (416:416:416))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[162\]\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (456:456:456))
        (PORT datab (355:355:355) (414:414:414))
        (PORT datac (132:132:132) (161:161:161))
        (PORT datad (334:334:334) (394:394:394))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[163\]\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (451:451:451))
        (PORT datab (473:473:473) (553:553:553))
        (PORT datac (169:169:169) (197:197:197))
        (PORT datad (204:204:204) (237:237:237))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[163\]\~202)
    (DELAY
      (ABSOLUTE
        (PORT datac (132:132:132) (160:160:160))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[162\]\~203)
    (DELAY
      (ABSOLUTE
        (PORT datac (132:132:132) (161:161:161))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[161\]\~204)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (134:134:134) (163:163:163))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[161\]\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (221:221:221))
        (PORT datad (206:206:206) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[100\]\~208)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (306:306:306))
        (PORT datad (220:220:220) (275:275:275))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[100\]\~207)
    (DELAY
      (ABSOLUTE
        (PORT datac (252:252:252) (302:302:302))
        (PORT datad (222:222:222) (277:277:277))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (646:646:646))
        (PORT datab (489:489:489) (577:577:577))
        (PORT datac (375:375:375) (437:437:437))
        (PORT datad (390:390:390) (461:461:461))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[112\]\~209)
    (DELAY
      (ABSOLUTE
        (PORT datac (374:374:374) (436:436:436))
        (PORT datad (475:475:475) (552:552:552))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[112\]\~206)
    (DELAY
      (ABSOLUTE
        (PORT datac (376:376:376) (437:437:437))
        (PORT datad (528:528:528) (621:621:621))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~210)
    (DELAY
      (ABSOLUTE
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (388:388:388) (458:458:458))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[136\]\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (492:492:492))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (392:392:392) (463:463:463))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[148\]\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (228:228:228))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (390:390:390) (462:462:462))
        (PORT datad (377:377:377) (439:439:439))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[136\]\~211)
    (DELAY
      (ABSOLUTE
        (PORT datac (389:389:389) (462:462:462))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[160\]\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (560:560:560))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (208:208:208) (244:244:244))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[148\]\~212)
    (DELAY
      (ABSOLUTE
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (378:378:378) (440:440:440))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[160\]\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datad (211:211:211) (247:247:247))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (329:329:329))
        (PORT datab (267:267:267) (305:305:305))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (218:218:218))
        (PORT datab (101:101:101) (129:129:129))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (197:197:197) (233:233:233))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (215:215:215))
        (PORT datab (185:185:185) (222:222:222))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[174\]\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (322:322:322))
        (PORT datab (216:216:216) (259:259:259))
        (PORT datac (172:172:172) (199:199:199))
        (PORT datad (131:131:131) (154:154:154))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[174\]\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (177:177:177))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[173\]\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (188:188:188))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (195:195:195) (232:232:232))
        (PORT datad (171:171:171) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[173\]\~215)
    (DELAY
      (ABSOLUTE
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (128:128:128) (151:151:151))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[172\]\~216)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (143:143:143))
        (PORT datad (128:128:128) (150:150:150))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[172\]\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (230:230:230) (272:272:272))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (306:306:306) (349:349:349))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[111\]\~217)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (631:631:631))
        (PORT datad (397:397:397) (466:466:466))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[99\]\~218)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (626:626:626))
        (PORT datad (377:377:377) (440:440:440))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[99\]\~219)
    (DELAY
      (ABSOLUTE
        (PORT datab (526:526:526) (627:627:627))
        (PORT datad (377:377:377) (440:440:440))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[111\]\~220)
    (DELAY
      (ABSOLUTE
        (PORT datac (103:103:103) (124:124:124))
        (PORT datad (397:397:397) (466:466:466))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]\~221)
    (DELAY
      (ABSOLUTE
        (PORT datac (515:515:515) (601:601:601))
        (PORT datad (285:285:285) (318:318:318))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]\~293)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (346:346:346))
        (PORT datab (655:655:655) (761:761:761))
        (PORT datac (514:514:514) (600:600:600))
        (PORT datad (650:650:650) (750:750:750))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[135\]\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (343:343:343))
        (PORT datab (524:524:524) (613:613:613))
        (PORT datac (498:498:498) (582:582:582))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (613:613:613))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (514:514:514) (598:598:598))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[135\]\~222)
    (DELAY
      (ABSOLUTE
        (PORT datac (502:502:502) (587:587:587))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[159\]\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (532:532:532) (622:622:622))
        (PORT datac (340:340:340) (388:388:388))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]\~223)
    (DELAY
      (ABSOLUTE
        (PORT datac (507:507:507) (584:584:584))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[171\]\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (413:413:413))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (215:215:215) (252:252:252))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[171\]\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (413:413:413))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (213:213:213) (251:251:251))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (244:244:244))
        (PORT datab (201:201:201) (239:239:239))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (278:278:278) (320:320:320))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (101:101:101) (132:132:132))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[184\]\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (443:443:443))
        (PORT datab (303:303:303) (350:350:350))
        (PORT datac (322:322:322) (369:369:369))
        (PORT datad (360:360:360) (420:420:420))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[185\]\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (413:413:413))
        (PORT datab (370:370:370) (435:435:435))
        (PORT datac (324:324:324) (374:374:374))
        (PORT datad (362:362:362) (422:422:422))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[185\]\~224)
    (DELAY
      (ABSOLUTE
        (PORT datac (340:340:340) (400:400:400))
        (PORT datad (314:314:314) (365:365:365))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[184\]\~225)
    (DELAY
      (ABSOLUTE
        (PORT datac (341:341:341) (401:401:401))
        (PORT datad (331:331:331) (389:389:389))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[183\]\~226)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (197:197:197) (232:232:232))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[183\]\~227)
    (DELAY
      (ABSOLUTE
        (PORT datac (323:323:323) (381:381:381))
        (PORT datad (360:360:360) (421:421:421))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[110\]\~230)
    (DELAY
      (ABSOLUTE
        (PORT datac (473:473:473) (554:554:554))
        (PORT datad (333:333:333) (380:380:380))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[110\]\~229)
    (DELAY
      (ABSOLUTE
        (PORT datac (473:473:473) (553:553:553))
        (PORT datad (333:333:333) (380:380:380))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (111:111:111))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (805:805:805))
        (PORT datab (496:496:496) (570:570:570))
        (PORT datac (481:481:481) (558:558:558))
        (PORT datad (442:442:442) (511:511:511))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[122\]\~231)
    (DELAY
      (ABSOLUTE
        (PORT datac (479:479:479) (551:551:551))
        (PORT datad (444:444:444) (513:513:513))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[122\]\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (807:807:807))
        (PORT datac (479:479:479) (551:551:551))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]\~232)
    (DELAY
      (ABSOLUTE
        (PORT datac (482:482:482) (559:559:559))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[146\]\~233)
    (DELAY
      (ABSOLUTE
        (PORT datac (95:95:95) (121:121:121))
        (PORT datad (380:380:380) (445:445:445))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[146\]\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (587:587:587))
        (PORT datab (395:395:395) (467:467:467))
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[158\]\~234)
    (DELAY
      (ABSOLUTE
        (PORT datac (350:350:350) (399:399:399))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[158\]\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (146:146:146))
        (PORT datab (399:399:399) (471:471:471))
        (PORT datac (349:349:349) (399:399:399))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[170\]\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (558:558:558))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (362:362:362) (424:424:424))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[182\]\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (235:235:235))
        (PORT datab (369:369:369) (434:434:434))
        (PORT datac (172:172:172) (198:198:198))
        (PORT datad (361:361:361) (422:422:422))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[182\]\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (149:149:149))
        (PORT datab (377:377:377) (442:442:442))
        (PORT datac (327:327:327) (380:380:380))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (183:183:183) (215:215:215))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (330:330:330))
        (PORT datab (102:102:102) (131:131:131))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (115:115:115) (143:143:143))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (134:134:134))
        (PORT datab (102:102:102) (129:129:129))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[196\]\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (521:521:521))
        (PORT datab (184:184:184) (219:219:219))
        (PORT datac (359:359:359) (418:418:418))
        (PORT datad (210:210:210) (240:240:240))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[196\]\~235)
    (DELAY
      (ABSOLUTE
        (PORT datac (130:130:130) (158:158:158))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[195\]\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (403:403:403))
        (PORT datab (184:184:184) (220:220:220))
        (PORT datac (358:358:358) (417:417:417))
        (PORT datad (207:207:207) (238:238:238))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[195\]\~236)
    (DELAY
      (ABSOLUTE
        (PORT datac (126:126:126) (153:153:153))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[194\]\~237)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (235:235:235))
        (PORT datac (291:291:291) (332:332:332))
        (PORT datad (208:208:208) (238:238:238))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[194\]\~238)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (210:210:210))
        (PORT datad (209:209:209) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[121\]\~241)
    (DELAY
      (ABSOLUTE
        (PORT datac (641:641:641) (752:752:752))
        (PORT datad (325:325:325) (372:372:372))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[121\]\~240)
    (DELAY
      (ABSOLUTE
        (PORT datac (640:640:640) (751:751:751))
        (PORT datad (326:326:326) (373:373:373))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[133\]\~242)
    (DELAY
      (ABSOLUTE
        (PORT datac (343:343:343) (404:404:404))
        (PORT datad (514:514:514) (603:603:603))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[133\]\~239)
    (DELAY
      (ABSOLUTE
        (PORT datac (664:664:664) (777:777:777))
        (PORT datad (514:514:514) (603:603:603))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (799:799:799))
        (PORT datab (530:530:530) (625:625:625))
        (PORT datac (344:344:344) (405:405:405))
        (PORT datad (391:391:391) (459:459:459))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[157\]\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (488:488:488))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (353:353:353) (408:408:408))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]\~243)
    (DELAY
      (ABSOLUTE
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (393:393:393) (461:461:461))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[157\]\~244)
    (DELAY
      (ABSOLUTE
        (PORT datac (353:353:353) (408:408:408))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[169\]\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (365:365:365) (426:426:426))
        (PORT datac (365:365:365) (421:421:421))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[181\]\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (443:443:443))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (337:337:337) (394:394:394))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[169\]\~245)
    (DELAY
      (ABSOLUTE
        (PORT datac (365:365:365) (421:421:421))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[193\]\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (146:146:146))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (333:333:333) (391:391:391))
        (PORT datad (355:355:355) (410:410:410))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[181\]\~246)
    (DELAY
      (ABSOLUTE
        (PORT datac (336:336:336) (393:393:393))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (94:94:94) (119:119:119))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|StageOut\[193\]\~247)
    (DELAY
      (ABSOLUTE
        (PORT datac (332:332:332) (385:385:385))
        (PORT datad (210:210:210) (240:240:240))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (400:400:400))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (186:186:186) (222:222:222))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (132:132:132))
        (PORT datab (174:174:174) (209:209:209))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRtrans\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (442:442:442))
        (PORT datab (502:502:502) (585:585:585))
        (PORT datac (97:97:97) (122:122:122))
        (PORT datad (210:210:210) (241:241:241))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (750:750:750) (882:882:882))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (791:791:791))
        (PORT datab (216:216:216) (271:271:271))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (214:214:214))
        (PORT datab (823:823:823) (969:969:969))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (302:302:302))
        (PORT datab (862:862:862) (971:971:971))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (1021:1021:1021) (1156:1156:1156))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1276:1276:1276))
        (PORT datab (155:155:155) (204:204:204))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datad (960:960:960) (1067:1067:1067))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (294:294:294))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (201:201:201))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (386:386:386))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (287:287:287))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (324:324:324) (388:388:388))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (790:790:790))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (981:981:981))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (877:877:877) (992:992:992))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1123:1123:1123))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1148:1148:1148) (1301:1301:1301))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1123:1123:1123))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (408:408:408))
        (PORT datab (2688:2688:2688) (3072:3072:3072))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (413:413:413))
        (PORT datab (2499:2499:2499) (2913:2913:2913))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (2022:2022:2022))
        (PORT datab (318:318:318) (382:382:382))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (405:405:405))
        (PORT datab (734:734:734) (828:828:828))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (412:412:412))
        (PORT datab (894:894:894) (1013:1013:1013))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan6\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (891:891:891) (1019:1019:1019))
        (PORT datad (453:453:453) (527:527:527))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (282:282:282) (326:326:326))
        (PORT datac (173:173:173) (209:209:209))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|sel)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1430:1430:1430))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (970:970:970) (876:876:876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (424:424:424))
        (PORT datab (374:374:374) (438:438:438))
        (PORT datac (351:351:351) (407:407:407))
        (PORT datad (482:482:482) (548:548:548))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (2071:2071:2071))
        (PORT datac (658:658:658) (771:771:771))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|Equal3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (440:440:440))
        (PORT datab (646:646:646) (768:768:768))
        (PORT datac (342:342:342) (400:400:400))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (868:868:868) (1005:1005:1005))
        (PORT datac (519:519:519) (611:611:611))
        (PORT datad (975:975:975) (1132:1132:1132))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (147:147:147) (186:186:186))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (155:155:155))
        (PORT datab (112:112:112) (144:144:144))
        (PORT datac (106:106:106) (128:128:128))
        (PORT datad (178:178:178) (208:208:208))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (114:114:114) (136:136:136))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (647:647:647))
        (PORT datab (986:986:986) (1153:1153:1153))
        (PORT datac (358:358:358) (411:411:411))
        (PORT datad (988:988:988) (1127:1127:1127))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (444:444:444))
        (PORT datab (503:503:503) (588:588:588))
        (PORT datac (129:129:129) (157:157:157))
        (PORT datad (360:360:360) (421:421:421))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (438:438:438))
        (PORT datab (500:500:500) (574:574:574))
        (PORT datac (484:484:484) (556:556:556))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (405:405:405))
        (PORT datad (315:315:315) (359:359:359))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (431:431:431))
        (PORT datac (131:131:131) (159:159:159))
        (PORT datad (360:360:360) (420:420:420))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (407:407:407))
        (PORT datab (688:688:688) (800:800:800))
        (PORT datac (465:465:465) (534:534:534))
        (PORT datad (174:174:174) (204:204:204))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datab (520:520:520) (608:608:608))
        (PORT datac (99:99:99) (126:126:126))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (331:331:331))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (2065:2065:2065))
        (PORT datab (655:655:655) (767:767:767))
        (PORT datac (344:344:344) (403:403:403))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (806:806:806) (939:939:939))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (672:672:672))
        (PORT datab (656:656:656) (763:763:763))
        (PORT datac (345:345:345) (404:404:404))
        (PORT datad (800:800:800) (917:917:917))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (278:278:278))
        (PORT datab (215:215:215) (256:256:256))
        (PORT datac (340:340:340) (389:389:389))
        (PORT datad (461:461:461) (516:516:516))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (606:606:606))
        (PORT datac (504:504:504) (589:589:589))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (780:780:780))
        (PORT datab (477:477:477) (550:550:550))
        (PORT datac (514:514:514) (599:599:599))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (283:283:283))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1963:1963:1963))
        (PORT datab (577:577:577) (656:656:656))
        (PORT datac (829:829:829) (970:970:970))
        (PORT datad (102:102:102) (120:120:120))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (558:558:558))
        (PORT datab (520:520:520) (608:608:608))
        (PORT datac (100:100:100) (126:126:126))
        (PORT datad (173:173:173) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (378:378:378))
        (PORT datab (655:655:655) (762:762:762))
        (PORT datac (334:334:334) (387:387:387))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgGrid0\|backedge\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (441:441:441))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (1115:1115:1115))
        (PORT datab (336:336:336) (385:385:385))
        (PORT datac (335:335:335) (382:382:382))
        (PORT datad (328:328:328) (365:365:365))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (197:197:197) (238:238:238))
        (PORT datac (902:902:902) (1084:1084:1084))
        (PORT datad (144:144:144) (181:181:181))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (1111:1111:1111))
        (PORT datac (303:303:303) (347:347:347))
        (PORT datad (145:145:145) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (200:200:200) (238:238:238))
        (PORT datad (139:139:139) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (261:261:261))
        (PORT datac (901:901:901) (1083:1083:1083))
        (PORT datad (146:146:146) (183:183:183))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (239:239:239))
        (PORT datac (903:903:903) (1085:1085:1085))
        (PORT datad (143:143:143) (180:180:180))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (257:257:257))
        (PORT datac (906:906:906) (1088:1088:1088))
        (PORT datad (137:137:137) (172:172:172))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (196:196:196) (237:237:237))
        (PORT datad (147:147:147) (183:183:183))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (244:244:244))
        (PORT datac (900:900:900) (1082:1082:1082))
        (PORT datad (148:148:148) (184:184:184))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (873:873:873) (1035:1035:1035))
        (PORT datad (346:346:346) (391:391:391))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (340:340:340))
        (PORT datab (337:337:337) (386:386:386))
        (PORT datac (334:334:334) (381:381:381))
        (PORT datad (328:328:328) (365:365:365))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (439:439:439))
        (PORT datac (712:712:712) (859:859:859))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (657:657:657))
        (PORT datab (159:159:159) (205:205:205))
        (PORT datac (140:140:140) (179:179:179))
        (PORT datad (198:198:198) (234:234:234))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1404:1404:1404))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (403:403:403))
        (PORT datac (904:904:904) (1087:1087:1087))
        (PORT datad (140:140:140) (175:175:175))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (1062:1062:1062))
        (PORT datac (361:361:361) (419:419:419))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (404:404:404))
        (PORT datab (158:158:158) (203:203:203))
        (PORT datac (138:138:138) (178:178:178))
        (PORT datad (198:198:198) (235:235:235))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1404:1404:1404))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (347:347:347) (398:398:398))
        (PORT datad (146:146:146) (182:182:182))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (715:715:715) (863:863:863))
        (PORT datad (357:357:357) (414:414:414))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (406:406:406))
        (PORT datab (152:152:152) (196:196:196))
        (PORT datac (136:136:136) (174:174:174))
        (PORT datad (199:199:199) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1404:1404:1404))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (408:408:408))
        (PORT datac (903:903:903) (1086:1086:1086))
        (PORT datad (141:141:141) (178:178:178))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (876:876:876) (1039:1039:1039))
        (PORT datad (342:342:342) (389:389:389))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (666:666:666))
        (PORT datab (153:153:153) (197:197:197))
        (PORT datac (136:136:136) (174:174:174))
        (PORT datad (199:199:199) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1404:1404:1404))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (716:716:716) (863:863:863))
        (PORT datad (514:514:514) (594:594:594))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (424:424:424))
        (PORT datab (153:153:153) (198:198:198))
        (PORT datac (136:136:136) (174:174:174))
        (PORT datad (199:199:199) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1404:1404:1404))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (339:339:339) (382:382:382))
        (PORT datad (136:136:136) (171:171:171))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (402:402:402))
        (PORT datac (902:902:902) (1084:1084:1084))
        (PORT datad (144:144:144) (180:180:180))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (857:857:857) (1013:1013:1013))
        (PORT datad (344:344:344) (387:387:387))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (390:390:390))
        (PORT datab (160:160:160) (206:206:206))
        (PORT datac (140:140:140) (179:179:179))
        (PORT datad (198:198:198) (234:234:234))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1404:1404:1404))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (713:713:713) (860:860:860))
        (PORT datad (350:350:350) (403:403:403))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (729:729:729))
        (PORT datab (158:158:158) (204:204:204))
        (PORT datac (139:139:139) (178:178:178))
        (PORT datad (198:198:198) (235:235:235))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1404:1404:1404))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (874:874:874) (1038:1038:1038))
        (PORT datad (356:356:356) (410:410:410))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (383:383:383))
        (PORT datab (149:149:149) (193:193:193))
        (PORT datac (137:137:137) (175:175:175))
        (PORT datad (200:200:200) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1404:1404:1404))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (1116:1116:1116))
        (PORT datac (346:346:346) (394:394:394))
        (PORT datad (138:138:138) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~33)
    (DELAY
      (ABSOLUTE
        (PORT datac (874:874:874) (1038:1038:1038))
        (PORT datad (345:345:345) (390:390:390))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (384:384:384))
        (PORT datab (157:157:157) (203:203:203))
        (PORT datac (138:138:138) (177:177:177))
        (PORT datad (198:198:198) (235:235:235))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1404:1404:1404))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
)
