# Step-by-step log
12:	FetchP 0  	@_start ;;
A B T S BUF 0x00000000 0x00000000 0x00000080 0x00000000 mem[136..146]: 	00 00 00 00 00 00 00 00 00 00 00 ;;
20:	AStore ;;
A B T S BUF 0x00000080 0x00000000 0x00000000 0x00000000 mem[136..146]: 	00 00 00 00 00 00 00 00 00 00 00 ;;
24:	Fetch ;;
A B T S BUF 0x00000080 0x00000000 0x00000003 0x00000000 mem[136..146]: 	00 00 00 00 00 00 00 00 00 00 00 ;;
28:	Fetch ;;
A B T S BUF 0x00000080 0x00000000 0x00000002 0x00000003 mem[136..146]: 	00 00 00 00 00 00 00 00 00 00 00 ;;
32:	FetchP 8 ;;
A B T S BUF 0x00000080 0x00000000 0x00000088 0x00000002 mem[136..146]: 	00 00 00 00 00 00 00 00 00 00 00 ;;
40:	BStore ;;
A B T S BUF 0x00000080 0x00000088 0x00000002 0x00000003 mem[136..146]: 	00 00 00 00 00 00 00 00 00 00 00 ;;
44:	StoreB ;;
A B T S BUF 0x00000080 0x00000088 0x00000003 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
48:	AStore ;;
A B T S BUF 0x00000003 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
52:	Lit 0 ;;
A B T S BUF 0x00000003 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
56:	Lit 0 ;;
A B T S BUF 0x00000003 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
60:	Lit 31 ;;
A B T S BUF 0x00000003 0x00000088 0x0000001f 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
64:	RPush ;;
A B T S BUF 0x00000003 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00000006 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00000006 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x0000000c 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x0000000c 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00000018 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00000018 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00000030 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00000030 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00000060 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00000060 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x000000c0 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x000000c0 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00000180 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00000180 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00000300 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00000300 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00000600 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00000600 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00000c00 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00000c00 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00001800 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00001800 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00003000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00003000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00006000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00006000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x0000c000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x0000c000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00018000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00018000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00030000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00030000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00060000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00060000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x000c0000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x000c0000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00180000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00180000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00300000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00300000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00600000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00600000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00c00000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00c00000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x01800000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x01800000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x03000000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x03000000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x06000000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x06000000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x0c000000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x0c000000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x18000000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x18000000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x30000000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x30000000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x60000000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x60000000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0xc0000000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0xc0000000 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x80000000 0x00000088 0x00000000 0x00000001 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x80000000 0x00000088 0x00000000 0x00000001 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
68:	DivStep  	@multiply_begin ;;
A B T S BUF 0x00000000 0x00000088 0x00000001 0x00000001 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
72:	Next 68 ;;
A B T S BUF 0x00000000 0x00000088 0x00000001 0x00000001 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
76:	FetchP 0 ;;
A B T S BUF 0x00000000 0x00000088 0x00000080 0x00000001 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
84:	AStore ;;
A B T S BUF 0x00000080 0x00000088 0x00000001 0x00000001 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
88:	Store ;;
A B T S BUF 0x00000080 0x00000088 0x00000001 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
92:	Store ;;
A B T S BUF 0x00000080 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00 ;;
96:	Halt ;;
A B T S BUF 0x00000080 0x00000088 0x00000000 0x00000000 mem[136..146]: 	02 00 00 00 00 00 00 00 00 00 00
---
# Check results
numio[0x80]: [] >>> [1,1]
numio[0x84]: [] >>> []

ASSERTION FAIL, expect:
numio[0x80]: [] >>> [0,2]
numio[0x84]: [] >>> []

Diff:
1c1
< numio[0x80]: [] >>> [1,1]
---
> numio[0x80]: [] >>> [0,2]

