<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/intel_dsi_pll.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - intel_dsi_pll.c<span style="font-size: 80%;"> (source / <a href="intel_dsi_pll.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">222</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">18</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright Â© 2013 Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice (including the next
<span class="lineNum">      12 </span>            :  * paragraph) shall be included in all copies or substantial portions of the
<span class="lineNum">      13 </span>            :  * Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
<span class="lineNum">      19 </span>            :  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
<span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
<span class="lineNum">      21 </span>            :  * DEALINGS IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  *
<span class="lineNum">      23 </span>            :  * Authors:
<span class="lineNum">      24 </span>            :  *      Shobhit Kumar &lt;shobhit.kumar@intel.com&gt;
<span class="lineNum">      25 </span>            :  *      Yogesh Mohan Marimuthu &lt;yogesh.mohan.marimuthu@intel.com&gt;
<span class="lineNum">      26 </span>            :  */
<span class="lineNum">      27 </span>            : 
<span class="lineNum">      28 </span>            : #ifdef __linux__
<span class="lineNum">      29 </span>            : #include &lt;linux/kernel.h&gt;
<span class="lineNum">      30 </span>            : #endif
<span class="lineNum">      31 </span>            : #include &quot;intel_drv.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;i915_drv.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;intel_dsi.h&quot;
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span>            : #define DSI_HSS_PACKET_SIZE             4
<span class="lineNum">      36 </span>            : #define DSI_HSE_PACKET_SIZE             4
<span class="lineNum">      37 </span>            : #define DSI_HSA_PACKET_EXTRA_SIZE       6
<span class="lineNum">      38 </span>            : #define DSI_HBP_PACKET_EXTRA_SIZE       6
<span class="lineNum">      39 </span>            : #define DSI_HACTIVE_PACKET_EXTRA_SIZE   6
<span class="lineNum">      40 </span>            : #define DSI_HFP_PACKET_EXTRA_SIZE       6
<a name="41"><span class="lineNum">      41 </span>            : #define DSI_EOTP_PACKET_SIZE            4</a>
<span class="lineNum">      42 </span>            : 
<span class="lineNum">      43 </span><span class="lineNoCov">          0 : static int dsi_pixel_format_bpp(int pixel_format)</span>
<span class="lineNum">      44 </span>            : {
<span class="lineNum">      45 </span>            :         int bpp;
<span class="lineNum">      46 </span>            : 
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :         switch (pixel_format) {</span>
<span class="lineNum">      48 </span>            :         default:
<span class="lineNum">      49 </span>            :         case VID_MODE_FORMAT_RGB888:
<span class="lineNum">      50 </span>            :         case VID_MODE_FORMAT_RGB666_LOOSE:
<span class="lineNum">      51 </span>            :                 bpp = 24;
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      53 </span>            :         case VID_MODE_FORMAT_RGB666:
<span class="lineNum">      54 </span>            :                 bpp = 18;
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      56 </span>            :         case VID_MODE_FORMAT_RGB565:
<span class="lineNum">      57 </span>            :                 bpp = 16;
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      59 </span>            :         }
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :         return bpp;</span>
<span class="lineNum">      62 </span>            : }
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span>            : struct dsi_mnp {
<span class="lineNum">      65 </span>            :         u32 dsi_pll_ctrl;
<span class="lineNum">      66 </span>            :         u32 dsi_pll_div;
<span class="lineNum">      67 </span>            : };
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span>            : static const u32 lfsr_converts[] = {
<span class="lineNum">      70 </span>            :         426, 469, 234, 373, 442, 221, 110, 311, 411,            /* 62 - 70 */
<span class="lineNum">      71 </span>            :         461, 486, 243, 377, 188, 350, 175, 343, 427, 213,       /* 71 - 80 */
<span class="lineNum">      72 </span>            :         106, 53, 282, 397, 454, 227, 113, 56, 284, 142,         /* 81 - 90 */
<span class="lineNum">      73 </span>            :         71, 35, 273, 136, 324, 418, 465, 488, 500, 506          /* 91 - 100 */
<span class="lineNum">      74 </span>            : };
<span class="lineNum">      75 </span>            : 
<span class="lineNum">      76 </span>            : #ifdef DSI_CLK_FROM_RR
<span class="lineNum">      77 </span>            : 
<span class="lineNum">      78 </span>            : static u32 dsi_rr_formula(const struct drm_display_mode *mode,
<span class="lineNum">      79 </span>            :                           int pixel_format, int video_mode_format,
<span class="lineNum">      80 </span>            :                           int lane_count, bool eotp)
<span class="lineNum">      81 </span>            : {
<span class="lineNum">      82 </span>            :         u32 bpp;
<span class="lineNum">      83 </span>            :         u32 hactive, vactive, hfp, hsync, hbp, vfp, vsync, vbp;
<span class="lineNum">      84 </span>            :         u32 hsync_bytes, hbp_bytes, hactive_bytes, hfp_bytes;
<span class="lineNum">      85 </span>            :         u32 bytes_per_line, bytes_per_frame;
<span class="lineNum">      86 </span>            :         u32 num_frames;
<span class="lineNum">      87 </span>            :         u32 bytes_per_x_frames, bytes_per_x_frames_x_lanes;
<span class="lineNum">      88 </span>            :         u32 dsi_bit_clock_hz;
<span class="lineNum">      89 </span>            :         u32 dsi_clk;
<span class="lineNum">      90 </span>            : 
<span class="lineNum">      91 </span>            :         bpp = dsi_pixel_format_bpp(pixel_format);
<span class="lineNum">      92 </span>            : 
<span class="lineNum">      93 </span>            :         hactive = mode-&gt;hdisplay;
<span class="lineNum">      94 </span>            :         vactive = mode-&gt;vdisplay;
<span class="lineNum">      95 </span>            :         hfp = mode-&gt;hsync_start - mode-&gt;hdisplay;
<span class="lineNum">      96 </span>            :         hsync = mode-&gt;hsync_end - mode-&gt;hsync_start;
<span class="lineNum">      97 </span>            :         hbp = mode-&gt;htotal - mode-&gt;hsync_end;
<span class="lineNum">      98 </span>            : 
<span class="lineNum">      99 </span>            :         vfp = mode-&gt;vsync_start - mode-&gt;vdisplay;
<span class="lineNum">     100 </span>            :         vsync = mode-&gt;vsync_end - mode-&gt;vsync_start;
<span class="lineNum">     101 </span>            :         vbp = mode-&gt;vtotal - mode-&gt;vsync_end;
<span class="lineNum">     102 </span>            : 
<span class="lineNum">     103 </span>            :         hsync_bytes = DIV_ROUND_UP(hsync * bpp, 8);
<span class="lineNum">     104 </span>            :         hbp_bytes = DIV_ROUND_UP(hbp * bpp, 8);
<span class="lineNum">     105 </span>            :         hactive_bytes = DIV_ROUND_UP(hactive * bpp, 8);
<span class="lineNum">     106 </span>            :         hfp_bytes = DIV_ROUND_UP(hfp * bpp, 8);
<span class="lineNum">     107 </span>            : 
<span class="lineNum">     108 </span>            :         bytes_per_line = DSI_HSS_PACKET_SIZE + hsync_bytes +
<span class="lineNum">     109 </span>            :                 DSI_HSA_PACKET_EXTRA_SIZE + DSI_HSE_PACKET_SIZE +
<span class="lineNum">     110 </span>            :                 hbp_bytes + DSI_HBP_PACKET_EXTRA_SIZE +
<span class="lineNum">     111 </span>            :                 hactive_bytes + DSI_HACTIVE_PACKET_EXTRA_SIZE +
<span class="lineNum">     112 </span>            :                 hfp_bytes + DSI_HFP_PACKET_EXTRA_SIZE;
<span class="lineNum">     113 </span>            : 
<span class="lineNum">     114 </span>            :         /*
<span class="lineNum">     115 </span>            :          * XXX: Need to accurately calculate LP to HS transition timeout and add
<span class="lineNum">     116 </span>            :          * it to bytes_per_line/bytes_per_frame.
<span class="lineNum">     117 </span>            :          */
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span>            :         if (eotp &amp;&amp; video_mode_format == VIDEO_MODE_BURST)
<span class="lineNum">     120 </span>            :                 bytes_per_line += DSI_EOTP_PACKET_SIZE;
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span>            :         bytes_per_frame = vsync * bytes_per_line + vbp * bytes_per_line +
<span class="lineNum">     123 </span>            :                 vactive * bytes_per_line + vfp * bytes_per_line;
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span>            :         if (eotp &amp;&amp;
<span class="lineNum">     126 </span>            :             (video_mode_format == VIDEO_MODE_NON_BURST_WITH_SYNC_PULSE ||
<span class="lineNum">     127 </span>            :              video_mode_format == VIDEO_MODE_NON_BURST_WITH_SYNC_EVENTS))
<span class="lineNum">     128 </span>            :                 bytes_per_frame += DSI_EOTP_PACKET_SIZE;
<span class="lineNum">     129 </span>            : 
<span class="lineNum">     130 </span>            :         num_frames = drm_mode_vrefresh(mode);
<span class="lineNum">     131 </span>            :         bytes_per_x_frames = num_frames * bytes_per_frame;
<span class="lineNum">     132 </span>            : 
<span class="lineNum">     133 </span>            :         bytes_per_x_frames_x_lanes = bytes_per_x_frames / lane_count;
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span>            :         /* the dsi clock is divided by 2 in the hardware to get dsi ddr clock */
<span class="lineNum">     136 </span>            :         dsi_bit_clock_hz = bytes_per_x_frames_x_lanes * 8;
<span class="lineNum">     137 </span>            :         dsi_clk = dsi_bit_clock_hz / 1000;
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span>            :         if (eotp &amp;&amp; video_mode_format == VIDEO_MODE_BURST)
<span class="lineNum">     140 </span>            :                 dsi_clk *= 2;
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span>            :         return dsi_clk;
<span class="lineNum">     143 </span>            : }
<span class="lineNum">     144 </span>            : 
<span class="lineNum">     145 </span>            : #else
<a name="146"><span class="lineNum">     146 </span>            : </a>
<span class="lineNum">     147 </span>            : /* Get DSI clock from pixel clock */
<span class="lineNum">     148 </span><span class="lineNoCov">          0 : static u32 dsi_clk_from_pclk(u32 pclk, int pixel_format, int lane_count)</span>
<span class="lineNum">     149 </span>            : {
<span class="lineNum">     150 </span>            :         u32 dsi_clk_khz;
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :         u32 bpp = dsi_pixel_format_bpp(pixel_format);</span>
<span class="lineNum">     152 </span>            : 
<span class="lineNum">     153 </span>            :         /* DSI data rate = pixel clock * bits per pixel / lane count
<span class="lineNum">     154 </span>            :            pixel clock is converted from KHz to Hz */
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         dsi_clk_khz = DIV_ROUND_CLOSEST(pclk * bpp, lane_count);</span>
<span class="lineNum">     156 </span>            : 
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         return dsi_clk_khz;</span>
<span class="lineNum">     158 </span>            : }
<span class="lineNum">     159 </span>            : 
<a name="160"><span class="lineNum">     160 </span>            : #endif</a>
<span class="lineNum">     161 </span>            : 
<span class="lineNum">     162 </span><span class="lineNoCov">          0 : static int dsi_calc_mnp(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     163 </span>            :                         struct dsi_mnp *dsi_mnp, int target_dsi_clk)
<span class="lineNum">     164 </span>            : {
<span class="lineNum">     165 </span>            :         unsigned int calc_m = 0, calc_p = 0;
<span class="lineNum">     166 </span>            :         unsigned int m_min, m_max, p_min = 2, p_max = 6;
<span class="lineNum">     167 </span>            :         unsigned int m, n, p;
<span class="lineNum">     168 </span>            :         int ref_clk;
<span class="lineNum">     169 </span>            :         int delta = target_dsi_clk;
<span class="lineNum">     170 </span>            :         u32 m_seed;
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span>            :         /* target_dsi_clk is expected in kHz */
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :         if (target_dsi_clk &lt; 300000 || target_dsi_clk &gt; 1150000) {</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;DSI CLK Out of Range\n&quot;);</span>
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :                 return -ECHRNG;</span>
<span class="lineNum">     176 </span>            :         }
<span class="lineNum">     177 </span>            : 
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev_priv)) {</span>
<span class="lineNum">     179 </span>            :                 ref_clk = 100000;
<span class="lineNum">     180 </span>            :                 n = 4;
<span class="lineNum">     181 </span>            :                 m_min = 70;
<span class="lineNum">     182 </span>            :                 m_max = 96;
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     184 </span>            :                 ref_clk = 25000;
<span class="lineNum">     185 </span>            :                 n = 1;
<span class="lineNum">     186 </span>            :                 m_min = 62;
<span class="lineNum">     187 </span>            :                 m_max = 92;
<span class="lineNum">     188 </span>            :         }
<span class="lineNum">     189 </span>            : 
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         for (m = m_min; m &lt;= m_max &amp;&amp; delta; m++) {</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :                 for (p = p_min; p &lt;= p_max &amp;&amp; delta; p++) {</span>
<span class="lineNum">     192 </span>            :                         /*
<span class="lineNum">     193 </span>            :                          * Find the optimal m and p divisors with minimal delta
<span class="lineNum">     194 </span>            :                          * +/- the required clock
<span class="lineNum">     195 </span>            :                          */
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :                         int calc_dsi_clk = (m * ref_clk) / (p * n);</span>
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :                         int d = abs(target_dsi_clk - calc_dsi_clk);</span>
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :                         if (d &lt; delta) {</span>
<span class="lineNum">     199 </span>            :                                 delta = d;
<span class="lineNum">     200 </span>            :                                 calc_m = m;
<span class="lineNum">     201 </span>            :                                 calc_p = p;
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     203 </span>            :                 }
<span class="lineNum">     204 </span>            :         }
<span class="lineNum">     205 </span>            : 
<span class="lineNum">     206 </span>            :         /* register has log2(N1), this works fine for powers of two */
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         n = ffs(n) - 1;</span>
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :         m_seed = lfsr_converts[calc_m - 62];</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         dsi_mnp-&gt;dsi_pll_ctrl = 1 &lt;&lt; (DSI_PLL_P1_POST_DIV_SHIFT + calc_p - 2);</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         dsi_mnp-&gt;dsi_pll_div = n &lt;&lt; DSI_PLL_N1_DIV_SHIFT |</span>
<span class="lineNum">     211 </span>            :                 m_seed &lt;&lt; DSI_PLL_M1_DIV_SHIFT;
<span class="lineNum">     212 </span>            : 
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     214 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     215 </span>            : 
<span class="lineNum">     216 </span>            : /*
<span class="lineNum">     217 </span>            :  * XXX: The muxing and gating is hard coded for now. Need to add support for
<a name="218"><span class="lineNum">     218 </span>            :  * sharing PLLs with two DSI outputs.</a>
<span class="lineNum">     219 </span>            :  */
<span class="lineNum">     220 </span><span class="lineNoCov">          0 : static void vlv_configure_dsi_pll(struct intel_encoder *encoder)</span>
<span class="lineNum">     221 </span>            : {
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = encoder-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :         struct intel_dsi *intel_dsi = enc_to_intel_dsi(&amp;encoder-&gt;base);</span>
<span class="lineNum">     224 </span>            :         int ret;
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         struct dsi_mnp dsi_mnp;</span>
<span class="lineNum">     226 </span>            :         u32 dsi_clk;
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         dsi_clk = dsi_clk_from_pclk(intel_dsi-&gt;pclk, intel_dsi-&gt;pixel_format,</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :                                     intel_dsi-&gt;lane_count);</span>
<span class="lineNum">     230 </span>            : 
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :         ret = dsi_calc_mnp(dev_priv, &amp;dsi_mnp, dsi_clk);</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">     233 </span>            :                 DRM_DEBUG_KMS(&quot;dsi_calc_mnp failed\n&quot;);
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     235 </span>            :         }
<span class="lineNum">     236 </span>            : 
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         if (intel_dsi-&gt;ports &amp; (1 &lt;&lt; PORT_A))</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :                 dsi_mnp.dsi_pll_ctrl |= DSI_PLL_CLK_GATE_DSI0_DSIPLL;</span>
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :         if (intel_dsi-&gt;ports &amp; (1 &lt;&lt; PORT_C))</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 dsi_mnp.dsi_pll_ctrl |= DSI_PLL_CLK_GATE_DSI1_DSIPLL;</span>
<span class="lineNum">     242 </span>            : 
<span class="lineNum">     243 </span>            :         DRM_DEBUG_KMS(&quot;dsi pll div %08x, ctrl %08x\n&quot;,
<span class="lineNum">     244 </span>            :                       dsi_mnp.dsi_pll_div, dsi_mnp.dsi_pll_ctrl);
<span class="lineNum">     245 </span>            : 
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         vlv_cck_write(dev_priv, CCK_REG_DSI_PLL_CONTROL, 0);</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :         vlv_cck_write(dev_priv, CCK_REG_DSI_PLL_DIVIDER, dsi_mnp.dsi_pll_div);</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         vlv_cck_write(dev_priv, CCK_REG_DSI_PLL_CONTROL, dsi_mnp.dsi_pll_ctrl);</span>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span><span class="lineNoCov">          0 : static void vlv_enable_dsi_pll(struct intel_encoder *encoder)</span>
<span class="lineNum">     252 </span>            : {
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = encoder-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">     254 </span>            :         u32 tmp;
<span class="lineNum">     255 </span>            : 
<span class="lineNum">     256 </span>            :         DRM_DEBUG_KMS(&quot;\n&quot;);
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">     259 </span>            : 
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :         vlv_configure_dsi_pll(encoder);</span>
<span class="lineNum">     261 </span>            : 
<span class="lineNum">     262 </span>            :         /* wait at least 0.5 us after ungating before enabling VCO */
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         usleep_range(1, 10);</span>
<span class="lineNum">     264 </span>            : 
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :         tmp = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL);</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         tmp |= DSI_PLL_VCO_EN;</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         vlv_cck_write(dev_priv, CCK_REG_DSI_PLL_CONTROL, tmp);</span>
<span class="lineNum">     268 </span>            : 
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :         if (wait_for(vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL) &amp;</span>
<span class="lineNum">     270 </span>            :                                                 DSI_PLL_LOCK, 20)) {
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span>            :                 mutex_unlock(&amp;dev_priv-&gt;sb_lock);
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;DSI PLL lock failed\n&quot;);</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     275 </span>            :         }
<span class="lineNum">     276 </span>            :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);
<span class="lineNum">     277 </span>            : 
<span class="lineNum">     278 </span>            :         DRM_DEBUG_KMS(&quot;DSI PLL locked\n&quot;);
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     280 </span>            : 
<span class="lineNum">     281 </span><span class="lineNoCov">          0 : static void vlv_disable_dsi_pll(struct intel_encoder *encoder)</span>
<span class="lineNum">     282 </span>            : {
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = encoder-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">     284 </span>            :         u32 tmp;
<span class="lineNum">     285 </span>            : 
<span class="lineNum">     286 </span>            :         DRM_DEBUG_KMS(&quot;\n&quot;);
<span class="lineNum">     287 </span>            : 
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">     289 </span>            : 
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         tmp = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL);</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :         tmp &amp;= ~DSI_PLL_VCO_EN;</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :         tmp |= DSI_PLL_LDO_GATE;</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :         vlv_cck_write(dev_priv, CCK_REG_DSI_PLL_CONTROL, tmp);</span>
<span class="lineNum">     294 </span>            : 
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span><span class="lineNoCov">          0 : static void bxt_disable_dsi_pll(struct intel_encoder *encoder)</span>
<span class="lineNum">     299 </span>            : {
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = encoder-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">     301 </span>            :         u32 val;
<span class="lineNum">     302 </span>            : 
<span class="lineNum">     303 </span>            :         DRM_DEBUG_KMS(&quot;\n&quot;);
<span class="lineNum">     304 </span>            : 
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_DSI_PLL_ENABLE);</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :         val &amp;= ~BXT_DSI_PLL_DO_ENABLE;</span>
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_DSI_PLL_ENABLE, val);</span>
<span class="lineNum">     308 </span>            : 
<span class="lineNum">     309 </span>            :         /*
<span class="lineNum">     310 </span>            :          * PLL lock should deassert within 200us.
<span class="lineNum">     311 </span>            :          * Wait up to 1ms before timing out.
<span class="lineNum">     312 </span>            :          */
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ(BXT_DSI_PLL_ENABLE)</span>
<span class="lineNum">     314 </span>            :                                         &amp; BXT_DSI_PLL_LOCKED) == 0, 1))
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Timeout waiting for PLL lock deassertion\n&quot;);</span>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     317 </span>            : 
<span class="lineNum">     318 </span><span class="lineNoCov">          0 : static void assert_bpp_mismatch(int pixel_format, int pipe_bpp)</span>
<span class="lineNum">     319 </span>            : {
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :         int bpp = dsi_pixel_format_bpp(pixel_format);</span>
<span class="lineNum">     321 </span>            : 
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :         WARN(bpp != pipe_bpp,</span>
<span class="lineNum">     323 </span>            :              &quot;bpp match assertion failure (expected %d, current %d)\n&quot;,
<span class="lineNum">     324 </span>            :              bpp, pipe_bpp);
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     326 </span>            : 
<span class="lineNum">     327 </span><span class="lineNoCov">          0 : u32 vlv_get_dsi_pclk(struct intel_encoder *encoder, int pipe_bpp)</span>
<span class="lineNum">     328 </span>            : {
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = encoder-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         struct intel_dsi *intel_dsi = enc_to_intel_dsi(&amp;encoder-&gt;base);</span>
<span class="lineNum">     331 </span>            :         u32 dsi_clock, pclk;
<span class="lineNum">     332 </span>            :         u32 pll_ctl, pll_div;
<span class="lineNum">     333 </span>            :         u32 m = 0, p = 0, n;
<span class="lineNum">     334 </span>            :         int refclk = 25000;
<span class="lineNum">     335 </span>            :         int i;
<span class="lineNum">     336 </span>            : 
<span class="lineNum">     337 </span>            :         DRM_DEBUG_KMS(&quot;\n&quot;);
<span class="lineNum">     338 </span>            : 
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :         pll_ctl = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL);</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :         pll_div = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_DIVIDER);</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">     343 </span>            : 
<span class="lineNum">     344 </span>            :         /* mask out other bits and extract the P1 divisor */
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :         pll_ctl &amp;= DSI_PLL_P1_POST_DIV_MASK;</span>
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :         pll_ctl = pll_ctl &gt;&gt; (DSI_PLL_P1_POST_DIV_SHIFT - 2);</span>
<span class="lineNum">     347 </span>            : 
<span class="lineNum">     348 </span>            :         /* N1 divisor */
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :         n = (pll_div &amp; DSI_PLL_N1_DIV_MASK) &gt;&gt; DSI_PLL_N1_DIV_SHIFT;</span>
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :         n = 1 &lt;&lt; n; /* register has log2(N1) */</span>
<span class="lineNum">     351 </span>            : 
<span class="lineNum">     352 </span>            :         /* mask out the other bits and extract the M1 divisor */
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :         pll_div &amp;= DSI_PLL_M1_DIV_MASK;</span>
<span class="lineNum">     354 </span>            :         pll_div = pll_div &gt;&gt; DSI_PLL_M1_DIV_SHIFT;
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :         while (pll_ctl) {</span>
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 pll_ctl = pll_ctl &gt;&gt; 1;</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :                 p++;</span>
<span class="lineNum">     359 </span>            :         }
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :         p--;</span>
<span class="lineNum">     361 </span>            : 
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         if (!p) {</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;wrong P1 divisor\n&quot;);</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     365 </span>            :         }
<span class="lineNum">     366 </span>            : 
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(lfsr_converts); i++) {</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                 if (lfsr_converts[i] == pll_div)</span>
<span class="lineNum">     369 </span>            :                         break;
<span class="lineNum">     370 </span>            :         }
<span class="lineNum">     371 </span>            : 
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :         if (i == ARRAY_SIZE(lfsr_converts)) {</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;wrong m_seed programmed\n&quot;);</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     375 </span>            :         }
<span class="lineNum">     376 </span>            : 
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :         m = i + 62;</span>
<span class="lineNum">     378 </span>            : 
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :         dsi_clock = (m * refclk) / (p * n);</span>
<span class="lineNum">     380 </span>            : 
<span class="lineNum">     381 </span>            :         /* pixel_format and pipe_bpp should agree */
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :         assert_bpp_mismatch(intel_dsi-&gt;pixel_format, pipe_bpp);</span>
<span class="lineNum">     383 </span>            : 
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :         pclk = DIV_ROUND_CLOSEST(dsi_clock * intel_dsi-&gt;lane_count, pipe_bpp);</span>
<span class="lineNum">     385 </span>            : 
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :         return pclk;</span>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     388 </span>            : 
<span class="lineNum">     389 </span><span class="lineNoCov">          0 : u32 bxt_get_dsi_pclk(struct intel_encoder *encoder, int pipe_bpp)</span>
<span class="lineNum">     390 </span>            : {
<span class="lineNum">     391 </span>            :         u32 pclk;
<span class="lineNum">     392 </span>            :         u32 dsi_clk;
<span class="lineNum">     393 </span>            :         u32 dsi_ratio;
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :         struct intel_dsi *intel_dsi = enc_to_intel_dsi(&amp;encoder-&gt;base);</span>
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = encoder-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">     396 </span>            : 
<span class="lineNum">     397 </span>            :         /* Divide by zero */
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :         if (!pipe_bpp) {</span>
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Invalid BPP(0)\n&quot;);</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     401 </span>            :         }
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         dsi_ratio = I915_READ(BXT_DSI_PLL_CTL) &amp;</span>
<span class="lineNum">     404 </span>            :                                 BXT_DSI_PLL_RATIO_MASK;
<span class="lineNum">     405 </span>            : 
<span class="lineNum">     406 </span>            :         /* Invalid DSI ratio ? */
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :         if (dsi_ratio &lt; BXT_DSI_PLL_RATIO_MIN ||</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :                         dsi_ratio &gt; BXT_DSI_PLL_RATIO_MAX) {</span>
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Invalid DSI pll ratio(%u) programmed\n&quot;, dsi_ratio);</span>
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     411 </span>            :         }
<span class="lineNum">     412 </span>            : 
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         dsi_clk = (dsi_ratio * BXT_REF_CLOCK_KHZ) / 2;</span>
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span>            :         /* pixel_format and pipe_bpp should agree */
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :         assert_bpp_mismatch(intel_dsi-&gt;pixel_format, pipe_bpp);</span>
<span class="lineNum">     417 </span>            : 
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :         pclk = DIV_ROUND_CLOSEST(dsi_clk * intel_dsi-&gt;lane_count, pipe_bpp);</span>
<span class="lineNum">     419 </span>            : 
<span class="lineNum">     420 </span>            :         DRM_DEBUG_DRIVER(&quot;Calculated pclk=%u\n&quot;, pclk);
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :         return pclk;</span>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     423 </span>            : 
<span class="lineNum">     424 </span><span class="lineNoCov">          0 : static void vlv_dsi_reset_clocks(struct intel_encoder *encoder, enum port port)</span>
<span class="lineNum">     425 </span>            : {
<span class="lineNum">     426 </span>            :         u32 temp;
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = encoder-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :         struct intel_dsi *intel_dsi = enc_to_intel_dsi(&amp;encoder-&gt;base);</span>
<span class="lineNum">     429 </span>            : 
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         temp = I915_READ(MIPI_CTRL(port));</span>
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :         temp &amp;= ~ESCAPE_CLOCK_DIVIDER_MASK;</span>
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :         I915_WRITE(MIPI_CTRL(port), temp |</span>
<span class="lineNum">     433 </span>            :                         intel_dsi-&gt;escape_clk_div &lt;&lt;
<span class="lineNum">     434 </span>            :                         ESCAPE_CLOCK_DIVIDER_SHIFT);
<span class="lineNum">     435 </span><span class="lineNoCov">          0 : }</span>
<a name="436"><span class="lineNum">     436 </span>            : </a>
<span class="lineNum">     437 </span>            : /* Program BXT Mipi clocks and dividers */
<span class="lineNum">     438 </span><span class="lineNoCov">          0 : static void bxt_dsi_program_clocks(struct drm_device *dev, enum port port)</span>
<span class="lineNum">     439 </span>            : {
<span class="lineNum">     440 </span>            :         u32 tmp;
<span class="lineNum">     441 </span>            :         u32 divider;
<span class="lineNum">     442 </span>            :         u32 dsi_rate;
<span class="lineNum">     443 </span>            :         u32 pll_ratio;
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     445 </span>            : 
<span class="lineNum">     446 </span>            :         /* Clear old configurations */
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :         tmp = I915_READ(BXT_MIPI_CLOCK_CTL);</span>
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(BXT_MIPI_TX_ESCLK_FIXDIV_MASK(port));</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(BXT_MIPI_RX_ESCLK_FIXDIV_MASK(port));</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(BXT_MIPI_ESCLK_VAR_DIV_MASK(port));</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(BXT_MIPI_DPHY_DIVIDER_MASK(port));</span>
<span class="lineNum">     452 </span>            : 
<span class="lineNum">     453 </span>            :         /* Get the current DSI rate(actual) */
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :         pll_ratio = I915_READ(BXT_DSI_PLL_CTL) &amp;</span>
<span class="lineNum">     455 </span>            :                                 BXT_DSI_PLL_RATIO_MASK;
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :         dsi_rate = (BXT_REF_CLOCK_KHZ * pll_ratio) / 2;</span>
<span class="lineNum">     457 </span>            : 
<span class="lineNum">     458 </span>            :         /* Max possible output of clock is 39.5 MHz, program value -1 */
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :         divider = (dsi_rate / BXT_MAX_VAR_OUTPUT_KHZ) - 1;</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :         tmp |= BXT_MIPI_ESCLK_VAR_DIV(port, divider);</span>
<span class="lineNum">     461 </span>            : 
<span class="lineNum">     462 </span>            :         /*
<span class="lineNum">     463 </span>            :          * Tx escape clock must be as close to 20MHz possible, but should
<span class="lineNum">     464 </span>            :          * not exceed it. Hence select divide by 2
<span class="lineNum">     465 </span>            :          */
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :         tmp |= BXT_MIPI_TX_ESCLK_8XDIV_BY2(port);</span>
<span class="lineNum">     467 </span>            : 
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :         tmp |= BXT_MIPI_RX_ESCLK_8X_BY3(port);</span>
<span class="lineNum">     469 </span>            : 
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_MIPI_CLOCK_CTL, tmp);</span>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     472 </span>            : 
<span class="lineNum">     473 </span><span class="lineNoCov">          0 : static bool bxt_configure_dsi_pll(struct intel_encoder *encoder)</span>
<span class="lineNum">     474 </span>            : {
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = encoder-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :         struct intel_dsi *intel_dsi = enc_to_intel_dsi(&amp;encoder-&gt;base);</span>
<span class="lineNum">     477 </span>            :         u8 dsi_ratio;
<span class="lineNum">     478 </span>            :         u32 dsi_clk;
<span class="lineNum">     479 </span>            :         u32 val;
<span class="lineNum">     480 </span>            : 
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :         dsi_clk = dsi_clk_from_pclk(intel_dsi-&gt;pclk, intel_dsi-&gt;pixel_format,</span>
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :                         intel_dsi-&gt;lane_count);</span>
<span class="lineNum">     483 </span>            : 
<span class="lineNum">     484 </span>            :         /*
<span class="lineNum">     485 </span>            :          * From clock diagram, to get PLL ratio divider, divide double of DSI
<span class="lineNum">     486 </span>            :          * link rate (i.e., 2*8x=16x frequency value) by ref clock. Make sure to
<span class="lineNum">     487 </span>            :          * round 'up' the result
<span class="lineNum">     488 </span>            :          */
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :         dsi_ratio = DIV_ROUND_UP(dsi_clk * 2, BXT_REF_CLOCK_KHZ);</span>
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :         if (dsi_ratio &lt; BXT_DSI_PLL_RATIO_MIN ||</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :                         dsi_ratio &gt; BXT_DSI_PLL_RATIO_MAX) {</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Cant get a suitable ratio from DSI PLL ratios\n&quot;);</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     494 </span>            :         }
<span class="lineNum">     495 </span>            : 
<span class="lineNum">     496 </span>            :         /*
<span class="lineNum">     497 </span>            :          * Program DSI ratio and Select MIPIC and MIPIA PLL output as 8x
<span class="lineNum">     498 </span>            :          * Spec says both have to be programmed, even if one is not getting
<span class="lineNum">     499 </span>            :          * used. Configure MIPI_CLOCK_CTL dividers in modeset
<span class="lineNum">     500 </span>            :          */
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_DSI_PLL_CTL);</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :         val &amp;= ~BXT_DSI_PLL_PVD_RATIO_MASK;</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :         val &amp;= ~BXT_DSI_FREQ_SEL_MASK;</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :         val &amp;= ~BXT_DSI_PLL_RATIO_MASK;</span>
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :         val |= (dsi_ratio | BXT_DSIA_16X_BY2 | BXT_DSIC_16X_BY2);</span>
<span class="lineNum">     506 </span>            : 
<span class="lineNum">     507 </span>            :         /* As per recommendation from hardware team,
<span class="lineNum">     508 </span>            :          * Prog PVD ratio =1 if dsi ratio &lt;= 50
<span class="lineNum">     509 </span>            :          */
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :         if (dsi_ratio &lt;= 50) {</span>
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :                 val &amp;= ~BXT_DSI_PLL_PVD_RATIO_MASK;</span>
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :                 val |= BXT_DSI_PLL_PVD_RATIO_1;</span>
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     514 </span>            : 
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_DSI_PLL_CTL, val);</span>
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :         POSTING_READ(BXT_DSI_PLL_CTL);</span>
<span class="lineNum">     517 </span>            : 
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     520 </span>            : 
<span class="lineNum">     521 </span><span class="lineNoCov">          0 : static void bxt_enable_dsi_pll(struct intel_encoder *encoder)</span>
<span class="lineNum">     522 </span>            : {
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = encoder-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :         struct intel_dsi *intel_dsi = enc_to_intel_dsi(&amp;encoder-&gt;base);</span>
<span class="lineNum">     525 </span>            :         enum port port;
<span class="lineNum">     526 </span>            :         u32 val;
<span class="lineNum">     527 </span>            : 
<span class="lineNum">     528 </span>            :         DRM_DEBUG_KMS(&quot;\n&quot;);
<span class="lineNum">     529 </span>            : 
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_DSI_PLL_ENABLE);</span>
<span class="lineNum">     531 </span>            : 
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :         if (val &amp; BXT_DSI_PLL_DO_ENABLE) {</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;DSI PLL already enabled. Disabling it.\n&quot;);</span>
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :                 val &amp;= ~BXT_DSI_PLL_DO_ENABLE;</span>
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :                 I915_WRITE(BXT_DSI_PLL_ENABLE, val);</span>
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     537 </span>            : 
<span class="lineNum">     538 </span>            :         /* Configure PLL vales */
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :         if (!bxt_configure_dsi_pll(encoder)) {</span>
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Configure DSI PLL failed, abort PLL enable\n&quot;);</span>
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     542 </span>            :         }
<span class="lineNum">     543 </span>            : 
<span class="lineNum">     544 </span>            :         /* Program TX, RX, Dphy clocks */
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :         for_each_dsi_port(port, intel_dsi-&gt;ports)</span>
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :                 bxt_dsi_program_clocks(encoder-&gt;base.dev, port);</span>
<span class="lineNum">     547 </span>            : 
<span class="lineNum">     548 </span>            :         /* Enable DSI PLL */
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :         val = I915_READ(BXT_DSI_PLL_ENABLE);</span>
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :         val |= BXT_DSI_PLL_DO_ENABLE;</span>
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_DSI_PLL_ENABLE, val);</span>
<span class="lineNum">     552 </span>            : 
<span class="lineNum">     553 </span>            :         /* Timeout and fail if PLL not locked */
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :         if (wait_for(I915_READ(BXT_DSI_PLL_ENABLE) &amp; BXT_DSI_PLL_LOCKED, 1)) {</span>
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Timed out waiting for DSI PLL to lock\n&quot;);</span>
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     557 </span>            :         }
<span class="lineNum">     558 </span>            : 
<span class="lineNum">     559 </span>            :         DRM_DEBUG_KMS(&quot;DSI PLL locked\n&quot;);
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     561 </span>            : 
<span class="lineNum">     562 </span><span class="lineNoCov">          0 : void intel_enable_dsi_pll(struct intel_encoder *encoder)</span>
<span class="lineNum">     563 </span>            : {
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;base.dev;</span>
<span class="lineNum">     565 </span>            : 
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :                 vlv_enable_dsi_pll(encoder);</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :         else if (IS_BROXTON(dev))</span>
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :                 bxt_enable_dsi_pll(encoder);</span>
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     571 </span>            : 
<span class="lineNum">     572 </span><span class="lineNoCov">          0 : void intel_disable_dsi_pll(struct intel_encoder *encoder)</span>
<span class="lineNum">     573 </span>            : {
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;base.dev;</span>
<span class="lineNum">     575 </span>            : 
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :                 vlv_disable_dsi_pll(encoder);</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :         else if (IS_BROXTON(dev))</span>
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :                 bxt_disable_dsi_pll(encoder);</span>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     581 </span>            : 
<span class="lineNum">     582 </span><span class="lineNoCov">          0 : static void bxt_dsi_reset_clocks(struct intel_encoder *encoder, enum port port)</span>
<span class="lineNum">     583 </span>            : {
<span class="lineNum">     584 </span>            :         u32 tmp;
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;base.dev;</span>
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     587 </span>            : 
<span class="lineNum">     588 </span>            :         /* Clear old configurations */
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :         tmp = I915_READ(BXT_MIPI_CLOCK_CTL);</span>
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(BXT_MIPI_TX_ESCLK_FIXDIV_MASK(port));</span>
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(BXT_MIPI_RX_ESCLK_FIXDIV_MASK(port));</span>
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(BXT_MIPI_ESCLK_VAR_DIV_MASK(port));</span>
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(BXT_MIPI_DPHY_DIVIDER_MASK(port));</span>
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :         I915_WRITE(BXT_MIPI_CLOCK_CTL, tmp);</span>
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :         I915_WRITE(MIPI_EOT_DISABLE(port), CLOCKSTOP);</span>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     597 </span>            : 
<span class="lineNum">     598 </span><span class="lineNoCov">          0 : void intel_dsi_reset_clocks(struct intel_encoder *encoder, enum port port)</span>
<span class="lineNum">     599 </span>            : {
<span class="lineNum">     600 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;base.dev;</span>
<span class="lineNum">     601 </span>            : 
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :         if (IS_BROXTON(dev))</span>
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :                 bxt_dsi_reset_clocks(encoder, port);</span>
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :         else if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">     605 </span><span class="lineNoCov">          0 :                 vlv_dsi_reset_clocks(encoder, port);</span>
<span class="lineNum">     606 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
