\hypertarget{struct_s_p_i___mem_map}{}\section{S\+P\+I\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_p_i___mem_map}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___mem_map_a6474aa986b81a5477bbe4cb6a2dfe377}{M\+C\+R}
\item 
\hypertarget{struct_s_p_i___mem_map_a537c0b0b76c126675c360e0a6475af45}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}\label{struct_s_p_i___mem_map_a537c0b0b76c126675c360e0a6475af45}

\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___mem_map_ab92eb6630f7fe6309c605f0155c3a4c9}{T\+C\+R}
\item 
\hypertarget{struct_s_p_i___mem_map_aaf215e5d0ebdb629f5b71ffe9a608a5b}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>uint32\_t \hyperlink{struct_s_p_i___mem_map_afe52c1ebf9e5971e43fdfea50cf16a48}{CTAR} \mbox{[}2\mbox{]}\\
\>uint32\_t \hyperlink{struct_s_p_i___mem_map_a4824e400ced2bf2bd5c89e95e7ef55d6}{CTAR\_SLAVE} \mbox{[}1\mbox{]}\\
\}; \label{struct_s_p_i___mem_map_aaf215e5d0ebdb629f5b71ffe9a608a5b}
\\

\end{tabbing}\item 
\hypertarget{struct_s_p_i___mem_map_a0ca42ed87fab1659ef0ff1c33a6fe15c}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}24\mbox{]}\label{struct_s_p_i___mem_map_a0ca42ed87fab1659ef0ff1c33a6fe15c}

\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___mem_map_a1cd4975403798b364632d0e9af310962}{S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___mem_map_ade8f75b925a50f74a9fb2456bc35823d}{R\+S\+E\+R}
\item 
\hypertarget{struct_s_p_i___mem_map_a5b66c61fb127d31572b15b449a0057e9}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>uint32\_t \hyperlink{struct_s_p_i___mem_map_a9b91ea535dc969f210119d1cad2a246e}{PUSHR}\\
\>uint32\_t \hyperlink{struct_s_p_i___mem_map_a22553d476505bf3416a55f681a70774e}{PUSHR\_SLAVE}\\
\}; \label{struct_s_p_i___mem_map_a5b66c61fb127d31572b15b449a0057e9}
\\

\end{tabbing}\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___mem_map_a04b56f8ca2e50d92647fc7b7e2d98715}{P\+O\+P\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___mem_map_aa234b528e26469e3bafea1dfecff1dfe}{T\+X\+F\+R0}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___mem_map_aa4c8bc4c6c43cb03d266084ead4948f6}{T\+X\+F\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___mem_map_a2e65235ded22e36d3dae2b17f172a32b}{T\+X\+F\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___mem_map_a817203724ca73f53cc544f887eeabd27}{T\+X\+F\+R3}
\item 
\hypertarget{struct_s_p_i___mem_map_a33bd56ff10ea05fe1c8c8b7f6a2ae503}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}48\mbox{]}\label{struct_s_p_i___mem_map_a33bd56ff10ea05fe1c8c8b7f6a2ae503}

\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___mem_map_ad396a1654fca8d4b350357ebcef159af}{R\+X\+F\+R0}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___mem_map_a40b7b381e217d2602c20861e371511fd}{R\+X\+F\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___mem_map_a3839ee0fb2cf1f0389bdaf447dcd6760}{R\+X\+F\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___mem_map_adb8a4cbc6bff3380d9e817e5bb0e4fee}{R\+X\+F\+R3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+P\+I -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_s_p_i___mem_map_afe52c1ebf9e5971e43fdfea50cf16a48}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!C\+T\+A\+R@{C\+T\+A\+R}}
\index{C\+T\+A\+R@{C\+T\+A\+R}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{C\+T\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+C\+T\+A\+R\mbox{[}2\mbox{]}}\label{struct_s_p_i___mem_map_afe52c1ebf9e5971e43fdfea50cf16a48}
D\+S\+P\+I Clock and Transfer Attributes Register (In Master Mode), array offset\+: 0x\+C, array step\+: 0x4 \hypertarget{struct_s_p_i___mem_map_a4824e400ced2bf2bd5c89e95e7ef55d6}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!C\+T\+A\+R\+\_\+\+S\+L\+A\+V\+E@{C\+T\+A\+R\+\_\+\+S\+L\+A\+V\+E}}
\index{C\+T\+A\+R\+\_\+\+S\+L\+A\+V\+E@{C\+T\+A\+R\+\_\+\+S\+L\+A\+V\+E}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{C\+T\+A\+R\+\_\+\+S\+L\+A\+V\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+C\+T\+A\+R\+\_\+\+S\+L\+A\+V\+E\mbox{[}1\mbox{]}}\label{struct_s_p_i___mem_map_a4824e400ced2bf2bd5c89e95e7ef55d6}
D\+S\+P\+I Clock and Transfer Attributes Register (In Slave Mode), array offset\+: 0x\+C, array step\+: 0x4 \hypertarget{struct_s_p_i___mem_map_a6474aa986b81a5477bbe4cb6a2dfe377}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!M\+C\+R@{M\+C\+R}}
\index{M\+C\+R@{M\+C\+R}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{M\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+M\+C\+R}\label{struct_s_p_i___mem_map_a6474aa986b81a5477bbe4cb6a2dfe377}
D\+S\+P\+I Module Configuration Register, offset\+: 0x0 \hypertarget{struct_s_p_i___mem_map_a04b56f8ca2e50d92647fc7b7e2d98715}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!P\+O\+P\+R@{P\+O\+P\+R}}
\index{P\+O\+P\+R@{P\+O\+P\+R}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{P\+O\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+P\+O\+P\+R}\label{struct_s_p_i___mem_map_a04b56f8ca2e50d92647fc7b7e2d98715}
D\+S\+P\+I P\+O\+P R\+X F\+I\+F\+O Register, offset\+: 0x38 \hypertarget{struct_s_p_i___mem_map_a9b91ea535dc969f210119d1cad2a246e}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!P\+U\+S\+H\+R@{P\+U\+S\+H\+R}}
\index{P\+U\+S\+H\+R@{P\+U\+S\+H\+R}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{P\+U\+S\+H\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+P\+U\+S\+H\+R}\label{struct_s_p_i___mem_map_a9b91ea535dc969f210119d1cad2a246e}
D\+S\+P\+I P\+U\+S\+H T\+X F\+I\+F\+O Register In Master Mode, offset\+: 0x34 \hypertarget{struct_s_p_i___mem_map_a22553d476505bf3416a55f681a70774e}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+V\+E@{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+V\+E}}
\index{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+V\+E@{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+V\+E}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+V\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+V\+E}\label{struct_s_p_i___mem_map_a22553d476505bf3416a55f681a70774e}
D\+S\+P\+I P\+U\+S\+H T\+X F\+I\+F\+O Register In Slave Mode, offset\+: 0x34 \hypertarget{struct_s_p_i___mem_map_ade8f75b925a50f74a9fb2456bc35823d}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!R\+S\+E\+R@{R\+S\+E\+R}}
\index{R\+S\+E\+R@{R\+S\+E\+R}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{R\+S\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+R\+S\+E\+R}\label{struct_s_p_i___mem_map_ade8f75b925a50f74a9fb2456bc35823d}
D\+S\+P\+I D\+M\+A/\+Interrupt Request Select and Enable Register, offset\+: 0x30 \hypertarget{struct_s_p_i___mem_map_ad396a1654fca8d4b350357ebcef159af}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!R\+X\+F\+R0@{R\+X\+F\+R0}}
\index{R\+X\+F\+R0@{R\+X\+F\+R0}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{R\+X\+F\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+R\+X\+F\+R0}\label{struct_s_p_i___mem_map_ad396a1654fca8d4b350357ebcef159af}
D\+S\+P\+I Receive F\+I\+F\+O Registers, offset\+: 0x7\+C \hypertarget{struct_s_p_i___mem_map_a40b7b381e217d2602c20861e371511fd}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!R\+X\+F\+R1@{R\+X\+F\+R1}}
\index{R\+X\+F\+R1@{R\+X\+F\+R1}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{R\+X\+F\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+R\+X\+F\+R1}\label{struct_s_p_i___mem_map_a40b7b381e217d2602c20861e371511fd}
D\+S\+P\+I Receive F\+I\+F\+O Registers, offset\+: 0x80 \hypertarget{struct_s_p_i___mem_map_a3839ee0fb2cf1f0389bdaf447dcd6760}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!R\+X\+F\+R2@{R\+X\+F\+R2}}
\index{R\+X\+F\+R2@{R\+X\+F\+R2}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{R\+X\+F\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+R\+X\+F\+R2}\label{struct_s_p_i___mem_map_a3839ee0fb2cf1f0389bdaf447dcd6760}
D\+S\+P\+I Receive F\+I\+F\+O Registers, offset\+: 0x84 \hypertarget{struct_s_p_i___mem_map_adb8a4cbc6bff3380d9e817e5bb0e4fee}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!R\+X\+F\+R3@{R\+X\+F\+R3}}
\index{R\+X\+F\+R3@{R\+X\+F\+R3}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{R\+X\+F\+R3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+R\+X\+F\+R3}\label{struct_s_p_i___mem_map_adb8a4cbc6bff3380d9e817e5bb0e4fee}
D\+S\+P\+I Receive F\+I\+F\+O Registers, offset\+: 0x88 \hypertarget{struct_s_p_i___mem_map_a1cd4975403798b364632d0e9af310962}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!S\+R@{S\+R}}
\index{S\+R@{S\+R}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+S\+R}\label{struct_s_p_i___mem_map_a1cd4975403798b364632d0e9af310962}
D\+S\+P\+I Status Register, offset\+: 0x2\+C \hypertarget{struct_s_p_i___mem_map_ab92eb6630f7fe6309c605f0155c3a4c9}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!T\+C\+R@{T\+C\+R}}
\index{T\+C\+R@{T\+C\+R}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{T\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+T\+C\+R}\label{struct_s_p_i___mem_map_ab92eb6630f7fe6309c605f0155c3a4c9}
D\+S\+P\+I Transfer Count Register, offset\+: 0x8 \hypertarget{struct_s_p_i___mem_map_aa234b528e26469e3bafea1dfecff1dfe}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!T\+X\+F\+R0@{T\+X\+F\+R0}}
\index{T\+X\+F\+R0@{T\+X\+F\+R0}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{T\+X\+F\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+T\+X\+F\+R0}\label{struct_s_p_i___mem_map_aa234b528e26469e3bafea1dfecff1dfe}
D\+S\+P\+I Transmit F\+I\+F\+O Registers, offset\+: 0x3\+C \hypertarget{struct_s_p_i___mem_map_aa4c8bc4c6c43cb03d266084ead4948f6}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!T\+X\+F\+R1@{T\+X\+F\+R1}}
\index{T\+X\+F\+R1@{T\+X\+F\+R1}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{T\+X\+F\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+T\+X\+F\+R1}\label{struct_s_p_i___mem_map_aa4c8bc4c6c43cb03d266084ead4948f6}
D\+S\+P\+I Transmit F\+I\+F\+O Registers, offset\+: 0x40 \hypertarget{struct_s_p_i___mem_map_a2e65235ded22e36d3dae2b17f172a32b}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!T\+X\+F\+R2@{T\+X\+F\+R2}}
\index{T\+X\+F\+R2@{T\+X\+F\+R2}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{T\+X\+F\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+T\+X\+F\+R2}\label{struct_s_p_i___mem_map_a2e65235ded22e36d3dae2b17f172a32b}
D\+S\+P\+I Transmit F\+I\+F\+O Registers, offset\+: 0x44 \hypertarget{struct_s_p_i___mem_map_a817203724ca73f53cc544f887eeabd27}{}\index{S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}!T\+X\+F\+R3@{T\+X\+F\+R3}}
\index{T\+X\+F\+R3@{T\+X\+F\+R3}!S\+P\+I\+\_\+\+Mem\+Map@{S\+P\+I\+\_\+\+Mem\+Map}}
\subsubsection[{T\+X\+F\+R3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+T\+X\+F\+R3}\label{struct_s_p_i___mem_map_a817203724ca73f53cc544f887eeabd27}
D\+S\+P\+I Transmit F\+I\+F\+O Registers, offset\+: 0x48 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
