// Seed: 2461242146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_13;
  always @(posedge 1'b0) release id_2;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri id_3,
    input uwire id_4,
    input wire id_5,
    input wor id_6
    , id_19,
    output wire id_7,
    input tri0 id_8,
    input wand id_9,
    input wire id_10
    , id_20,
    inout uwire id_11,
    output wor id_12,
    output logic id_13,
    output tri id_14,
    input uwire id_15,
    input wand id_16,
    output tri1 id_17
);
  wire id_21;
  xnor (
      id_12,
      id_15,
      id_21,
      id_10,
      id_4,
      id_16,
      id_20,
      id_9,
      id_19,
      id_0,
      id_6,
      id_5,
      id_8,
      id_3,
      id_11
  );
  module_0(
      id_21, id_19, id_19, id_19, id_20, id_19, id_21, id_19, id_19, id_20, id_19, id_21
  );
  always id_13 <= #1 1'd0;
endmodule
