
---------- Begin Simulation Statistics ----------
final_tick                                17261117000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    956                       # Simulator instruction rate (inst/s)
host_mem_usage                                8148916                       # Number of bytes of host memory used
host_op_rate                                      984                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25198.11                       # Real time elapsed on the host
host_tick_rate                                 139228                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24097869                       # Number of instructions simulated
sim_ops                                      24789917                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003508                       # Number of seconds simulated
sim_ticks                                  3508289500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.540690                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  241374                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               252640                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                168                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6464                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            253796                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3034                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4275                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1241                       # Number of indirect misses.
system.cpu.branchPred.lookups                  288650                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12444                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1075                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1673999                       # Number of instructions committed
system.cpu.committedOps                       1703378                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.193478                       # CPI: cycles per instruction
system.cpu.discardedOps                         18130                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             936286                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             96993                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           454041                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1770767                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.313138                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       31                       # number of quiesce instructions executed
system.cpu.numCycles                          5345879                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        31                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1147984     67.39%     67.39% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2025      0.12%     67.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                  89564      5.26%     72.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite                463805     27.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1703378                       # Class of committed instruction
system.cpu.quiesceCycles                       267384                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3575112                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        406615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              141520                       # Transaction distribution
system.membus.trans_dist::ReadResp             142307                       # Transaction distribution
system.membus.trans_dist::WriteReq              64157                       # Transaction distribution
system.membus.trans_dist::WriteResp             64153                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          478                       # Transaction distribution
system.membus.trans_dist::CleanEvict              427                       # Transaction distribution
system.membus.trans_dist::ReadExReq               279                       # Transaction distribution
system.membus.trans_dist::ReadExResp              279                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            261                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           526                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       202320                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        202320                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       407004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       414801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       403604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       403604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 819027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        80768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8449                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        93629                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12914864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12914864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13025197                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            611592                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000029                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005425                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  611574    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              611592                       # Request fanout histogram
system.membus.reqLayer6.occupancy           998845744                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              28.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7850625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              588234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1535250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8701789                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          843711844                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1309500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      3997696                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2228224                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2490368                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4718592                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       999424                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      1032192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       557056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        77824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       634880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma    112081970                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2   1139500033                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    186803284                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1438385287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    635131166                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    709852479                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1344983645                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma    112081970                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1774631198                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    896655763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2783368932                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma       820160                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      4948928                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      2555904                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      4521984                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        25630                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       957470                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       491520                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        79872                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma     93401642                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix1_dma     18680328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma     18680328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3   1046098391                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    233777743                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1410638432                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    560409852                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    728532808                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1288942660                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma     93401642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix1_dma     18680328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma     18680328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1606508243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    962310550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2699581092                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       175134                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       175130                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       339130                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       339130                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          726                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          182                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6212                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        12304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port        12304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       217088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       204800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       233472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       196608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       221184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       211000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       227384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        66560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        23824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        23824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1028524                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          746                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          746                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         1143                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          286                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8449                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       196808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       262344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port       196808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total       262344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3145728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      3473408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      3276800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3735552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      3145728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      3538944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      3375936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      3638080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1064960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       380960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       380960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16365041                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1633548875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1365782987                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         38.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    870664000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1048576                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       413696                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     18680328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma     18680328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0    112081970                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma    149442627                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total    298885254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0    149442627                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma    112081970                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total    261524598                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     18680328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma     18680328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0    261524598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma    261524598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total    560409852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma       245760                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         7680                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     42030739                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0    261524598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma     70051232                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total      373606568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0    112081970                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma     38537299                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total     150619269                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     42030739                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0    373606568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma    108588530                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total     524225837                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       141136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       141136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        60668                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        60664                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         4104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]         4104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        88064                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        88064                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        86016                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        97268                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        24064                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]        11920                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       403604                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       131272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]       131272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2818048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      2818048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      2752512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      3112704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       770048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       380960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12914864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       284956                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       284956    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       284956                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    574480060                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    766316000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      6307408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      6372944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       128260                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131272                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       259532                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1576852                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1578900                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        32065                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        36169                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1797858472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18680328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1816538800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36559127                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     37417665                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     73976791                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1834417599                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56097993                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1890515592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      4128768                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       720896                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2424832                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      4718592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1032192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1060864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       573440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        75776                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       649216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1176860690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    205483612                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma     56040985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1438385287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    653811494                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    691172151                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1344983645                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1830672184                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    896655763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma     56040985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2783368932                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1      6041016                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total      6106552                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1       122884                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma       131272                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total       254156                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1      1510254                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total      1512302                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1        30721                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total        34825                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   1721926312                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.convolution1_dma     18680328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   1740606640                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     35026756                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     37417665                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     72444421                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   1756953068                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     56097993                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   1813051061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3868640                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       786432                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix3_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5048288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2163396                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2490368                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4653764                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       967160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        24576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix3_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1004024                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       540849                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        77824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       618673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1102714015                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    224163941                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma     93401642                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix3_dma     18680328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1438959926                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    616652645                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    709852479                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1326505125                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1719366660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    934016420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma     93401642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix3_dma     18680328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2765465051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          261                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          282                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4761295                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       383093                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        5144387                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4761295                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4761295                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4761295                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       383093                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       5144387                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma        65736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      2097152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      2031616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      2097152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      2293760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma       245760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          50176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9082288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution1_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       720896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       786432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma       818944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma       245760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3913344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        31744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        32768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        35840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma         3840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              141920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          478                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution1_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        11264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        12288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        12796                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma         3840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              61146                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     18737336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     18737336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    597770509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    579090181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    597770509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    653811494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma     70051232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma     38537299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          14302126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2588808022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8719919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18680328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution1_dma     18680328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    205483612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    224163941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    186803284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    233431135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma    149442627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma     70051232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1115456407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8719919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     37417665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     37417665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    803254121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    803254121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    784573793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    887242629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma    219493859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma    108588530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         14302126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3704264429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      2052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples      2052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     44002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     44032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     43008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     48620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     11958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      5960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000500597250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          786                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          787                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              262486                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              63349                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      141920                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      61146                       # Number of write requests accepted
system.mem_ctrls.readBursts                    141920                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    61146                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4664331335                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  708985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8386502585                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32894.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59144.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       205                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   131988                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   56524                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                141912                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                61146                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  119674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    616                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    900.125312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   781.045692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.234004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          757      5.25%      5.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          407      2.82%      8.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          292      2.02%     10.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          203      1.41%     11.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          444      3.08%     14.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          219      1.52%     16.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          193      1.34%     17.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          241      1.67%     19.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11672     80.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14428                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     180.177891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1012.483389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           746     94.79%     94.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.25%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.13%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            9      1.14%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.13%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.38%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            7      0.89%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.25%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.25%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            4      0.51%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.13%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.25%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.13%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.13%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.13%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8448-8703            2      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11008-11263            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12543            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           787                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      77.423664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     46.509174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    105.238655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            408     51.91%     51.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            82     10.43%     62.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           124     15.78%     78.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           77      9.80%     87.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.64%     88.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.64%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.89%     90.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      1.02%     91.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           28      3.56%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           14      1.78%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.51%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            6      0.76%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            5      0.64%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            5      0.64%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.25%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.13%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.25%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.13%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            2      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           786                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9075008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3913088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9082288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3913344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2586.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1115.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2588.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1115.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3508590000                       # Total gap between requests
system.mem_ctrls.avgGap                      17278.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma        65736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      2095232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      2031616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      2097152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      2292736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma       241024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        49984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution1_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       720896                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       786432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma       817536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma       245760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 18737336.243203416467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 18737336.243203416467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 597223233.715461611748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 579090180.556650161743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 597770508.961703419685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 653519614.045534133911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 68701285.911553189158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 38537298.589526318014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 14247398.910494700074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9048284.071197658777                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18680328.405053231865                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution1_dma 18680328.405053231865                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 205483612.455585539341                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 224163940.860638767481                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 186803284.050532311201                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 233029799.849755823612                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 149442627.240425854921                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 70051231.518949612975                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        32768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        31744                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        32768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        35840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma         3840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          478                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution1_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        11264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        12288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        12796                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma         3840                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     61801370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma     59818065                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1916474935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1882670655                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   1917884365                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   2114186785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma    225680075                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    151731195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     56255140                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16798146940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2256826000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution1_dma   1093068500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma   7514424505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma   7548573875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma   5527652750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  21561558070                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   8769146140                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   7749924100                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     60118.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     58188.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58486.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     59307.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58529.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58989.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58770.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71571.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     71754.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35142566.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2203931.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution1_dma   1067449.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    667118.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    614304.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    539809.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1685023.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1070452.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   2018209.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    891812890                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    189840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2429192110                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  62                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            31                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     5391169.354839                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    3969645.928605                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           31    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       362250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     19387875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              31                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17093990750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    167126250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       815310                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           815310                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       815310                       # number of overall hits
system.cpu.icache.overall_hits::total          815310                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          261                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            261                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          261                       # number of overall misses
system.cpu.icache.overall_misses::total           261                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11325625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11325625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11325625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11325625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       815571                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       815571                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       815571                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       815571                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000320                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000320                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000320                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000320                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43393.199234                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43393.199234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43393.199234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43393.199234                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          261                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          261                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          261                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          261                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10917500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10917500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10917500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10917500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000320                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000320                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000320                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000320                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41829.501916                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41829.501916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41829.501916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41829.501916                       # average overall mshr miss latency
system.cpu.icache.replacements                    100                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       815310                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          815310                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          261                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           261                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11325625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11325625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       815571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       815571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000320                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000320                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43393.199234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43393.199234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10917500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10917500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41829.501916                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41829.501916                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.625637                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6741760                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               516                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13065.426357                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.625637                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.802003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.802003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1631403                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1631403                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       144839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           144839                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       144839                       # number of overall hits
system.cpu.dcache.overall_hits::total          144839                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1066                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1066                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1066                       # number of overall misses
system.cpu.dcache.overall_misses::total          1066                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    113063250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    113063250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    113063250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    113063250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       145905                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       145905                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       145905                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       145905                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007306                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007306                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007306                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007306                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 106063.086304                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106063.086304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 106063.086304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106063.086304                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          478                       # number of writebacks
system.cpu.dcache.writebacks::total               478                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          261                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          261                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          805                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          805                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          805                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          805                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3873                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3873                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     83476000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     83476000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     83476000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     83476000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8366625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8366625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005517                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005517                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005517                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005517                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103696.894410                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103696.894410                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103696.894410                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103696.894410                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2160.243997                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2160.243997                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    805                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        90682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           90682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          535                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           535                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54888500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54888500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        91217                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        91217                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 102595.327103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 102595.327103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          526                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          384                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          384                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53137875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53137875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8366625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8366625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 101022.576046                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 101022.576046                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21788.085938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21788.085938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        54157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          531                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          531                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     58174750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     58174750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        54688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        54688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009710                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009710                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109556.967985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109556.967985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          252                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          252                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3489                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3489                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     30338125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     30338125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108738.799283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108738.799283                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       202320                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       202320                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2116313750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2116313750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10460.230081                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10460.230081                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        83321                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        83321                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       118999                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       118999                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2084986809                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2084986809                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 17521.044790                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 17521.044790                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              148769                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1317                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.960516                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2202985                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2202985                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17261117000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
