<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>sha_stream</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>2.16</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.179</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>130093</Best-caseLatency>
            <Average-caseLatency>130356</Average-caseLatency>
            <Worst-caseLatency>131510</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.041 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.043 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.052 ms</Worst-caseRealTimeLatency>
            <Interval-min>130094</Interval-min>
            <Interval-max>131511</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <sha_stream_label0>
                <Slack>5.84</Slack>
                <TripCount>2</TripCount>
                <Latency>
                    <range>
                        <min>113292</min>
                        <max>114280</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>906336</min>
                        <max>914240</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>56646</min>
                        <max>57140</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <sha_update_label4>
                    <Slack>5.84</Slack>
                    <TripCount>
                        <range>
                            <min>127</min>
                            <max>128</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>56642</min>
                            <max>57088</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>453136</min>
                            <max>456704</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>446</IterationLatency>
                    <InstanceList/>
                    <local_memcpy_label3>
                        <Slack>5.84</Slack>
                        <TripCount>16</TripCount>
                        <Latency>48</Latency>
                        <AbsoluteTimeLatency>384</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <InstanceList/>
                    </local_memcpy_label3>
                </sha_update_label4>
                <local_memcpy_label3>
                    <Slack>5.84</Slack>
                    <TripCount>
                        <range>
                            <min>0</min>
                            <max>16</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>0</min>
                            <max>48</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>0</min>
                            <max>384</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </local_memcpy_label3>
            </sha_stream_label0>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>data/benchmarks/sha/sha.c:198</SourceLocation>
            <SummaryOfLoopViolations>
                <sha_stream_label0>
                    <Name>sha_stream_label0</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>data/benchmarks/sha/sha.c:210</SourceLocation>
                    <sha_update_label4>
                        <Name>sha_update_label4</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>data/benchmarks/sha/sha.c:159~data/benchmarks/sha/sha.c:214</SourceLocation>
                        <local_memcpy_label3>
                            <Name>local_memcpy_label3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>data/benchmarks/sha/sha.c:80~data/benchmarks/sha/sha.c:161~data/benchmarks/sha/sha.c:214</SourceLocation>
                        </local_memcpy_label3>
                    </sha_update_label4>
                    <local_memcpy_label3>
                        <Name>local_memcpy_label3</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>data/benchmarks/sha/sha.c:80~data/benchmarks/sha/sha.c:166~data/benchmarks/sha/sha.c:214</SourceLocation>
                    </local_memcpy_label3>
                </sha_stream_label0>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <FF>1840</FF>
            <LUT>4051</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sha_stream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>sha_stream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>sha_stream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>sha_stream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>sha_stream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>sha_stream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>indata_address0</name>
            <Object>indata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>indata_ce0</name>
            <Object>indata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>indata_q0</name>
            <Object>indata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_i_address0</name>
            <Object>in_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_i_ce0</name>
            <Object>in_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_i_q0</name>
            <Object>in_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outdata_address0</name>
            <Object>outdata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outdata_ce0</name>
            <Object>outdata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outdata_we0</name>
            <Object>outdata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outdata_d0</name>
            <Object>outdata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>sha_stream</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395</InstName>
                    <ModuleName>sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>395</ID>
                    <BindInstances>add_ln201_1_fu_111_p2 add_ln201_fu_123_p2 add_ln203_fu_163_p2 add_ln202_fu_174_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha_transform_fu_403</InstName>
                    <ModuleName>sha_transform</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>403</ID>
                    <BindInstances>W_U add_ln99_fu_376_p2 add_ln107_fu_406_p2 add_ln107_1_fu_417_p2 add_ln107_2_fu_444_p2 add_ln107_3_fu_454_p2 add_ln105_fu_428_p2 add_ln118_fu_518_p2 add_ln121_fu_729_p2 add_ln124_fu_889_p2 add_ln127_fu_1047_p2 add_ln132_fu_1078_p2 add_ln133_fu_1084_p2 add_ln134_fu_1090_p2 add_ln135_fu_1095_p2 add_ln136_fu_1136_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha_stream_Pipeline_local_memset_label12_fu_411</InstName>
                    <ModuleName>sha_stream_Pipeline_local_memset_label12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>411</ID>
                    <BindInstances>add_ln66_fu_84_p2 add_ln57_fu_94_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha_stream_Pipeline_local_memset_label1_fu_419</InstName>
                    <ModuleName>sha_stream_Pipeline_local_memset_label1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>419</ID>
                    <BindInstances>add_ln66_fu_78_p2 add_ln57_fu_84_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha_stream_Pipeline_local_memset_label11_fu_427</InstName>
                    <ModuleName>sha_stream_Pipeline_local_memset_label11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>427</ID>
                    <BindInstances>add_ln66_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433</InstName>
                    <ModuleName>sha_stream_Pipeline_VITIS_LOOP_219_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>433</ID>
                    <BindInstances>add_ln219_fu_79_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln210_fu_487_p2 add_ln152_fu_558_p2 add_ln153_fu_570_p2 add_ln156_fu_606_p2 add_ln80_1_fu_753_p2 add_ln74_fu_763_p2 add_ln74_2_fu_768_p2 add_ln83_fu_784_p2 add_ln84_fu_817_p2 add_ln85_fu_832_p2 add_ln80_fu_794_p2 add_ln164_fu_800_p2 add_ln159_fu_806_p2 sub_ln77_fu_699_p2 sub_ln77_1_fu_719_p2 add_ln80_3_fu_869_p2 add_ln74_1_fu_879_p2 add_ln74_3_fu_884_p2 add_ln83_1_fu_900_p2 add_ln84_1_fu_925_p2 add_ln85_1_fu_940_p2 add_ln80_2_fu_910_p2 count_1_fu_512_p2 add_ln61_fu_539_p2 sub_ln58_fu_968_p2 sub_ln58_1_fu_981_p2 sub_ln58_2_fu_1005_p2 local_indata_U sha_info_data_U sha_info_digest_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2</Name>
            <Loops>
                <VITIS_LOOP_201_1_VITIS_LOOP_202_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>3.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.131 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.131 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.131 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16386</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_201_1_VITIS_LOOP_202_2>
                        <Name>VITIS_LOOP_201_1_VITIS_LOOP_202_2</Name>
                        <Slack>5.84</Slack>
                        <TripCount>16384</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>0.131 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_201_1_VITIS_LOOP_202_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>data/benchmarks/sha/sha.c:198</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_201_1_VITIS_LOOP_202_2>
                            <Name>VITIS_LOOP_201_1_VITIS_LOOP_202_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>data/benchmarks/sha/sha.c:201</SourceLocation>
                        </VITIS_LOOP_201_1_VITIS_LOOP_202_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>48</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>208</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_1_VITIS_LOOP_202_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_1_fu_111_p2" SOURCE="data/benchmarks/sha/sha.c:201" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln201_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_1_VITIS_LOOP_202_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_123_p2" SOURCE="data/benchmarks/sha/sha.c:201" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_1_VITIS_LOOP_202_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_163_p2" SOURCE="data/benchmarks/sha/sha.c:203" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_1_VITIS_LOOP_202_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_174_p2" SOURCE="data/benchmarks/sha/sha.c:202" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln202"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha_transform</Name>
            <Loops>
                <sha_transform_label1/>
                <sha_transform_label2/>
                <sha_transform_label3/>
                <sha_transform_label4/>
                <sha_transform_label5/>
                <sha_transform_label6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>1.718</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>395</Best-caseLatency>
                    <Average-caseLatency>395</Average-caseLatency>
                    <Worst-caseLatency>395</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>395</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sha_transform_label1>
                        <Name>sha_transform_label1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>16</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </sha_transform_label1>
                    <sha_transform_label2>
                        <Name>sha_transform_label2</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>192</Latency>
                        <AbsoluteTimeLatency>1.536 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </sha_transform_label2>
                    <sha_transform_label3>
                        <Name>sha_transform_label3</Name>
                        <Slack>5.84</Slack>
                        <TripCount>20</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </sha_transform_label3>
                    <sha_transform_label4>
                        <Name>sha_transform_label4</Name>
                        <Slack>5.84</Slack>
                        <TripCount>20</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </sha_transform_label4>
                    <sha_transform_label5>
                        <Name>sha_transform_label5</Name>
                        <Slack>5.84</Slack>
                        <TripCount>20</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </sha_transform_label5>
                    <sha_transform_label6>
                        <Name>sha_transform_label6</Name>
                        <Slack>5.84</Slack>
                        <TripCount>20</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </sha_transform_label6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>data/benchmarks/sha/sha.c:94</SourceLocation>
                    <SummaryOfLoopViolations>
                        <sha_transform_label1>
                            <Name>sha_transform_label1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>data/benchmarks/sha/sha.c:99</SourceLocation>
                        </sha_transform_label1>
                        <sha_transform_label2>
                            <Name>sha_transform_label2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>data/benchmarks/sha/sha.c:107</SourceLocation>
                        </sha_transform_label2>
                        <sha_transform_label3>
                            <Name>sha_transform_label3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>data/benchmarks/sha/sha.c:118</SourceLocation>
                        </sha_transform_label3>
                        <sha_transform_label4>
                            <Name>sha_transform_label4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>data/benchmarks/sha/sha.c:121</SourceLocation>
                        </sha_transform_label4>
                        <sha_transform_label5>
                            <Name>sha_transform_label5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>data/benchmarks/sha/sha.c:124</SourceLocation>
                        </sha_transform_label5>
                        <sha_transform_label6>
                            <Name>sha_transform_label6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>data/benchmarks/sha/sha.c:127</SourceLocation>
                        </sha_transform_label6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1155</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1932</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="W_U" SOURCE="data/benchmarks/sha/sha.c:95" STORAGESIZE="32 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="W"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_transform_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_376_p2" SOURCE="data/benchmarks/sha/sha.c:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_transform_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_406_p2" SOURCE="data/benchmarks/sha/sha.c:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_transform_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_417_p2" SOURCE="data/benchmarks/sha/sha.c:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_transform_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_2_fu_444_p2" SOURCE="data/benchmarks/sha/sha.c:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_transform_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_3_fu_454_p2" SOURCE="data/benchmarks/sha/sha.c:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_transform_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_428_p2" SOURCE="data/benchmarks/sha/sha.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_transform_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_518_p2" SOURCE="data/benchmarks/sha/sha.c:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_transform_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_729_p2" SOURCE="data/benchmarks/sha/sha.c:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_transform_label5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_889_p2" SOURCE="data/benchmarks/sha/sha.c:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_transform_label6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_1047_p2" SOURCE="data/benchmarks/sha/sha.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_1078_p2" SOURCE="data/benchmarks/sha/sha.c:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_1084_p2" SOURCE="data/benchmarks/sha/sha.c:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_1090_p2" SOURCE="data/benchmarks/sha/sha.c:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_1095_p2" SOURCE="data/benchmarks/sha/sha.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_1136_p2" SOURCE="data/benchmarks/sha/sha.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha_stream_Pipeline_local_memset_label12</Name>
            <Loops>
                <local_memset_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>1.794</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.144 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <local_memset_label1>
                        <Name>local_memset_label1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 16</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.128 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </local_memset_label1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>data/benchmarks/sha/sha.c:66~data/benchmarks/sha/sha.c:183~data/benchmarks/sha/sha.c:217</SourceLocation>
                    <SummaryOfLoopViolations>
                        <local_memset_label1>
                            <Name>local_memset_label1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>data/benchmarks/sha/sha.c:66~data/benchmarks/sha/sha.c:183~data/benchmarks/sha/sha.c:217</SourceLocation>
                        </local_memset_label1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memset_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_84_p2" SOURCE="data/benchmarks/sha/sha.c:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memset_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_94_p2" SOURCE="data/benchmarks/sha/sha.c:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha_stream_Pipeline_local_memset_label1</Name>
            <Loops>
                <local_memset_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>1.794</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>17</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.136 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 17</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <local_memset_label1>
                        <Name>local_memset_label1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>15</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 15</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </local_memset_label1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>data/benchmarks/sha/sha.c:57~data/benchmarks/sha/sha.c:179~data/benchmarks/sha/sha.c:217</SourceLocation>
                    <SummaryOfLoopViolations>
                        <local_memset_label1>
                            <Name>local_memset_label1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>data/benchmarks/sha/sha.c:57~data/benchmarks/sha/sha.c:179~data/benchmarks/sha/sha.c:217</SourceLocation>
                        </local_memset_label1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>63</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memset_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_78_p2" SOURCE="data/benchmarks/sha/sha.c:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memset_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_84_p2" SOURCE="data/benchmarks/sha/sha.c:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha_stream_Pipeline_local_memset_label11</Name>
            <Loops>
                <local_memset_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>1.794</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.128 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <local_memset_label1>
                        <Name>local_memset_label1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.112 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </local_memset_label1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>data/benchmarks/sha/sha.c:66~data/benchmarks/sha/sha.c:181~data/benchmarks/sha/sha.c:217</SourceLocation>
                    <SummaryOfLoopViolations>
                        <local_memset_label1>
                            <Name>local_memset_label1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>data/benchmarks/sha/sha.c:66~data/benchmarks/sha/sha.c:181~data/benchmarks/sha/sha.c:217</SourceLocation>
                        </local_memset_label1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memset_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_60_p2" SOURCE="data/benchmarks/sha/sha.c:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha_stream_Pipeline_VITIS_LOOP_219_3</Name>
            <Loops>
                <VITIS_LOOP_219_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>1.398</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>56.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>56.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>56.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_219_3>
                        <Name>VITIS_LOOP_219_3</Name>
                        <Slack>5.84</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_219_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>data/benchmarks/sha/sha.c:198</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_219_3>
                            <Name>VITIS_LOOP_219_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>data/benchmarks/sha/sha.c:219</SourceLocation>
                        </VITIS_LOOP_219_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>58</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_79_p2" SOURCE="data/benchmarks/sha/sha.c:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha_stream</Name>
            <Loops>
                <sha_stream_label0>
                    <sha_update_label4>
                        <local_memcpy_label3/>
                    </sha_update_label4>
                    <local_memcpy_label3/>
                </sha_stream_label0>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.179</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130093</Best-caseLatency>
                    <Average-caseLatency>130356</Average-caseLatency>
                    <Worst-caseLatency>131510</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.041 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.043 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.052 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130094 ~ 131511</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sha_stream_label0>
                        <Name>sha_stream_label0</Name>
                        <Slack>5.84</Slack>
                        <TripCount>2</TripCount>
                        <Latency>113292 ~ 114280</Latency>
                        <AbsoluteTimeLatency>0.906 ms ~ 0.914 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>56646</min>
                                <max>57140</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>56646 ~ 57140</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <sha_update_label4>
                            <Name>sha_update_label4</Name>
                            <Slack>5.84</Slack>
                            <TripCount>
                                <range>
                                    <min>127</min>
                                    <max>128</max>
                                </range>
                            </TripCount>
                            <Latency>56642 ~ 57088</Latency>
                            <AbsoluteTimeLatency>0.453 ms ~ 0.457 ms</AbsoluteTimeLatency>
                            <IterationLatency>446</IterationLatency>
                            <PipelineDepth>446</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_sha_transform_fu_403</Instance>
                            </InstanceList>
                            <local_memcpy_label3>
                                <Name>local_memcpy_label3</Name>
                                <Slack>5.84</Slack>
                                <TripCount>16</TripCount>
                                <Latency>48</Latency>
                                <AbsoluteTimeLatency>0.384 us</AbsoluteTimeLatency>
                                <IterationLatency>3</IterationLatency>
                                <PipelineDepth>3</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </local_memcpy_label3>
                        </sha_update_label4>
                        <local_memcpy_label3>
                            <Name>local_memcpy_label3</Name>
                            <Slack>5.84</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>16</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 48</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 0.384 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </local_memcpy_label3>
                    </sha_stream_label0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>data/benchmarks/sha/sha.c:198</SourceLocation>
                    <SummaryOfLoopViolations>
                        <sha_stream_label0>
                            <Name>sha_stream_label0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>data/benchmarks/sha/sha.c:210</SourceLocation>
                            <sha_update_label4>
                                <Name>sha_update_label4</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>data/benchmarks/sha/sha.c:159~data/benchmarks/sha/sha.c:214</SourceLocation>
                                <local_memcpy_label3>
                                    <Name>local_memcpy_label3</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>data/benchmarks/sha/sha.c:80~data/benchmarks/sha/sha.c:161~data/benchmarks/sha/sha.c:214</SourceLocation>
                                </local_memcpy_label3>
                            </sha_update_label4>
                            <local_memcpy_label3>
                                <Name>local_memcpy_label3</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>data/benchmarks/sha/sha.c:80~data/benchmarks/sha/sha.c:166~data/benchmarks/sha/sha.c:214</SourceLocation>
                            </local_memcpy_label3>
                        </sha_stream_label0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1840</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4051</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_stream_label0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_487_p2" SOURCE="data/benchmarks/sha/sha.c:210" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_stream_label0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_558_p2" SOURCE="data/benchmarks/sha/sha.c:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_stream_label0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_570_p2" SOURCE="data/benchmarks/sha/sha.c:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_stream_label0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_606_p2" SOURCE="data/benchmarks/sha/sha.c:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memcpy_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_753_p2" SOURCE="data/benchmarks/sha/sha.c:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memcpy_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_763_p2" SOURCE="data/benchmarks/sha/sha.c:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memcpy_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_2_fu_768_p2" SOURCE="data/benchmarks/sha/sha.c:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memcpy_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_784_p2" SOURCE="data/benchmarks/sha/sha.c:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memcpy_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_817_p2" SOURCE="data/benchmarks/sha/sha.c:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memcpy_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_832_p2" SOURCE="data/benchmarks/sha/sha.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memcpy_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_794_p2" SOURCE="data/benchmarks/sha/sha.c:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_update_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_800_p2" SOURCE="data/benchmarks/sha/sha.c:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_update_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_806_p2" SOURCE="data/benchmarks/sha/sha.c:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_stream_label0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_fu_699_p2" SOURCE="data/benchmarks/sha/sha.c:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sha_stream_label0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_1_fu_719_p2" SOURCE="data/benchmarks/sha/sha.c:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memcpy_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_3_fu_869_p2" SOURCE="data/benchmarks/sha/sha.c:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memcpy_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_1_fu_879_p2" SOURCE="data/benchmarks/sha/sha.c:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memcpy_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_3_fu_884_p2" SOURCE="data/benchmarks/sha/sha.c:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memcpy_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_1_fu_900_p2" SOURCE="data/benchmarks/sha/sha.c:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memcpy_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_925_p2" SOURCE="data/benchmarks/sha/sha.c:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memcpy_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_940_p2" SOURCE="data/benchmarks/sha/sha.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_memcpy_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_2_fu_910_p2" SOURCE="data/benchmarks/sha/sha.c:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="count_1_fu_512_p2" SOURCE="data/benchmarks/sha/sha.c:176" STORAGESUBTYPE="" URAM="0" VARIABLE="count_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_539_p2" SOURCE="data/benchmarks/sha/sha.c:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_fu_968_p2" SOURCE="data/benchmarks/sha/sha.c:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_1_fu_981_p2" SOURCE="data/benchmarks/sha/sha.c:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_2_fu_1005_p2" SOURCE="data/benchmarks/sha/sha.c:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="local_indata_U" SOURCE="" STORAGESIZE="8 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="local_indata"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sha_info_data_U" SOURCE="" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="sha_info_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sha_info_digest_U" SOURCE="" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="sha_info_digest"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_array_partition throughput_driven="off"/>
        <config_compile pipeline_loops="999"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="indata" index="0" direction="in" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="indata_address0" name="indata_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="indata_ce0" name="indata_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="indata_q0" name="indata_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_i" index="1" direction="in" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="in_i_address0" name="in_i_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_i_ce0" name="in_i_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_i_q0" name="in_i_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outdata" index="2" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="outdata_address0" name="outdata_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="outdata_ce0" name="outdata_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="outdata_we0" name="outdata_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="outdata_d0" name="outdata_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="indata_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="indata_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>indata_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="indata"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="indata_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="indata_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>indata_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="indata"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_i_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="in_i_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_i_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_i_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="in_i_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_i_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outdata_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="outdata_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>outdata_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="outdata"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outdata_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="outdata_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>outdata_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="outdata"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="in_i_address0">out, 1</column>
                    <column name="in_i_q0">in, 32</column>
                    <column name="indata_address0">out, 14</column>
                    <column name="indata_q0">in, 8</column>
                    <column name="outdata_address0">out, 3</column>
                    <column name="outdata_d0">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="indata">in, unsigned char const *</column>
                    <column name="in_i">in, int const *</column>
                    <column name="outdata">out, unsigned int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="indata">indata_address0, port, offset</column>
                    <column name="indata">indata_ce0, port, </column>
                    <column name="indata">indata_q0, port, </column>
                    <column name="in_i">in_i_address0, port, offset</column>
                    <column name="in_i">in_i_ce0, port, </column>
                    <column name="in_i">in_i_q0, port, </column>
                    <column name="outdata">outdata_address0, port, offset</column>
                    <column name="outdata">outdata_ce0, port, </column>
                    <column name="outdata">outdata_we0, port, </column>
                    <column name="outdata">outdata_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="data/benchmarks/sha/sha.c:62" status="valid" parentFunction="local_memset" variable="" isDirective="0" options="max=63"/>
        <Pragma type="loop_tripcount" location="data/benchmarks/sha/sha.c:67" status="valid" parentFunction="local_memset" variable="" isDirective="0" options="max=16"/>
        <Pragma type="loop_tripcount" location="data/benchmarks/sha/sha.c:81" status="valid" parentFunction="local_memcpy" variable="" isDirective="0" options="max=16"/>
        <Pragma type="loop_tripcount" location="data/benchmarks/sha/sha.c:100" status="valid" parentFunction="sha_transform" variable="" isDirective="0" options="min=16 max=16 avg=16"/>
        <Pragma type="loop_tripcount" location="data/benchmarks/sha/sha.c:106" status="valid" parentFunction="sha_transform" variable="" isDirective="0" options="min=64 max=64 avg=64"/>
        <Pragma type="loop_tripcount" location="data/benchmarks/sha/sha.c:160" status="valid" parentFunction="sha_update" variable="" isDirective="0" options="min=127 max=128"/>
        <Pragma type="loop_tripcount" location="data/benchmarks/sha/sha.c:211" status="valid" parentFunction="sha_stream" variable="" isDirective="0" options="min=2 max=2 avg=2"/>
        <Pragma type="pipeline" location="../../vitis/run_hls.tcl:10" status="valid" parentFunction="local_memcpy" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="../../vitis/run_hls.tcl:12" status="valid" parentFunction="sha_transform" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="../../vitis/run_hls.tcl:13" status="valid" parentFunction="sha_transform" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="../../vitis/run_hls.tcl:14" status="valid" parentFunction="sha_transform" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="../../vitis/run_hls.tcl:15" status="valid" parentFunction="sha_transform" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="../../vitis/run_hls.tcl:16" status="valid" parentFunction="sha_transform" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="../../vitis/run_hls.tcl:17" status="valid" parentFunction="sha_transform" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="../../vitis/run_hls.tcl:11" status="valid" parentFunction="sha_update" variable="" isDirective="1" options="off=true"/>
    </PragmaReport>
</profile>

