<profile>

<section name = "Vivado HLS Report for 'QIO_accel'" level="0">
<item name = "Date">Thu Jan 28 19:42:48 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">QIO</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.621 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">59222166573, 59222166573, 592.222 sec, 592.222 sec, 59222166573, 59222166573, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_QIO_accel_hw_int_s_fu_276">QIO_accel_hw_int_s, 59222100517, 59222100517, 592.221 sec, 592.221 sec, 59222100517, 59222100517, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- axis2type_loop1">256, 256, 1, 1, 1, 256, yes</column>
<column name="- axis2type_loop2_axis2type_loop3">65536, 65536, 1, 1, 1, 65536, yes</column>
<column name="- type2axis_loop1">257, 257, 3, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 207, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">9, 30, 12206, 17932, 0</column>
<column name="Memory">130, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 350, -</column>
<column name="Register">-, -, 100, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">49, 13, 11, 34, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="QIO_accel_AXILiteS_s_axi_U">QIO_accel_AXILiteS_s_axi, 0, 0, 74, 104, 0</column>
<column name="grp_QIO_accel_hw_int_s_fu_276">QIO_accel_hw_int_s, 9, 30, 12132, 17828, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="coef_list_0_U">QIO_accel_coef_liqcK, 32, 0, 0, 0, 16384, 32, 1, 524288</column>
<column name="coef_list_1_U">QIO_accel_coef_liqcK, 32, 0, 0, 0, 16384, 32, 1, 524288</column>
<column name="coef_list_2_U">QIO_accel_coef_liqcK, 32, 0, 0, 0, 16384, 32, 1, 524288</column>
<column name="coef_list_3_U">QIO_accel_coef_liqcK, 32, 0, 0, 0, 16384, 32, 1, 524288</column>
<column name="init_val_U">QIO_accel_hw_int_fYi, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="final_val_U">QIO_accel_hw_int_fYi, 1, 0, 0, 0, 256, 32, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln54_fu_320_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_ln60_fu_392_p2">+, 0, 0, 21, 15, 15</column>
<column name="i_4_fu_326_p2">+, 0, 0, 15, 1, 9</column>
<column name="i_5_fu_418_p2">+, 0, 0, 15, 9, 1</column>
<column name="i_fu_303_p2">+, 0, 0, 15, 9, 1</column>
<column name="j_fu_406_p2">+, 0, 0, 15, 9, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln48_fu_297_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln54_fu_314_p2">icmp, 0, 0, 18, 17, 18</column>
<column name="icmp_ln56_fu_332_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln72_fu_412_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln75_fu_424_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="ap_block_pp2_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln60_1_fu_346_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln60_fu_338_p3">select, 0, 0, 9, 1, 1</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="coef_list_0_address0">15, 3, 14, 42</column>
<column name="coef_list_0_ce0">15, 3, 1, 3</column>
<column name="coef_list_0_ce1">9, 2, 1, 2</column>
<column name="coef_list_1_address0">15, 3, 14, 42</column>
<column name="coef_list_1_ce0">15, 3, 1, 3</column>
<column name="coef_list_1_ce1">9, 2, 1, 2</column>
<column name="coef_list_2_address0">15, 3, 14, 42</column>
<column name="coef_list_2_ce0">15, 3, 1, 3</column>
<column name="coef_list_2_ce1">9, 2, 1, 2</column>
<column name="coef_list_3_address0">15, 3, 14, 42</column>
<column name="coef_list_3_ce0">15, 3, 1, 3</column>
<column name="coef_list_3_ce1">9, 2, 1, 2</column>
<column name="final_val_address0">15, 3, 8, 24</column>
<column name="final_val_ce0">15, 3, 1, 3</column>
<column name="final_val_we0">9, 2, 1, 2</column>
<column name="i1_0_i_reg_243">9, 2, 9, 18</column>
<column name="i_0_i1_reg_265">9, 2, 9, 18</column>
<column name="i_0_i_reg_221">9, 2, 9, 18</column>
<column name="indvar_flatten_reg_232">9, 2, 17, 34</column>
<column name="init_val_address0">15, 3, 8, 24</column>
<column name="init_val_ce0">15, 3, 1, 3</column>
<column name="input_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="j_0_i_reg_254">9, 2, 9, 18</column>
<column name="output_r_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="grp_QIO_accel_hw_int_s_fu_276_ap_start_reg">1, 0, 1, 0</column>
<column name="i1_0_i_reg_243">9, 0, 9, 0</column>
<column name="i_0_i1_reg_265">9, 0, 9, 0</column>
<column name="i_0_i_reg_221">9, 0, 9, 0</column>
<column name="icmp_ln72_reg_469">1, 0, 1, 0</column>
<column name="icmp_ln72_reg_469_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln75_reg_478">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_232">17, 0, 17, 0</column>
<column name="j_0_i_reg_254">9, 0, 9, 0</column>
<column name="seed_read_reg_464">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, QIO_accel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, QIO_accel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, QIO_accel, return value</column>
<column name="input_r_TDATA">in, 32, axis, input_data_V, pointer</column>
<column name="input_r_TVALID">in, 1, axis, input_last_V, pointer</column>
<column name="input_r_TREADY">out, 1, axis, input_last_V, pointer</column>
<column name="input_r_TLAST">in, 1, axis, input_last_V, pointer</column>
<column name="output_r_TDATA">out, 32, axis, output_data_V, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_last_V, pointer</column>
<column name="output_r_TREADY">in, 1, axis, output_last_V, pointer</column>
<column name="output_r_TLAST">out, 1, axis, output_last_V, pointer</column>
</table>
</item>
</section>
</profile>
