Time resolution is 1 ps
Note: Currently idle
Time: 0 ps  Iteration: 0  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 0 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 961 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 1023 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 2015 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 2077 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 3069 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 3131 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 4123 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 4185 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 5177 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 5239 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 6231 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 6293 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 7285 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 7347 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 8339 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 8401 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 9393 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 9455 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 10447 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 10509 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 11501 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 11563 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 12555 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 12617 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 13609 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 13671 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 14663 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 14725 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 15717 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 15779 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 16 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 16027 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 16771 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 16833 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 16833 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 17825 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 17887 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 17887 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 18879 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 18941 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 18941 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 19933 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 19995 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 19995 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 20987 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 21049 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 21049 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 22041 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 22103 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 22103 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 23095 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 23157 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 23157 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 24149 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 24211 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 24211 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 25203 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 25265 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 25265 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 26257 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 26319 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 26319 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 27311 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 27373 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 27373 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 28365 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 28427 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 28427 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 29419 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 29481 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 29481 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 30473 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 30535 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 30535 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 31527 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 31589 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 31589 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 32 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 32581 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 32643 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 32643 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 33635 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 33697 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 33697 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 34689 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 34751 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 34751 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 35743 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 35805 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 35805 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 36797 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 36859 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 36859 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 37851 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 37913 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 37913 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 38905 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 38967 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 38967 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 39959 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 40021 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 40021 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 41013 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 41075 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 41075 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 42067 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 42129 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 42129 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 43121 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 43183 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 43183 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 44175 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 44237 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 44237 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 45229 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 45291 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 45291 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 46283 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 46345 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 46345 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 47337 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 47399 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 47399 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 48391 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 48453 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 48453 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 49445 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 49507 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 49507 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 50499 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 50561 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 50561 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 51553 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 51615 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 51615 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 52607 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 52669 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 52669 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 53661 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 53723 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 53723 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 54715 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 54777 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 54777 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 55769 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 55831 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 55831 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 56823 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 56885 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 56885 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 57877 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 57939 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 57939 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 58931 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 58993 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 58993 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 59985 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 60047 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 60047 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 61039 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 61101 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 61101 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 62093 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 62155 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 62155 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 63147 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 63209 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 63209 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 64 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 64201 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 64263 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 64263 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 65255 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 65317 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 65317 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 66309 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 66371 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 66371 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 67363 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 67425 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 67425 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 68417 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 68479 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 68479 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 69471 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 69533 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 69533 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 70525 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 70587 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 70587 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 71579 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 71641 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 71641 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 72633 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 72695 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 72695 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 73687 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 73749 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 73749 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 74741 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 74803 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 74803 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 75795 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 75857 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 75857 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 76849 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 76911 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 76911 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 77903 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 77965 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 77965 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 78957 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 79019 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 79019 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 80 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 80011 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 80073 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 80073 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 81065 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 81127 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 81127 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 82119 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 82181 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 82181 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 83173 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 83235 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 83235 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 84227 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 84289 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 84289 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 85281 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 85343 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 85343 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 86335 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 86397 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 86397 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 87389 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 87451 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 87451 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 88443 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 88505 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 88505 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 89497 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 89559 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 89559 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 90551 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 90613 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 90613 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 91605 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 91667 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 91667 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 92659 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 92721 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 92721 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 93713 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 93775 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 93775 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 94767 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 94829 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 94829 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 95821 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 95883 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 95883 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 96 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 96875 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 96937 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 96937 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 97929 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 97991 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 97991 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 98983 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 99045 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 99045 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 100037 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 100099 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 100099 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 101091 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 101153 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 101153 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 102145 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 102207 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 102207 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 103199 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 103261 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 103261 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 104253 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 104315 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 104315 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 105307 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 105369 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 105369 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 106361 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 106423 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 106423 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 107415 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 107477 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 107477 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 108469 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 108531 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 108531 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 109523 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 109585 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 109585 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 110577 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 110639 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 110639 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 111631 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 111693 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 111693 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 112 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 112685 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 112747 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 112747 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 113739 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 113801 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 113801 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 114793 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 114855 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 114855 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 115847 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 115909 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 115909 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 116901 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 116963 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 116963 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 117955 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 118017 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 118017 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 119009 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 119071 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 119071 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 120063 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 120125 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 120125 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 121117 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 121179 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 121179 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 122171 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 122233 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 122233 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 123225 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 123287 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 123287 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 124279 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 124341 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 124341 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 125333 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 125395 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 125395 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 126387 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 126449 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 126449 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 127441 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 127503 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 127503 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 128 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 128495 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 128557 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 128557 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 129549 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 129611 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 129611 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 130603 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 130665 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 130665 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 131657 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 131719 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 131719 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 132711 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 132773 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 132773 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 133765 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 133827 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 133827 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 134819 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 134881 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 134881 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 135873 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 135935 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 135935 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 136927 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 136989 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 136989 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 137981 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 138043 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 138043 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 139035 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 139097 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 139097 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 140089 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 140151 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 140151 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 141143 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 141205 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 141205 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 142197 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 142259 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 142259 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 143251 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 143313 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 143313 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 144 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 144305 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 144367 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 144367 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 145359 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 145421 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 145421 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 146413 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 146475 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 146475 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 147467 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 147529 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 147529 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 148521 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 148583 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 148583 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 149575 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 149637 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 149637 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 150629 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 150691 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 150691 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 151683 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 151745 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 151745 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 152737 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 152799 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 152799 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 153791 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 153853 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 153853 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 154845 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 154907 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 154907 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 155899 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 155961 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 155961 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 156953 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 157015 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 157015 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 158007 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 158069 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 158069 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 159061 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 159123 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 159123 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 160 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 160115 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 160177 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 160177 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 161169 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 161231 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 161231 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 162223 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 162285 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 162285 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 163277 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 163339 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 163339 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 164331 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 164393 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 164393 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 165385 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 165447 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 165447 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 166439 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 166501 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 166501 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 167493 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 167555 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 167555 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 168547 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 168609 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 168609 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 169601 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 169663 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 169663 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 170655 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 170717 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 170717 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 171709 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 171771 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 171771 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 172763 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 172825 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 172825 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 173817 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 173879 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 173879 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 174871 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 174933 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 174933 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 175925 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 175987 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 175987 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 176 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 176979 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 177041 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 178033 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 178095 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 179087 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 179149 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 180141 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 180203 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 181195 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 181257 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 182249 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 182311 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 183303 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 183365 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 184357 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 184419 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 185411 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 185473 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 186465 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 186527 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 187519 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 187581 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 188573 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 188635 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 189627 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 189689 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 190681 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 190743 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 191735 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 191797 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 192789 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 192851 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 193843 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 193905 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 194897 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 194959 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 195951 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 196013 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 197005 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 197067 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 198059 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 198121 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 199113 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 199175 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 200167 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 200229 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 201221 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 201283 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 202275 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 202337 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 203329 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 203391 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 204383 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 204445 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 205437 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 205499 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 206491 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 206553 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 207545 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 207607 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 208 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 208041 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 208599 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 208661 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 208661 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 209653 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 209715 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 209715 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 210707 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 210769 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 210769 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 211761 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 211823 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 211823 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 212815 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 212877 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 212877 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 213869 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 213931 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 213931 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 214923 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 214985 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 214985 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 215977 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 216039 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 216039 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 217031 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 217093 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 217093 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 218085 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 218147 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 218147 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 219139 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 219201 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 219201 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 220193 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 220255 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 220255 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 221247 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 221309 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 221309 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 222301 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 222363 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 222363 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 223355 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 223417 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 223417 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 224 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 224409 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 224471 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 224471 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 225463 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 225525 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 225525 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 226517 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 226579 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 226579 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 227571 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 227633 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 227633 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 228625 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 228687 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 228687 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 229679 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 229741 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 229741 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 230733 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 230795 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 230795 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 231787 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 231849 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 231849 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 232841 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 232903 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 232903 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 233895 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 233957 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 233957 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 234949 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 235011 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 235011 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 236003 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 236065 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 236065 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 237057 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 237119 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 237119 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 238111 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 238173 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 238173 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 239165 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 239227 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 239227 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 240 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 240219 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 240281 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 240281 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 241273 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 241335 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 241335 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 242327 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 242389 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 242389 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 243381 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 243443 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 243443 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 244435 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 244497 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 244497 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 245489 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 245551 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 245551 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 246543 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 246605 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 246605 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 247597 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 247659 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 247659 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 248651 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 248713 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 248713 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 249705 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 249767 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 249767 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 250759 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 250821 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 250821 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 251813 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 251875 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 251875 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 252867 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 252929 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 252929 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 253921 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 253983 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 253983 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 254975 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 255037 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 255037 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 256 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 256029 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 256091 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 256091 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 257083 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 257145 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 257145 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 258137 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 258199 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 258199 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 259191 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 259253 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 259253 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 260245 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 260307 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 260307 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 261299 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 261361 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 261361 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 262353 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 262415 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 262415 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 263407 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 263469 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 263469 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 264461 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 264523 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 264523 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 265515 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 265577 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 265577 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 266569 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 266631 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 266631 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 267623 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 267685 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 267685 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 268677 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 268739 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 268739 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 269731 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 269793 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 269793 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 270785 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 270847 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 270847 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 271839 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 271901 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 271901 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 272 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 272893 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 272955 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 272955 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 273947 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 274009 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 274009 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 275001 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 275063 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 275063 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 276055 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 276117 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 276117 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 277109 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 277171 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 277171 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 278163 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 278225 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 278225 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 279217 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 279279 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 279279 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 280271 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 280333 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 280333 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 281325 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 281387 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 281387 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 282379 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 282441 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 282441 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 283433 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 283495 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 283495 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 284487 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 284549 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 284549 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 285541 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 285603 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 285603 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 286595 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 286657 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 286657 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 287649 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 287711 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 287711 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 288 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 288703 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 288765 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 288765 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 289757 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 289819 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 289819 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 290811 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 290873 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 290873 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 291865 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 291927 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 291927 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 292919 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 292981 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 292981 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 293973 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 294035 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 294035 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 295027 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 295089 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 295089 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 296081 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 296143 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 296143 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 297135 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 297197 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 297197 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 298189 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 298251 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 298251 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 299243 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 299305 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 299305 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 300297 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 300359 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 300359 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 301351 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 301413 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 301413 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 302405 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 302467 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 302467 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 303459 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 303521 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 303521 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 304 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 304513 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 304575 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 304575 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 305567 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 305629 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 305629 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 306621 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 306683 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 306683 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 307675 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 307737 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 307737 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 308729 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 308791 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 308791 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 309783 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 309845 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 309845 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 310837 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 310899 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 310899 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 311891 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 311953 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 311953 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 312945 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 313007 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 313007 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 313999 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 314061 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 314061 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 315053 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 315115 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 315115 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 316107 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 316169 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 316169 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 317161 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 317223 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 317223 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 318215 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 318277 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 318277 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 319269 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 319331 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 319331 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 320 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 320323 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 320385 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 320385 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 321377 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 321439 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 321439 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 322431 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 322493 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 322493 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 323485 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 323547 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 323547 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 324539 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 324601 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 324601 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 325593 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 325655 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 325655 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 326647 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 326709 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 326709 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 327701 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 327763 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 327763 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 328755 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 328817 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 328817 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 329809 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 329871 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 329871 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 330863 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 330925 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 330925 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 331917 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 331979 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 331979 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 332971 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 333033 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 333033 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 334025 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 334087 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 334087 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 335079 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 335141 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 335141 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 336133 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 336195 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 336195 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 337187 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 337249 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 337249 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 338241 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 338303 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 338303 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 339295 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 339357 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 339357 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 340349 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 340411 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 340411 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 341403 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 341465 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 341465 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 342457 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 342519 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 342519 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 343511 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 343573 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 343573 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 344565 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 344627 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 344627 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 345619 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 345681 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 345681 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 346673 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 346735 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 346735 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 347727 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 347789 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 347789 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 348781 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 348843 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 348843 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 349835 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 349897 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 349897 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 350889 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 350951 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 350951 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 351943 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 352 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 352005 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 352005 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 352997 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 353059 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 353059 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 354051 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 354113 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 354113 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 355105 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 355167 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 355167 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 356159 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 356221 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 356221 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 357213 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 357275 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 357275 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 358267 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 358329 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 358329 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 359321 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 359383 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 359383 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 360375 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 360437 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 360437 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 361429 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 361491 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 361491 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 362483 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 362545 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 362545 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 363537 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 363599 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 363599 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 364591 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 364653 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 364653 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 365645 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 365707 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 365707 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 366699 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 366761 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 366761 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 367753 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 367815 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 367815 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 367877 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 368 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 368807 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 368869 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 368869 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 369861 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 369923 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 369923 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 370915 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 370977 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 370977 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 371969 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 372031 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 372031 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 373023 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 373085 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 373085 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 374077 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 374139 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 374139 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 375131 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 375193 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 375193 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 376185 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 376247 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 376247 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 377239 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 377301 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 377301 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 378293 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 378355 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 378355 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 379347 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 379409 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 379409 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 380401 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 380463 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 380463 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 381455 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 381517 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 381517 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 382509 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 382571 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 382571 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 383563 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 383625 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 383625 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 384 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 384617 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 384679 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 384679 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 385671 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 385733 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 385733 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 386725 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 386787 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 386787 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 387779 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 387841 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 387841 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 388833 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 388895 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 388895 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 389887 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 389949 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 389949 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 390941 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 391003 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 391003 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 391995 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 392057 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 392057 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 393049 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 393111 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 393111 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 394103 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 394165 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 394165 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 395157 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 395219 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 395219 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 396211 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 396273 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 396273 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 397265 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 397327 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 397327 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 398319 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 398381 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 398381 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 399373 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 399435 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 399435 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 400 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 400427 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 400489 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 400489 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 401481 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 401543 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 401543 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 402535 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 402597 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 402597 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 403589 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 403651 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 403651 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 404643 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 404705 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 404705 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 405697 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 405759 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 405759 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 406751 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 406813 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 406813 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 407805 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 407867 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 407867 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 408859 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 408921 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 408921 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 409913 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 409975 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 409975 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 410967 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 411029 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 411029 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 412021 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 412083 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 412083 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 413075 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 413137 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 413137 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 414129 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 414191 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 414191 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 415183 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 415245 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 415245 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 416 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 416237 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 416299 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 416299 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 417291 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 417353 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 417353 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 418345 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 418407 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 418407 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 419399 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 419461 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 419461 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 420453 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 420515 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 420515 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 421507 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 421569 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 421569 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 422561 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 422623 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 422623 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 423615 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 423677 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 423677 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 424669 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 424731 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 424731 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 425723 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 425785 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 425785 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 426777 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 426839 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 426839 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 427831 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 427893 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 427893 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 428885 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 428947 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 428947 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 429939 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 430001 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 430001 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 430993 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 431055 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 431055 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 432 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 432047 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 432109 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 432109 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 433101 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 433163 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 433163 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 434155 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 434217 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 434217 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 435209 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 435271 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 435271 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 436263 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 436325 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 436325 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 437317 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 437379 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 437379 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 438371 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 438433 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 438433 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 439425 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 439487 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 439487 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 440479 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 440541 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 440541 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 441533 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 441595 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 441595 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 442587 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 442649 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 442649 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 443641 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 443703 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 443703 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 444695 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 444757 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 444757 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 445749 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 445811 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 445811 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 446803 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 446865 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 446865 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 447857 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 447919 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 447919 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 448 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 448911 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 448973 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 448973 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 449965 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 450027 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 450027 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 451019 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 451081 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 451081 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 452073 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 452135 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 452135 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 453127 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 453189 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 453189 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 454181 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 454243 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 454243 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 455235 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 455297 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 455297 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 456289 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 456351 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 456351 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 457343 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 457405 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 457405 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 458397 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 458459 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 458459 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 459451 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 459513 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 459513 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 460505 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 460567 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 460567 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 461559 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 461621 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 461621 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 462613 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 462675 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 462675 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 463667 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 463729 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 463729 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 464 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 464721 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 464783 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 464783 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 465775 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 465837 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 465837 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 466829 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 466891 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 466891 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 467883 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 467945 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 467945 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 468937 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 468999 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 468999 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 469991 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 470053 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 470053 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 471045 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 471107 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 471107 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 472099 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 472161 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 472161 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 473153 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 473215 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 473215 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 474207 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 474269 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 474269 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 475261 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 475323 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 475323 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 476315 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 476377 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 476377 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 477369 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 477431 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 477431 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 478423 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 478485 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 478485 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 479477 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 479539 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 479539 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 480531 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 480593 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 480593 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 481585 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 481647 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 481647 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 482639 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 482701 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 482701 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 483693 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 483755 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 483755 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 484747 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 484809 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 484809 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 485801 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 485863 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 485863 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 486855 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 486917 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 486917 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 487909 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 487971 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 487971 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 488963 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 489025 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 489025 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 490017 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 490079 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 490079 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 491071 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 491133 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 491133 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 492125 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 492187 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 492187 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 493179 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 493241 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 493241 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 494233 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 494295 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 494295 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 495287 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 495349 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 495349 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 496 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 496341 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 496403 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 496403 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 497395 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 497457 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 497457 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 498449 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 498511 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 498511 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 499503 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 499565 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 499565 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 500557 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 500619 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 500619 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 501611 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 501673 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 501673 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 502665 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 502727 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 502727 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 503719 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 503781 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 503781 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 504773 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 504835 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 504835 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 505827 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 505889 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 505889 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 506881 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 506943 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 506943 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 507935 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 507997 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 507997 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 508989 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 509051 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 509051 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 510043 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 510105 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 510105 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 511097 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 511159 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 511159 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 512 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 512151 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 512213 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 512213 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 513205 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 513267 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 513267 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 514259 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 514321 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 514321 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 515313 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 515375 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 515375 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 516367 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 516429 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 516429 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 517421 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 517483 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 517483 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 518475 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 518537 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 518537 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 519529 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 519591 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 519591 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 520583 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 520645 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 520645 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 521637 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 521699 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 521699 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 522691 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 522753 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 522753 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 523745 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 523807 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 523807 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 524799 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 524861 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 524861 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 525853 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 525915 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 525915 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 526907 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 526969 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 526969 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 527961 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 528 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 528023 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 528023 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 528085 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 529015 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 529077 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 529077 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 530069 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 530131 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 530131 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 531123 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 531185 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 531185 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 532177 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 532239 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 532239 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 533231 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 533293 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 533293 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 534285 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 534347 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 534347 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 535339 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 535401 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 535401 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 536393 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 536455 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 536455 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 537447 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 537509 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 537509 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 538501 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 538563 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 538563 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 539555 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 539617 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 539617 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 540609 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 540671 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 540671 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 541663 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 541725 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 541725 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 542717 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 542779 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 542779 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 543771 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 543833 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 543833 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 544 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 544825 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 544887 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 544887 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 545879 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 545941 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 545941 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 546933 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 546995 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 546995 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 547987 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 548049 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 548049 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 549041 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 549103 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 549103 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 550095 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 550157 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 550157 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 551149 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 551211 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 551211 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 552203 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 552265 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 552265 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 553257 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 553319 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 553319 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 554311 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 554373 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 554373 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 555365 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 555427 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 555427 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 556419 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 556481 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 556481 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 557473 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 557535 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 557535 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 558527 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 558589 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 558589 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 559581 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 559643 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 559643 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 560 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 560635 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 560697 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 560697 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 561689 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 561751 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 561751 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 562743 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 562805 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 562805 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 563797 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 563859 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 563859 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 564851 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 564913 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 564913 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 565905 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 565967 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 565967 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 566959 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 567021 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 567021 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 568013 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 568075 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 568075 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 569067 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 569129 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 569129 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 570121 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 570183 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 570183 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 571175 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 571237 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 571237 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 572229 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 572291 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 572291 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 573283 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 573345 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 573345 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 574337 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 574399 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 574399 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 575391 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 575453 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 575453 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 576 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 576445 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 576507 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 576507 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 577499 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 577561 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 577561 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 578553 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 578615 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 578615 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 579607 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 579669 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 579669 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 580661 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 580723 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 580723 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 581715 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 581777 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 581777 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 582769 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 582831 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 582831 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 583823 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 583885 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 583885 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 584877 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 584939 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 584939 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 585931 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 585993 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 585993 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 586985 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 587047 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 587047 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 588039 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 588101 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 588101 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 589093 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 589155 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 589155 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 590147 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 590209 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 590209 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 591201 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 591263 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 591263 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 592 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 592255 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 592317 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 592317 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 593309 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 593371 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 593371 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 594363 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 594425 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 594425 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 595417 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 595479 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 595479 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 596471 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 596533 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 596533 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 597525 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 597587 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 597587 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 598579 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 598641 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 598641 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 599633 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 599695 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 599695 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 600687 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 600749 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 600749 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 601741 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 601803 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 601803 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 602795 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 602857 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 602857 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 603849 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 603911 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 603911 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 604903 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 604965 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 604965 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 605957 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 606019 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 606019 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 607011 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 607073 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 607073 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 608 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 608065 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 608127 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 608127 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 609119 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 609181 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 609181 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 610173 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 610235 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 610235 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 611227 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 611289 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 611289 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 612281 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 612343 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 612343 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 613335 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 613397 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 613397 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 614389 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 614451 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 614451 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 615443 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 615505 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 615505 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 616497 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 616559 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 616559 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 617551 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 617613 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 617613 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 618605 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 618667 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 618667 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 619659 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 619721 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 619721 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 620713 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 620775 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 620775 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 621767 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 621829 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 621829 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 622821 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 622883 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 622883 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 623875 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 623937 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 623937 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 624929 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 624991 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 624991 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 625983 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 626045 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 626045 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 627037 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 627099 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 627099 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 628091 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 628153 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 628153 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 629145 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 629207 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 629207 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 630199 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 630261 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 630261 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 631253 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 631315 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 631315 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 632307 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 632369 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 632369 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 633361 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 633423 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 633423 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 634415 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 634477 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 634477 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 635469 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 635531 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 635531 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 636523 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 636585 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 636585 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 637577 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 637639 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 637639 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 638631 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 638693 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 638693 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 639685 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 639747 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 639747 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 640 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 640739 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 640801 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 640801 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 641793 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 641855 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 641855 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 642847 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 642909 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 642909 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 643901 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 643963 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 643963 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 644955 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 645017 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 645017 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 646009 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 646071 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 646071 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 647063 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 647125 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 647125 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 648117 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 648179 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 648179 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 649171 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 649233 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 649233 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 650225 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 650287 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 650287 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 651279 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 651341 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 651341 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 652333 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 652395 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 652395 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 653387 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 653449 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 653449 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 654441 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 654503 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 654503 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 655495 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 655557 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 655557 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 656 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 656549 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 656611 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 656611 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 657603 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 657665 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 657665 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 658657 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 658719 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 658719 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 659711 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 659773 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 659773 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 660765 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 660827 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 660827 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 661819 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 661881 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 661881 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 662873 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 662935 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 662935 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 663927 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 663989 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 663989 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 664981 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 665043 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 665043 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 666035 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 666097 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 666097 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 667089 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 667151 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 667151 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 668143 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 668205 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 668205 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 669197 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 669259 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 669259 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 670251 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 670313 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 670313 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 671305 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 671367 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 671367 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 672 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 672359 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 672421 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 672421 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 673413 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 673475 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 673475 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 674467 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 674529 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 674529 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 675521 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 675583 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 675583 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 676575 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 676637 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 676637 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 677629 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 677691 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 677691 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 678683 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 678745 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 678745 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 679737 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 679799 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 679799 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 680791 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 680853 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 680853 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 681845 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 681907 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 681907 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 682899 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 682961 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 682961 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 683953 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 684015 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 684015 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 685007 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 685069 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 685069 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 686061 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 686123 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 686123 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 687115 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 687177 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 687177 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 688 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 688169 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 688231 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 688231 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 689223 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 689285 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 690277 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 690339 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 691331 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 691393 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 692385 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 692447 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 693439 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 693501 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 694493 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 694555 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 695547 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 695609 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 696601 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 696663 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 697655 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 697717 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 698709 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 698771 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 699763 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 699825 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 700817 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 700879 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 701871 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 701933 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 702925 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 702987 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 703979 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 704 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 704041 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 704041 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 705033 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 705095 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 705095 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 706087 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 706149 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 706149 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 707141 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 707203 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 707203 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 708195 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 708257 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 708257 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 709249 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 709311 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 709311 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 710303 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 710365 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 710365 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 711357 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 711419 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 711419 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 712411 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 712473 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 712473 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 713465 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 713527 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 713527 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 714519 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 714581 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 714581 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 715573 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 715635 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 715635 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 716627 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 716689 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 716689 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 717681 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 717743 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 717743 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 718735 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 718797 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 718797 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 719789 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 719851 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 719851 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 720 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 720843 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 720905 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 720905 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 721897 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 721959 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 721959 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 722951 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 723013 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 723013 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 724005 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 724067 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 724067 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 725059 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 725121 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 725121 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 726113 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 726175 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 726175 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 727167 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 727229 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 727229 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 728221 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 728283 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 728283 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 729275 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 729337 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 729337 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 730329 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 730391 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 730391 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 731383 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 731445 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 731445 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 732437 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 732499 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 732499 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 733491 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 733553 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 733553 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 734545 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 734607 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 734607 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 735599 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 735661 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 735661 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 736 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 736653 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 736715 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 736715 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 737707 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 737769 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 737769 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 738761 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 738823 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 738823 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 739815 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 739877 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 739877 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 740869 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 740931 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 740931 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 741923 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 741985 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 741985 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 742977 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 743039 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 743039 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 744031 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 744093 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 744093 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 745085 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 745147 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 745147 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 746139 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 746201 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 746201 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 747193 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 747255 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 747255 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 748247 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 748309 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 748309 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 749301 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 749363 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 749363 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 750355 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 750417 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 750417 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 751409 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 751471 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 751471 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 752 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 752463 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 752525 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 752525 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 753517 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 753579 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 753579 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 754571 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 754633 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 754633 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 755625 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 755687 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 755687 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 756679 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 756741 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 756741 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 757733 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 757795 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 757795 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 758787 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 758849 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 758849 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 759841 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 759903 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 759903 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 760895 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 760957 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 760957 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 761949 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 762011 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 762011 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 763003 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 763065 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 763065 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 764057 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 764119 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 764119 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 765111 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 765173 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 765173 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 766165 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 766227 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 766227 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 767219 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 767281 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 767281 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 768273 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 768335 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 768335 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 769327 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 769389 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 769389 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 770381 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 770443 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 770443 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 771435 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 771497 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 771497 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 772489 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 772551 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 772551 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 773543 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 773605 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 773605 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 774597 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 774659 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 774659 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 775651 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 775713 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 775713 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 776705 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 776767 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 776767 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 777759 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 777821 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 777821 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 778813 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 778875 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 778875 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 779867 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 779929 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 779929 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 780921 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 780983 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 780983 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 781975 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 782037 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 782037 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 783029 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 783091 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 783091 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 784 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 784083 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 784145 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 784145 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 785137 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 785199 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 785199 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 786191 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 786253 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 786253 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 787245 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 787307 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 787307 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 788299 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 788361 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 788361 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 789353 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 789415 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 789415 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 790407 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 790469 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 790469 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 791461 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 791523 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 791523 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 792515 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 792577 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 792577 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 793569 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 793631 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 793631 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 794623 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 794685 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 794685 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 795677 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 795739 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 795739 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 796731 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 796793 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 796793 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 797785 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 797847 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 797847 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 798839 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 798901 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 798901 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 799893 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 799955 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 799955 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 800 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 800947 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 801009 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 801009 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 802001 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 802063 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 802063 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 803055 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 803117 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 803117 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 804109 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 804171 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 804171 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 805163 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 805225 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 805225 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 806217 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 806279 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 806279 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 807271 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 807333 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 807333 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 808325 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 808387 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 808387 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 809379 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 809441 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 809441 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 810433 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 810495 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 810495 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 811487 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 811549 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 811549 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 812541 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 812603 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 812603 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 813595 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 813657 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 813657 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 814649 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 814711 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 814711 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 815703 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 815765 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 815765 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 816 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 816757 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 816819 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 816819 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 817811 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 817873 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 817873 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 818865 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 818927 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 818927 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 819919 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 819981 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 819981 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 820973 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 821035 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 821035 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 822027 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 822089 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 822089 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 823081 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 823143 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 823143 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 824135 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 824197 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 824197 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 825189 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 825251 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 825251 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 826243 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 826305 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 826305 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 827297 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 827359 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 827359 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 828351 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 828413 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 828413 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 829405 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 829467 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 829467 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 830459 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 830521 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 830521 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 831513 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 831575 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 831575 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 832 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 832567 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 832629 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 832629 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 833621 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 833683 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 833683 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 834675 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 834737 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 834737 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 835729 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 835791 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 835791 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 836783 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 836845 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 836845 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 837837 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 837899 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 837899 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 838891 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 838953 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 838953 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 839945 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 840007 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 840007 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 840999 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 841061 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 841061 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 842053 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 842115 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 842115 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 843107 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 843169 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 843169 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 844161 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 844223 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 844223 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 845215 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 845277 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 845277 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 846269 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 846331 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 846331 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 847323 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 847385 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 847385 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 848 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 848377 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 848439 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 848439 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 849431 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 849493 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 849493 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 850485 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 850547 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 850547 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 851539 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 851601 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 851601 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 852593 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 852655 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 852655 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 853647 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 853709 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 853709 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 854701 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 854763 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 854763 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 855755 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 855817 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 855817 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 856809 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 856871 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 856871 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 857863 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 857925 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 857925 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 858917 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 858979 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 858979 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 859971 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 860033 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 860033 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 861025 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 861087 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 861087 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 862079 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 862141 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 862141 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 863133 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 863195 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 863195 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 864 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Done
Time: 864187 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 864249 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 864249 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 865241 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 865303 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 866295 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 866357 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 867349 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 867411 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 868403 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 868465 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 869457 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 869519 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 870511 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 870573 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 871565 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 871627 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 872619 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 872681 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 873673 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 873735 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 874727 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 874789 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 875781 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 875843 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 876835 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 876897 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 877889 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 877951 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 878943 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 879005 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 879997 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Currently idle
Time: 880 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 880059 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 880059 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 0
Time: 881051 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 881113 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 881113 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 1
Time: 882105 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 882167 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 882167 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 2
Time: 883159 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 883221 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 883221 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 3
Time: 884213 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 884275 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 884275 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 4
Time: 885267 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 885329 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 885329 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 5
Time: 886321 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 886383 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 886383 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 6
Time: 887375 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 887437 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 887437 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Starting, s_reg is 7
Time: 888429 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 888491 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 888491 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 889483 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 889545 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 889545 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 890537 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 890599 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 890599 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 891591 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 891653 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 891653 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 892645 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 892707 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 892707 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 893699 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 893761 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 893761 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 894753 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 894815 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 894815 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 895807 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 895869 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 895869 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 896 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 896861 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 896923 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 896923 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 897915 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 897977 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 897977 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 898969 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 899031 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 899031 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 900023 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 900085 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 900085 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 901077 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 901139 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 901139 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 902131 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 902193 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 902193 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 903185 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 903247 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 903247 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 904239 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 904301 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 904301 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 905293 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 905355 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 905355 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 906347 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 906409 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 906409 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 907401 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 907463 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 907463 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 908455 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 908517 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 908517 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 909509 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 909571 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 909571 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 910563 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 910625 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 910625 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 911617 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 911679 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 911679 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 912671 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 912733 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 912733 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 913725 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 913787 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 913787 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 914779 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 914841 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 914841 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 915833 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 915895 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 915895 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 916887 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 916949 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 916949 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 917941 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 918003 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 918003 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 918995 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 919057 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 919057 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 920049 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 920111 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 920111 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 921103 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 921165 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 921165 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 922157 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 922219 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 922219 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 923211 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 923273 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 923273 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 924265 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 924327 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 924327 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 925319 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 925381 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 925381 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 926373 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 926435 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 926435 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 927427 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 927489 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 927489 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 928 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 928481 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 928543 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 928543 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 929535 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 929597 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 929597 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 930589 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 930651 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 930651 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 931643 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 931705 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 931705 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 932697 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 932759 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 932759 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 933751 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 933813 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 933813 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 934805 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 934867 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 934867 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 935859 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 935921 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 935921 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 936913 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 936975 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 936975 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 937967 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 938029 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 938029 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 939021 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 939083 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 939083 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 940075 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 940137 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 940137 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 941129 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 941191 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 941191 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 942183 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 942245 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 942245 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 943237 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 943299 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 943299 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 944 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 944291 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 944353 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 944353 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 945345 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 945407 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 945407 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 946399 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 946461 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 946461 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 947453 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 947515 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 947515 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 948507 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 948569 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 948569 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 949561 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 949623 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 949623 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 950615 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 950677 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 950677 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 951669 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 951731 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 951731 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 952723 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 952785 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 952785 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 953777 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 953839 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 953839 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 954831 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 954893 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 954893 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 955885 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 955947 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 955947 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 956939 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 957001 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 957001 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 957993 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 958055 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 958055 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 959047 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 959109 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 959109 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 960 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 960101 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 960163 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 960163 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 961155 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 961217 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 961217 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 962209 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 962271 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 962271 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 963263 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 963325 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 963325 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 964317 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 964379 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 964379 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 965371 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 965433 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 965433 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 966425 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 966487 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 966487 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 967479 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 967541 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 967541 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 968533 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 968595 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 968595 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 969587 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 969649 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 969649 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 970641 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 970703 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 970703 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 971695 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 971757 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 971757 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 972749 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 972811 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 972811 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 973803 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 973865 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 973865 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 974857 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 974919 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 974919 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 975911 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 975973 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 975973 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 976 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 976965 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 977027 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 977027 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 978019 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 978081 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 978081 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 979073 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 979135 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 979135 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 980127 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 980189 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 980189 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 981181 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 981243 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 981243 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 982235 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 982297 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 982297 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 983289 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 983351 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 983351 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 984343 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 984405 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 984405 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 985397 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 985459 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 985459 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 986451 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 986513 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 986513 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 987505 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 987567 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 987567 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 988559 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 988621 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 988621 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 989613 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 989675 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 989675 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 990667 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 990729 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 990729 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 991721 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 991783 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 991783 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 992 ns  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 992775 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 992837 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 992837 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 993829 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 993891 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 993891 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 994883 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 994945 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 994945 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 995937 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 995999 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 995999 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 996991 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 997053 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 997053 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 998045 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 998107 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 998107 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 999099 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 999161 ps  Iteration: 1  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
Note: Reading data
Time: 999161 ps  Iteration: 2  Process: /baud_gen_bench/rx_t/line__59  File: C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sources_1/new/uart_rx.vhd
