#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x570d1f5ce2f0 .scope module, "test_bench" "test_bench" 2 2;
 .timescale -9 -12;
v0x570d1f60f820_0 .var "clk", 0 0;
v0x570d1f60f8e0_0 .var "data_in", 7 0;
v0x570d1f60f9a0_0 .net "data_out1", 7 0, v0x570d1f60e8a0_0;  1 drivers
v0x570d1f60fa70_0 .net "data_out2", 7 0, v0x570d1f60e940_0;  1 drivers
v0x570d1f60fb40_0 .net "done", 0 0, v0x570d1f60ea00_0;  1 drivers
v0x570d1f60fc30_0 .var "expected", 7 0;
v0x570d1f60fcd0_0 .var/i "i", 31 0;
v0x570d1f60fdb0_0 .var "rst_n", 0 0;
v0x570d1f60fee0_0 .var "sel", 0 0;
v0x570d1f610040_0 .var "start", 0 0;
S_0x570d1f5ce480 .scope module, "dut" "spi" 2 15, 3 1 0, S_0x570d1f5ce2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "sel";
    .port_info 5 /OUTPUT 8 "data_out1";
    .port_info 6 /OUTPUT 8 "data_out2";
    .port_info 7 /OUTPUT 1 "done";
L_0x570d1f5b2dc0 .functor NOT 1, v0x570d1f60fee0_0, C4<0>, C4<0>, C4<0>;
L_0x570d1f5e7650 .functor AND 1, v0x570d1f5e5d70_0, L_0x570d1f5b2dc0, C4<1>, C4<1>;
L_0x570d1f5e5b70 .functor AND 1, v0x570d1f5e5d70_0, v0x570d1f60fee0_0, C4<1>, C4<1>;
v0x570d1f60e5a0_0 .net *"_ivl_0", 0 0, L_0x570d1f5b2dc0;  1 drivers
v0x570d1f60e6a0_0 .net "clk", 0 0, v0x570d1f60f820_0;  1 drivers
v0x570d1f60e760_0 .net "cs", 0 0, v0x570d1f5e5d70_0;  1 drivers
v0x570d1f60e800_0 .net "data_in", 7 0, v0x570d1f60f8e0_0;  1 drivers
v0x570d1f60e8a0_0 .var "data_out1", 7 0;
v0x570d1f60e940_0 .var "data_out2", 7 0;
v0x570d1f60ea00_0 .var "done", 0 0;
v0x570d1f60eac0_0 .net "master_done", 0 0, v0x570d1f5e3cc0_0;  1 drivers
v0x570d1f60eb60_0 .var "miso", 0 0;
v0x570d1f60ec90_0 .net "miso1", 0 0, v0x570d1f60d620_0;  1 drivers
v0x570d1f60ed30_0 .net "miso2", 0 0, v0x570d1f60e000_0;  1 drivers
v0x570d1f60edd0_0 .net "mosi", 0 0, v0x570d1f5b7850_0;  1 drivers
v0x570d1f60ee70_0 .net "rst_n", 0 0, v0x570d1f60fdb0_0;  1 drivers
v0x570d1f60ef10_0 .net "sck", 0 0, v0x570d1f60cbc0_0;  1 drivers
v0x570d1f60efb0_0 .net "sel", 0 0, v0x570d1f60fee0_0;  1 drivers
v0x570d1f60f050_0 .net "slave_data_out1", 7 0, v0x570d1f60d580_0;  1 drivers
v0x570d1f60f120_0 .net "slave_data_out2", 7 0, v0x570d1f60df40_0;  1 drivers
v0x570d1f60f1f0_0 .net "start", 0 0, v0x570d1f610040_0;  1 drivers
E_0x570d1f5c01b0 .event anyedge, v0x570d1f60efb0_0, v0x570d1f60d620_0, v0x570d1f60e000_0;
S_0x570d1f5d62c0 .scope module, "ic1" "master" 3 25, 4 1 0, S_0x570d1f5ce480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "miso";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 1 "mosi";
    .port_info 6 /OUTPUT 1 "sck";
    .port_info 7 /OUTPUT 1 "cs";
    .port_info 8 /OUTPUT 1 "done";
P_0x570d1f5df600 .param/l "DONE" 1 4 16, C4<11>;
P_0x570d1f5df640 .param/l "IDLE" 1 4 13, C4<00>;
P_0x570d1f5df680 .param/l "START" 1 4 14, C4<01>;
P_0x570d1f5df6c0 .param/l "TRANSFER" 1 4 15, C4<10>;
v0x570d1f5e7810_0 .var "bit_cnt", 3 0;
v0x570d1f5e5cd0_0 .net "clk", 0 0, v0x570d1f60f820_0;  alias, 1 drivers
v0x570d1f5e5d70_0 .var "cs", 0 0;
v0x570d1f5e3c20_0 .net "data_in", 7 0, v0x570d1f60f8e0_0;  alias, 1 drivers
v0x570d1f5e3cc0_0 .var "done", 0 0;
v0x570d1f5b77b0_0 .net "miso", 0 0, v0x570d1f60eb60_0;  1 drivers
v0x570d1f5b7850_0 .var "mosi", 0 0;
v0x570d1f60ca20_0 .var "next_state", 1 0;
v0x570d1f60cb00_0 .net "rst_n", 0 0, v0x570d1f60fdb0_0;  alias, 1 drivers
v0x570d1f60cbc0_0 .var "sck", 0 0;
v0x570d1f60cc80_0 .var "shift_reg", 7 0;
v0x570d1f60cd60_0 .var "shift_sck", 0 0;
v0x570d1f60ce20_0 .net "start", 0 0, v0x570d1f610040_0;  alias, 1 drivers
v0x570d1f60cee0_0 .var "state", 1 0;
E_0x570d1f5c03d0/0 .event negedge, v0x570d1f60cb00_0;
E_0x570d1f5c03d0/1 .event posedge, v0x570d1f5e5cd0_0;
E_0x570d1f5c03d0 .event/or E_0x570d1f5c03d0/0, E_0x570d1f5c03d0/1;
E_0x570d1f585d90 .event anyedge, v0x570d1f60cee0_0, v0x570d1f60ce20_0, v0x570d1f5e7810_0, v0x570d1f60cd60_0;
S_0x570d1f60d0e0 .scope module, "ic2" "slave" 3 38, 5 1 0, S_0x570d1f5ce480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mosi";
    .port_info 3 /INPUT 1 "sck";
    .port_info 4 /INPUT 1 "cs";
    .port_info 5 /OUTPUT 1 "miso";
    .port_info 6 /OUTPUT 8 "data_out";
v0x570d1f60d340_0 .var "bit_cnt", 2 0;
v0x570d1f60d420_0 .net "clk", 0 0, v0x570d1f60f820_0;  alias, 1 drivers
v0x570d1f60d4e0_0 .net "cs", 0 0, L_0x570d1f5e7650;  1 drivers
v0x570d1f60d580_0 .var "data_out", 7 0;
v0x570d1f60d620_0 .var "miso", 0 0;
v0x570d1f60d730_0 .net "mosi", 0 0, v0x570d1f5b7850_0;  alias, 1 drivers
v0x570d1f60d7d0_0 .net "rst_n", 0 0, v0x570d1f60fdb0_0;  alias, 1 drivers
v0x570d1f60d870_0 .net "sck", 0 0, v0x570d1f60cbc0_0;  alias, 1 drivers
v0x570d1f60d910_0 .var "shift_reg", 7 0;
S_0x570d1f60da70 .scope module, "ic3" "slave" 3 49, 5 1 0, S_0x570d1f5ce480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mosi";
    .port_info 3 /INPUT 1 "sck";
    .port_info 4 /INPUT 1 "cs";
    .port_info 5 /OUTPUT 1 "miso";
    .port_info 6 /OUTPUT 8 "data_out";
v0x570d1f60dcb0_0 .var "bit_cnt", 2 0;
v0x570d1f60dd90_0 .net "clk", 0 0, v0x570d1f60f820_0;  alias, 1 drivers
v0x570d1f60dea0_0 .net "cs", 0 0, L_0x570d1f5e5b70;  1 drivers
v0x570d1f60df40_0 .var "data_out", 7 0;
v0x570d1f60e000_0 .var "miso", 0 0;
v0x570d1f60e110_0 .net "mosi", 0 0, v0x570d1f5b7850_0;  alias, 1 drivers
v0x570d1f60e200_0 .net "rst_n", 0 0, v0x570d1f60fdb0_0;  alias, 1 drivers
v0x570d1f60e2f0_0 .net "sck", 0 0, v0x570d1f60cbc0_0;  alias, 1 drivers
v0x570d1f60e3e0_0 .var "shift_reg", 7 0;
S_0x570d1f60f340 .scope task, "verify" "verify" 2 29, 2 29 0, S_0x570d1f5ce2f0;
 .timescale -9 -12;
v0x570d1f60f570_0 .var "exp_data", 7 0;
v0x570d1f60f670_0 .var "sel", 0 0;
v0x570d1f60f730_0 .var "test_data", 7 0;
E_0x570d1f5bf990 .event posedge, v0x570d1f5e5cd0_0;
E_0x570d1f60f510 .event anyedge, v0x570d1f60ea00_0;
TD_test_bench.verify ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x570d1f60f8e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x570d1f610040_0, 0, 1;
    %wait E_0x570d1f5bf990;
    %load/vec4 v0x570d1f60f730_0;
    %store/vec4 v0x570d1f60f8e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x570d1f610040_0, 0, 1;
    %wait E_0x570d1f5bf990;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x570d1f610040_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x570d1f60fb40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x570d1f60f510;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x570d1f60f730_0;
    %store/vec4 v0x570d1f60f570_0, 0, 8;
    %wait E_0x570d1f5bf990;
    %vpi_call 2 45 "$display", "At time: %t, rst_n = 1'b%b, start = 1'b%b, data_in = 8'b%b, sel = 1'b%b", $time, v0x570d1f60fdb0_0, v0x570d1f610040_0, v0x570d1f60f8e0_0, v0x570d1f60f670_0 {0 0 0};
    %load/vec4 v0x570d1f60f670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0x570d1f60f9a0_0;
    %load/vec4 v0x570d1f60f570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.5, 9;
    %load/vec4 v0x570d1f60fa70_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 8;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0x570d1f60f670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0x570d1f60fa70_0;
    %load/vec4 v0x570d1f60f570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.7, 10;
    %load/vec4 v0x570d1f60f9a0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 47 "$display", "-----------------------------------------------------------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x570d1f60f670_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %load/vec4 v0x570d1f60fa70_0;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %load/vec4 v0x570d1f60f9a0_0;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %vpi_call 2 48 "$display", "PASSED: Sel = 1'b%b, Sent = 0x%h, Received: 0x%h", v0x570d1f60f670_0, v0x570d1f60f730_0, S<0,vec4,u8> {1 0 0};
    %vpi_call 2 49 "$display", "-----------------------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 51 "$display", "-----------------------------------------------------------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x570d1f60f670_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.11, 8;
    %load/vec4 v0x570d1f60fa70_0;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %load/vec4 v0x570d1f60f9a0_0;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %vpi_call 2 52 "$display", "FAILED: Sel = 1'b%b, Sent = 0x%h, Received: 0x%h", v0x570d1f60f670_0, v0x570d1f60f730_0, S<0,vec4,u8> {1 0 0};
    %vpi_call 2 53 "$display", "-----------------------------------------------------------------------------------------------------------------" {0 0 0};
T_0.3 ;
    %end;
    .scope S_0x570d1f5d62c0;
T_1 ;
    %wait E_0x570d1f5c03d0;
    %load/vec4 v0x570d1f60cb00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x570d1f60cee0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x570d1f60ca20_0;
    %assign/vec4 v0x570d1f60cee0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x570d1f5d62c0;
T_2 ;
    %wait E_0x570d1f585d90;
    %load/vec4 v0x570d1f60cee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x570d1f60ca20_0, 0;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x570d1f60ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x570d1f60ca20_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x570d1f60ca20_0, 0;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x570d1f60ca20_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x570d1f5e7810_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_2.10, 4;
    %load/vec4 v0x570d1f60cd60_0;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x570d1f60ca20_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x570d1f60ca20_0, 0;
T_2.9 ;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x570d1f60ca20_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x570d1f5d62c0;
T_3 ;
    %wait E_0x570d1f5c03d0;
    %load/vec4 v0x570d1f60cb00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f5b7850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f60cbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f5e5d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f5e3cc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x570d1f5e7810_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x570d1f60cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f60cd60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x570d1f60cee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f5e5d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f5e3cc0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f5e5d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f5e3cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f5b7850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f60cbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f60cd60_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x570d1f5e5d70_0, 0;
    %load/vec4 v0x570d1f5e3c20_0;
    %assign/vec4 v0x570d1f60cc80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x570d1f5e7810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f5e3cc0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x570d1f60cd60_0;
    %inv;
    %store/vec4 v0x570d1f60cd60_0, 0, 1;
    %load/vec4 v0x570d1f60cd60_0;
    %assign/vec4 v0x570d1f60cbc0_0, 0;
    %load/vec4 v0x570d1f60cd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x570d1f60cc80_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x570d1f5b7850_0, 0;
    %load/vec4 v0x570d1f60cc80_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f60cc80_0, 0;
    %load/vec4 v0x570d1f5e7810_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x570d1f5e7810_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f5e5d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x570d1f5e3cc0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x570d1f60d0e0;
T_4 ;
    %wait E_0x570d1f5c03d0;
    %load/vec4 v0x570d1f60d7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f60d620_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x570d1f60d580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x570d1f60d910_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x570d1f60d340_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x570d1f60d4e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x570d1f60d870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x570d1f60d910_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x570d1f60d730_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x570d1f60d910_0, 0;
    %load/vec4 v0x570d1f60d340_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x570d1f60d910_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x570d1f60d730_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x570d1f60d580_0, 0;
T_4.6 ;
    %load/vec4 v0x570d1f60d340_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x570d1f60d340_0, 0;
T_4.4 ;
    %load/vec4 v0x570d1f60d910_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x570d1f60d620_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f60d620_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x570d1f60da70;
T_5 ;
    %wait E_0x570d1f5c03d0;
    %load/vec4 v0x570d1f60e200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f60e000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x570d1f60df40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x570d1f60e3e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x570d1f60dcb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x570d1f60dea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x570d1f60e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x570d1f60e3e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x570d1f60e110_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x570d1f60e3e0_0, 0;
    %load/vec4 v0x570d1f60dcb0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x570d1f60e3e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x570d1f60e110_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x570d1f60df40_0, 0;
T_5.6 ;
    %load/vec4 v0x570d1f60dcb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x570d1f60dcb0_0, 0;
T_5.4 ;
    %load/vec4 v0x570d1f60e3e0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x570d1f60e000_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f60e000_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x570d1f5ce480;
T_6 ;
    %wait E_0x570d1f5c01b0;
    %load/vec4 v0x570d1f60efb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x570d1f60ec90_0;
    %assign/vec4 v0x570d1f60eb60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x570d1f60ed30_0;
    %assign/vec4 v0x570d1f60eb60_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x570d1f5ce480;
T_7 ;
    %wait E_0x570d1f5c03d0;
    %load/vec4 v0x570d1f60ee70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x570d1f60e8a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x570d1f60e940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x570d1f60ea00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x570d1f60efb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x570d1f60f050_0;
    %assign/vec4 v0x570d1f60e8a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x570d1f60e940_0, 0;
    %load/vec4 v0x570d1f60eac0_0;
    %assign/vec4 v0x570d1f60ea00_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x570d1f60e8a0_0, 0;
    %load/vec4 v0x570d1f60f120_0;
    %assign/vec4 v0x570d1f60e940_0, 0;
    %load/vec4 v0x570d1f60eac0_0;
    %assign/vec4 v0x570d1f60ea00_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x570d1f5ce2f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x570d1f60f820_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x570d1f5ce2f0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x570d1f60f820_0;
    %inv;
    %store/vec4 v0x570d1f60f820_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x570d1f5ce2f0;
T_10 ;
    %vpi_call 2 59 "$dumpfile", "test_bench.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x570d1f5ce2f0 {0 0 0};
    %vpi_call 2 62 "$display", "-----------------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 63 "$display", "--------------------------------------------TESTBENCH FOR SPI COMMUNICATION--------------------------------------------------" {0 0 0};
    %vpi_call 2 64 "$display", "-----------------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x570d1f60fdb0_0, 0, 1;
    %wait E_0x570d1f5bf990;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x570d1f60fdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x570d1f60fee0_0, 0, 1;
    %wait E_0x570d1f5bf990;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x570d1f60f730_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x570d1f60f670_0, 0, 1;
    %fork TD_test_bench.verify, S_0x570d1f60f340;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x570d1f60fee0_0, 0, 1;
    %wait E_0x570d1f5bf990;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x570d1f60f730_0, 0, 8;
    %load/vec4 v0x570d1f60fee0_0;
    %store/vec4 v0x570d1f60f670_0, 0, 1;
    %fork TD_test_bench.verify, S_0x570d1f60f340;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x570d1f60fee0_0, 0, 1;
    %wait E_0x570d1f5bf990;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x570d1f60f730_0, 0, 8;
    %load/vec4 v0x570d1f60fee0_0;
    %store/vec4 v0x570d1f60f670_0, 0, 1;
    %fork TD_test_bench.verify, S_0x570d1f60f340;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x570d1f60fcd0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x570d1f60fcd0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_func 2 82 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x570d1f60fee0_0, 0, 1;
    %wait E_0x570d1f5bf990;
    %vpi_func 2 84 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x570d1f60fc30_0, 0, 8;
    %load/vec4 v0x570d1f60fc30_0;
    %store/vec4 v0x570d1f60f730_0, 0, 8;
    %load/vec4 v0x570d1f60fee0_0;
    %store/vec4 v0x570d1f60f670_0, 0, 1;
    %fork TD_test_bench.verify, S_0x570d1f60f340;
    %join;
    %load/vec4 v0x570d1f60fcd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x570d1f60fcd0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 88 "$display", "--------------------------------- COMPLETED TESTBENCH -----------------------------------------------------------------------" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 91 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "../tb/test_bench.v";
    "../rtl/top.v";
    "../rtl/master.v";
    "../rtl/slave.v";
