{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 10:49:17 2017 " "Info: Processing started: Fri Jun 09 10:49:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off precedure_count -c precedure_count " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off precedure_count -c precedure_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "precedure_count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file precedure_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 precedure_count-sample " "Info: Found design unit 1: precedure_count-sample" {  } { { "precedure_count.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/precedure_count.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 precedure_count " "Info: Found entity 1: precedure_count" {  } { { "precedure_count.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/precedure_count.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_A_VARIABLE" "counta precedure_count.vhd(44) " "Error (10593): VHDL Variable Assignment Statement error at precedure_count.vhd(44): target object \"counta\" must be variable or aggregate" {  } { { "precedure_count.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/precedure_count.vhd" 44 0 0 } }  } 0 10593 "VHDL Variable Assignment Statement error at %2!s!: target object \"%1!s!\" must be variable or aggregate" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "counta precedure_count.vhd(44) " "Error (10568): VHDL error at precedure_count.vhd(44): can't write to interface object \"counta\" of mode IN" {  } { { "precedure_count.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/precedure_count.vhd" 44 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Error: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 09 10:49:18 2017 " "Error: Processing ended: Fri Jun 09 10:49:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
