From b46d51c1f200444eb3c57de005d88e59016768ba Mon Sep 17 00:00:00 2001
From: Shawn Lin <shawn.lin@rock-chips.com>
Date: Sat, 14 Nov 2020 11:54:05 +0800
Subject: [PATCH] arm64: dts: rockchip: rk3568: Downgrade pcie I/O and MEM bus
 address to 32-bit

Change-Id: I9413405199e6ee34766a5d4dcef395e1de5f0ef8
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/rk3568.dtsi | 18 +++++++++---------
 1 file changed, 9 insertions(+), 9 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3568.dtsi b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
index 3350bd77b174..d5e87bad1fa4 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
@@ -1492,9 +1492,9 @@
 		phys = <&combphy2_psq PHY_TYPE_PCIE>;
 		phy-names = "pcie-phy";
 		power-domains = <&power RK3568_PD_PIPE>;
-		ranges = <0x00000800 0x3 0x00000000 0x3 0x00000000 0x0 0x800000
-			  0x81000000 0x3 0x00800000 0x3 0x00800000 0x0 0x100000
-			  0x83000000 0x3 0x00900000 0x3 0x00900000 0x0 0x3f700000>;
+		ranges = <0x00000800 0x0 0x00000000 0x3 0x00000000 0x0 0x800000
+			  0x81000000 0x0 0x00800000 0x3 0x00800000 0x0 0x100000
+			  0x83000000 0x0 0x00900000 0x3 0x00900000 0x0 0x3f700000>;
 		reg = <0x3 0xc0000000 0x0 0x400000>,
 		      <0x0 0xfe260000 0x0 0x10000>;
 		reg-names = "pcie-dbi", "pcie-apb";
@@ -1528,9 +1528,9 @@
 		phys = <&pcie30phy>;
 		phy-names = "pcie-phy";
 		power-domains = <&power RK3568_PD_PIPE>;
-		ranges = <0x00000800 0x3 0x40000000 0x3 0x40000000 0x0 0x800000
-			  0x81000000 0x3 0x40800000 0x3 0x40800000 0x0 0x100000
-			  0x83000000 0x3 0x40900000 0x3 0x40900000 0x0 0x3f700000>;
+		ranges = <0x00000800 0x0 0x40000000 0x3 0x40000000 0x0 0x800000
+			  0x81000000 0x0 0x40800000 0x3 0x40800000 0x0 0x100000
+			  0x83000000 0x0 0x40900000 0x3 0x40900000 0x0 0x3f700000>;
 		reg = <0x3 0xc0400000 0x0 0x400000>,
 		      <0x0 0xfe270000 0x0 0x10000>;
 		reg-names = "pcie-dbi", "pcie-apb";
@@ -1565,9 +1565,9 @@
 		phys = <&pcie30phy>;
 		phy-names = "pcie-phy";
 		power-domains = <&power RK3568_PD_PIPE>;
-		ranges = <0x00000800 0x3 0x80000000 0x3 0x80000000 0x0 0x800000
-			  0x81000000 0x3 0x80800000 0x3 0x80800000 0x0 0x100000
-			  0x83000000 0x3 0x80900000 0x3 0x80900000 0x0 0x3f700000>;
+		ranges = <0x00000800 0x0 0x80000000 0x3 0x80000000 0x0 0x800000
+			  0x81000000 0x0 0x80800000 0x3 0x80800000 0x0 0x100000
+			  0x83000000 0x0 0x80900000 0x3 0x80900000 0x0 0x3f700000>;
 		reg = <0x3 0xc0800000 0x0 0x400000>,
 		      <0x0 0xfe280000 0x0 0x10000>;
 		reg-names = "pcie-dbi", "pcie-apb";
-- 
2.35.3

