{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739908874878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739908874878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 17:01:14 2025 " "Processing started: Tue Feb 18 17:01:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739908874878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1739908874878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoTrem -c projetoTrem --generate_symbol=C:/Users/830913/Downloads/projetoTrem-20250218T171805Z-001/projetoTrem/train_game_logic.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoTrem -c projetoTrem --generate_symbol=C:/Users/830913/Downloads/projetoTrem-20250218T171805Z-001/projetoTrem/train_game_logic.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1739908874878 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "train_game_logic.sv(176) " "Verilog HDL information at train_game_logic.sv(176): always construct contains both blocking and non-blocking assignments" {  } { { "train_game_logic.sv" "" { Text "C:/Users/830913/Downloads/projetoTrem-20250218T171805Z-001/projetoTrem/train_game_logic.sv" 176 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1739908875331 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "train_game_logic.sv(208) " "Verilog HDL information at train_game_logic.sv(208): always construct contains both blocking and non-blocking assignments" {  } { { "train_game_logic.sv" "" { Text "C:/Users/830913/Downloads/projetoTrem-20250218T171805Z-001/projetoTrem/train_game_logic.sv" 208 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1739908875331 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PISTAH_HEIGHT train_game_logic.sv(13) " "Verilog HDL or VHDL information at train_game_logic.sv(13): object \"PISTAH_HEIGHT\" declared but not used" {  } { { "train_game_logic.sv" "" { Text "C:/Users/830913/Downloads/projetoTrem-20250218T171805Z-001/projetoTrem/train_game_logic.sv" 13 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1739908875332 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PISTAV_WIDTH train_game_logic.sv(14) " "Verilog HDL or VHDL information at train_game_logic.sv(14): object \"PISTAV_WIDTH\" declared but not used" {  } { { "train_game_logic.sv" "" { Text "C:/Users/830913/Downloads/projetoTrem-20250218T171805Z-001/projetoTrem/train_game_logic.sv" 14 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1739908875332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739908875335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 17:01:15 2025 " "Processing ended: Tue Feb 18 17:01:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739908875335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739908875335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739908875335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1739908875335 ""}
