{
  "module_name": "mt7615.h",
  "hash_id": "8d608c6ba5c91de91ae57d9149238fed6b8b7c3ddcd764127abd7f7698d41ad5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt76/mt7615/mt7615.h",
  "human_readable_source": " \n \n\n#ifndef __MT7615_H\n#define __MT7615_H\n\n#include <linux/completion.h>\n#include <linux/interrupt.h>\n#include <linux/ktime.h>\n#include <linux/regmap.h>\n#include \"../mt76_connac_mcu.h\"\n#include \"regs.h\"\n\n#define MT7615_MAX_INTERFACES\t\t16\n#define MT7615_MAX_WMM_SETS\t\t4\n#define MT7663_WTBL_SIZE\t\t32\n#define MT7615_WTBL_SIZE\t\t128\n#define MT7615_WTBL_RESERVED\t\t(mt7615_wtbl_size(dev) - 1)\n#define MT7615_WTBL_STA\t\t\t(MT7615_WTBL_RESERVED - \\\n\t\t\t\t\t MT7615_MAX_INTERFACES)\n\n#define MT7615_PM_TIMEOUT\t\t(HZ / 12)\n#define MT7615_HW_SCAN_TIMEOUT\t\t(HZ / 10)\n#define MT7615_RESET_TIMEOUT\t\t(30 * HZ)\n#define MT7615_RATE_RETRY\t\t2\n\n#define MT7615_TX_RING_SIZE\t\t1024\n#define MT7615_TX_MGMT_RING_SIZE\t128\n#define MT7615_TX_MCU_RING_SIZE\t\t128\n#define MT7615_TX_FWDL_RING_SIZE\t128\n\n#define MT7615_RX_RING_SIZE\t\t1024\n#define MT7615_RX_MCU_RING_SIZE\t\t512\n\n#define MT7615_DRV_OWN_RETRY_COUNT\t10\n\n#define MT7615_FIRMWARE_CR4\t\t\"mediatek/mt7615_cr4.bin\"\n#define MT7615_FIRMWARE_N9\t\t\"mediatek/mt7615_n9.bin\"\n#define MT7615_ROM_PATCH\t\t\"mediatek/mt7615_rom_patch.bin\"\n\n#define MT7622_FIRMWARE_N9\t\t\"mediatek/mt7622_n9.bin\"\n#define MT7622_ROM_PATCH\t\t\"mediatek/mt7622_rom_patch.bin\"\n\n#define MT7615_FIRMWARE_V1\t\t1\n#define MT7615_FIRMWARE_V2\t\t2\n#define MT7615_FIRMWARE_V3\t\t3\n\n#define MT7663_OFFLOAD_ROM_PATCH\t\"mediatek/mt7663pr2h.bin\"\n#define MT7663_OFFLOAD_FIRMWARE_N9\t\"mediatek/mt7663_n9_v3.bin\"\n#define MT7663_ROM_PATCH\t\t\"mediatek/mt7663pr2h_rebb.bin\"\n#define MT7663_FIRMWARE_N9\t\t\"mediatek/mt7663_n9_rebb.bin\"\n\n#define MT7615_EEPROM_SIZE\t\t1024\n#define MT7663_EEPROM_SIZE\t\t1536\n#define MT7615_TOKEN_SIZE\t\t4096\n\n#define MT_FRAC_SCALE\t\t12\n#define MT_FRAC(val, div)\t(((val) << MT_FRAC_SCALE) / (div))\n\n#define MT_CHFREQ_VALID\t\tBIT(7)\n#define MT_CHFREQ_DBDC_IDX\tBIT(6)\n#define MT_CHFREQ_SEQ\t\tGENMASK(5, 0)\n\n#define MT7615_BAR_RATE_DEFAULT\t\t0x4b  \n#define MT7615_CFEND_RATE_DEFAULT\t0x49  \n#define MT7615_CFEND_RATE_11B\t\t0x03  \n\nstruct mt7615_vif;\nstruct mt7615_sta;\nstruct mt7615_dfs_pulse;\nstruct mt7615_dfs_pattern;\nenum mt7615_cipher_type;\n\nenum mt7615_hw_txq_id {\n\tMT7615_TXQ_MAIN,\n\tMT7615_TXQ_EXT,\n\tMT7615_TXQ_MCU,\n\tMT7615_TXQ_FWDL,\n};\n\nenum mt7622_hw_txq_id {\n\tMT7622_TXQ_AC0,\n\tMT7622_TXQ_AC1,\n\tMT7622_TXQ_AC2,\n\tMT7622_TXQ_FWDL = MT7615_TXQ_FWDL,\n\tMT7622_TXQ_AC3,\n\tMT7622_TXQ_MGMT,\n\tMT7622_TXQ_MCU = 15,\n};\n\nstruct mt7615_rate_set {\n\tstruct ieee80211_tx_rate probe_rate;\n\tstruct ieee80211_tx_rate rates[4];\n};\n\nstruct mt7615_rate_desc {\n\tbool rateset;\n\tu16 probe_val;\n\tu16 val[4];\n\tu8 bw_idx;\n\tu8 bw;\n};\n\nstruct mt7615_wtbl_rate_desc {\n\tstruct list_head node;\n\n\tstruct mt7615_rate_desc rate;\n\tstruct mt7615_sta *sta;\n};\n\nstruct mt7663s_intr {\n\tu32 isr;\n\tstruct {\n\t\tu32 wtqcr[8];\n\t} tx;\n\tstruct {\n\t\tu16 num[2];\n\t\tu16 len[2][16];\n\t} rx;\n\tu32 rec_mb[2];\n} __packed;\n\nstruct mt7615_sta {\n\tstruct mt76_wcid wcid;  \n\n\tstruct mt7615_vif *vif;\n\n\tu32 airtime_ac[8];\n\n\tstruct ieee80211_tx_rate rates[4];\n\n\tstruct mt7615_rate_set rateset[2];\n\tu32 rate_set_tsf;\n\n\tu8 rate_count;\n\tu8 n_rates;\n\n\tu8 rate_probe;\n};\n\nstruct mt7615_vif {\n\tstruct mt76_vif mt76;  \n\tstruct mt7615_sta sta;\n\tbool sta_added;\n};\n\nstruct mib_stats {\n\tu32 ack_fail_cnt;\n\tu32 fcs_err_cnt;\n\tu32 rts_cnt;\n\tu32 rts_retries_cnt;\n\tu32 ba_miss_cnt;\n\tunsigned long aggr_per;\n};\n\nstruct mt7615_phy {\n\tstruct mt76_phy *mt76;\n\tstruct mt7615_dev *dev;\n\n\tstruct ieee80211_vif *monitor_vif;\n\n\tu8 n_beacon_vif;\n\n\tu32 rxfilter;\n\tu64 omac_mask;\n\n\tu16 noise;\n\n\tbool scs_en;\n\n\tunsigned long last_cca_adj;\n\tint false_cca_ofdm, false_cca_cck;\n\ts8 ofdm_sensitivity;\n\ts8 cck_sensitivity;\n\n\ts16 coverage_class;\n\tu8 slottime;\n\n\tu8 chfreq;\n\tu8 rdd_state;\n\n\tu32 rx_ampdu_ts;\n\tu32 ampdu_ref;\n\n\tstruct mib_stats mib;\n\n\tstruct sk_buff_head scan_event_list;\n\tstruct delayed_work scan_work;\n\n\tstruct work_struct roc_work;\n\tstruct timer_list roc_timer;\n\twait_queue_head_t roc_wait;\n\tbool roc_grant;\n\n#ifdef CONFIG_NL80211_TESTMODE\n\tstruct {\n\t\tu32 *reg_backup;\n\n\t\ts16 last_freq_offset;\n\t\tu8 last_rcpi[4];\n\t\ts8 last_ib_rssi[4];\n\t\ts8 last_wb_rssi[4];\n\t} test;\n#endif\n};\n\n#define mt7615_mcu_add_tx_ba(dev, ...)\t(dev)->mcu_ops->add_tx_ba((dev), __VA_ARGS__)\n#define mt7615_mcu_add_rx_ba(dev, ...)\t(dev)->mcu_ops->add_rx_ba((dev), __VA_ARGS__)\n#define mt7615_mcu_sta_add(phy, ...)\t((phy)->dev)->mcu_ops->sta_add((phy),  __VA_ARGS__)\n#define mt7615_mcu_add_dev_info(phy, ...) ((phy)->dev)->mcu_ops->add_dev_info((phy),  __VA_ARGS__)\n#define mt7615_mcu_add_bss_info(phy, ...) ((phy)->dev)->mcu_ops->add_bss_info((phy),  __VA_ARGS__)\n#define mt7615_mcu_add_beacon(dev, ...)\t(dev)->mcu_ops->add_beacon_offload((dev),  __VA_ARGS__)\n#define mt7615_mcu_set_pm(dev, ...)\t(dev)->mcu_ops->set_pm_state((dev),  __VA_ARGS__)\n#define mt7615_mcu_set_drv_ctrl(dev)\t(dev)->mcu_ops->set_drv_ctrl((dev))\n#define mt7615_mcu_set_fw_ctrl(dev)\t(dev)->mcu_ops->set_fw_ctrl((dev))\n#define mt7615_mcu_set_sta_decap_offload(dev, ...) (dev)->mcu_ops->set_sta_decap_offload((dev), __VA_ARGS__)\nstruct mt7615_mcu_ops {\n\tint (*add_tx_ba)(struct mt7615_dev *dev,\n\t\t\t struct ieee80211_ampdu_params *params,\n\t\t\t bool enable);\n\tint (*add_rx_ba)(struct mt7615_dev *dev,\n\t\t\t struct ieee80211_ampdu_params *params,\n\t\t\t bool enable);\n\tint (*sta_add)(struct mt7615_phy *phy, struct ieee80211_vif *vif,\n\t\t       struct ieee80211_sta *sta, bool enable);\n\tint (*add_dev_info)(struct mt7615_phy *phy, struct ieee80211_vif *vif,\n\t\t\t    bool enable);\n\tint (*add_bss_info)(struct mt7615_phy *phy, struct ieee80211_vif *vif,\n\t\t\t    struct ieee80211_sta *sta, bool enable);\n\tint (*add_beacon_offload)(struct mt7615_dev *dev,\n\t\t\t\t  struct ieee80211_hw *hw,\n\t\t\t\t  struct ieee80211_vif *vif, bool enable);\n\tint (*set_pm_state)(struct mt7615_dev *dev, int band, int state);\n\tint (*set_drv_ctrl)(struct mt7615_dev *dev);\n\tint (*set_fw_ctrl)(struct mt7615_dev *dev);\n\tint (*set_sta_decap_offload)(struct mt7615_dev *dev,\n\t\t\t\t     struct ieee80211_vif *vif,\n\t\t\t\t     struct ieee80211_sta *sta);\n};\n\nstruct mt7615_dev {\n\tunion {  \n\t\tstruct mt76_dev mt76;\n\t\tstruct mt76_phy mphy;\n\t};\n\n\tconst struct mt76_bus_ops *bus_ops;\n\tstruct mt7615_phy phy;\n\tu64 omac_mask;\n\n\tu16 chainmask;\n\n\tstruct ieee80211_ops *ops;\n\tconst struct mt7615_mcu_ops *mcu_ops;\n\tstruct regmap *infracfg;\n\tconst u32 *reg_map;\n\n\tstruct work_struct mcu_work;\n\n\tstruct work_struct reset_work;\n\twait_queue_head_t reset_wait;\n\tu32 reset_state;\n\n\tstruct {\n\t\tu8 n_pulses;\n\t\tu32 period;\n\t\tu16 width;\n\t\ts16 power;\n\t} radar_pattern;\n\tu32 hw_pattern;\n\n\tbool fw_debug;\n\tbool flash_eeprom;\n\tbool dbdc_support;\n\n\tu8 fw_ver;\n\n\tstruct work_struct rate_work;\n\tstruct list_head wrd_head;\n\n\tu32 debugfs_rf_wf;\n\tu32 debugfs_rf_reg;\n\n\tu32 muar_mask;\n\n\tstruct mt76_connac_pm pm;\n\tstruct mt76_connac_coredump coredump;\n};\n\nenum tx_pkt_queue_idx {\n\tMT_LMAC_AC00,\n\tMT_LMAC_AC01,\n\tMT_LMAC_AC02,\n\tMT_LMAC_AC03,\n\tMT_LMAC_ALTX0 = 0x10,\n\tMT_LMAC_BMC0,\n\tMT_LMAC_BCN0,\n\tMT_LMAC_PSMP0,\n\tMT_LMAC_ALTX1,\n\tMT_LMAC_BMC1,\n\tMT_LMAC_BCN1,\n\tMT_LMAC_PSMP1,\n};\n\nenum {\n\tMT_RX_SEL0,\n\tMT_RX_SEL1,\n};\n\nenum mt7615_rdd_cmd {\n\tRDD_STOP,\n\tRDD_START,\n\tRDD_DET_MODE,\n\tRDD_DET_STOP,\n\tRDD_CAC_START,\n\tRDD_CAC_END,\n\tRDD_NORMAL_START,\n\tRDD_DISABLE_DFS_CAL,\n\tRDD_PULSE_DBG,\n\tRDD_READ_PULSE,\n\tRDD_RESUME_BF,\n};\n\nstatic inline struct mt7615_phy *\nmt7615_hw_phy(struct ieee80211_hw *hw)\n{\n\tstruct mt76_phy *phy = hw->priv;\n\n\treturn phy->priv;\n}\n\nstatic inline struct mt7615_dev *\nmt7615_hw_dev(struct ieee80211_hw *hw)\n{\n\tstruct mt76_phy *phy = hw->priv;\n\n\treturn container_of(phy->dev, struct mt7615_dev, mt76);\n}\n\nstatic inline struct mt7615_phy *\nmt7615_ext_phy(struct mt7615_dev *dev)\n{\n\tstruct mt76_phy *phy = dev->mt76.phys[MT_BAND1];\n\n\tif (!phy)\n\t\treturn NULL;\n\n\treturn phy->priv;\n}\n\nextern struct ieee80211_rate mt7615_rates[12];\nextern const struct ieee80211_ops mt7615_ops;\nextern const u32 mt7615e_reg_map[__MT_BASE_MAX];\nextern const u32 mt7663e_reg_map[__MT_BASE_MAX];\nextern const u32 mt7663_usb_sdio_reg_map[__MT_BASE_MAX];\nextern struct pci_driver mt7615_pci_driver;\nextern struct platform_driver mt7622_wmac_driver;\nextern const struct mt76_testmode_ops mt7615_testmode_ops;\n\n#ifdef CONFIG_MT7622_WMAC\nint mt7622_wmac_init(struct mt7615_dev *dev);\n#else\nstatic inline int mt7622_wmac_init(struct mt7615_dev *dev)\n{\n\treturn 0;\n}\n#endif\n\nint mt7615_thermal_init(struct mt7615_dev *dev);\nint mt7615_mmio_probe(struct device *pdev, void __iomem *mem_base,\n\t\t      int irq, const u32 *map);\nu32 mt7615_reg_map(struct mt7615_dev *dev, u32 addr);\n\nu32 mt7615_reg_map(struct mt7615_dev *dev, u32 addr);\nint mt7615_led_set_blink(struct led_classdev *led_cdev,\n\t\t\t unsigned long *delay_on,\n\t\t\t unsigned long *delay_off);\nvoid mt7615_led_set_brightness(struct led_classdev *led_cdev,\n\t\t\t       enum led_brightness brightness);\nvoid mt7615_init_device(struct mt7615_dev *dev);\nint mt7615_register_device(struct mt7615_dev *dev);\nvoid mt7615_unregister_device(struct mt7615_dev *dev);\nint mt7615_register_ext_phy(struct mt7615_dev *dev);\nvoid mt7615_unregister_ext_phy(struct mt7615_dev *dev);\nint mt7615_eeprom_init(struct mt7615_dev *dev, u32 addr);\nint mt7615_eeprom_get_target_power_index(struct mt7615_dev *dev,\n\t\t\t\t\t struct ieee80211_channel *chan,\n\t\t\t\t\t u8 chain_idx);\nint mt7615_eeprom_get_power_delta_index(struct mt7615_dev *dev,\n\t\t\t\t\tenum nl80211_band band);\nint mt7615_wait_pdma_busy(struct mt7615_dev *dev);\nint mt7615_dma_init(struct mt7615_dev *dev);\nvoid mt7615_dma_start(struct mt7615_dev *dev);\nvoid mt7615_dma_cleanup(struct mt7615_dev *dev);\nint mt7615_mcu_init(struct mt7615_dev *dev);\nbool mt7615_wait_for_mcu_init(struct mt7615_dev *dev);\nvoid mt7615_mac_set_rates(struct mt7615_phy *phy, struct mt7615_sta *sta,\n\t\t\t  struct ieee80211_tx_rate *probe_rate,\n\t\t\t  struct ieee80211_tx_rate *rates);\nvoid mt7615_pm_wake_work(struct work_struct *work);\nvoid mt7615_pm_power_save_work(struct work_struct *work);\nint mt7615_mcu_del_wtbl_all(struct mt7615_dev *dev);\nint mt7615_mcu_set_chan_info(struct mt7615_phy *phy, int cmd);\nint mt7615_mcu_set_wmm(struct mt7615_dev *dev, u8 queue,\n\t\t       const struct ieee80211_tx_queue_params *params);\nvoid mt7615_mcu_rx_event(struct mt7615_dev *dev, struct sk_buff *skb);\nint mt7615_mcu_rdd_send_pattern(struct mt7615_dev *dev);\nint mt7615_mcu_fw_log_2_host(struct mt7615_dev *dev, u8 ctrl);\n\nstatic inline bool mt7615_firmware_offload(struct mt7615_dev *dev)\n{\n\treturn dev->fw_ver > MT7615_FIRMWARE_V2;\n}\n\nstatic inline u16 mt7615_wtbl_size(struct mt7615_dev *dev)\n{\n\tif (is_mt7663(&dev->mt76) && mt7615_firmware_offload(dev))\n\t\treturn MT7663_WTBL_SIZE;\n\telse\n\t\treturn MT7615_WTBL_SIZE;\n}\n\n#define mt7615_mutex_acquire(dev)\t\\\n\tmt76_connac_mutex_acquire(&(dev)->mt76, &(dev)->pm)\n#define mt7615_mutex_release(dev)\t\\\n\tmt76_connac_mutex_release(&(dev)->mt76, &(dev)->pm)\n\nstatic inline u8 mt7615_lmac_mapping(struct mt7615_dev *dev, u8 ac)\n{\n\tstatic const u8 lmac_queue_map[] = {\n\t\t[IEEE80211_AC_BK] = MT_LMAC_AC00,\n\t\t[IEEE80211_AC_BE] = MT_LMAC_AC01,\n\t\t[IEEE80211_AC_VI] = MT_LMAC_AC02,\n\t\t[IEEE80211_AC_VO] = MT_LMAC_AC03,\n\t};\n\n\tif (WARN_ON_ONCE(ac >= ARRAY_SIZE(lmac_queue_map)))\n\t\treturn MT_LMAC_AC01;  \n\n\treturn lmac_queue_map[ac];\n}\n\nstatic inline u32 mt7615_tx_mcu_int_mask(struct mt7615_dev *dev)\n{\n\treturn MT_INT_TX_DONE(dev->mt76.q_mcu[MT_MCUQ_WM]->hw_idx);\n}\n\nstatic inline unsigned long\nmt7615_get_macwork_timeout(struct mt7615_dev *dev)\n{\n\treturn dev->pm.enable ? HZ / 3 : HZ / 10;\n}\n\nvoid mt7615_dma_reset(struct mt7615_dev *dev);\nvoid mt7615_scan_work(struct work_struct *work);\nvoid mt7615_roc_work(struct work_struct *work);\nvoid mt7615_roc_timer(struct timer_list *timer);\nvoid mt7615_init_txpower(struct mt7615_dev *dev,\n\t\t\t struct ieee80211_supported_band *sband);\nint mt7615_set_channel(struct mt7615_phy *phy);\nvoid mt7615_init_work(struct mt7615_dev *dev);\n\nint mt7615_mcu_restart(struct mt76_dev *dev);\nvoid mt7615_update_channel(struct mt76_phy *mphy);\nbool mt7615_mac_wtbl_update(struct mt7615_dev *dev, int idx, u32 mask);\nvoid mt7615_mac_reset_counters(struct mt7615_phy *phy);\nvoid mt7615_mac_cca_stats_reset(struct mt7615_phy *phy);\nvoid mt7615_mac_set_scs(struct mt7615_phy *phy, bool enable);\nvoid mt7615_mac_enable_nf(struct mt7615_dev *dev, bool ext_phy);\nvoid mt7615_mac_enable_rtscts(struct mt7615_dev *dev,\n\t\t\t      struct ieee80211_vif *vif, bool enable);\nvoid mt7615_mac_sta_poll(struct mt7615_dev *dev);\nint mt7615_mac_write_txwi(struct mt7615_dev *dev, __le32 *txwi,\n\t\t\t  struct sk_buff *skb, struct mt76_wcid *wcid,\n\t\t\t  struct ieee80211_sta *sta, int pid,\n\t\t\t  struct ieee80211_key_conf *key,\n\t\t\t  enum mt76_txq_id qid, bool beacon);\nvoid mt7615_mac_set_timing(struct mt7615_phy *phy);\nint __mt7615_mac_wtbl_set_key(struct mt7615_dev *dev,\n\t\t\t      struct mt76_wcid *wcid,\n\t\t\t      struct ieee80211_key_conf *key);\nint mt7615_mac_wtbl_set_key(struct mt7615_dev *dev, struct mt76_wcid *wcid,\n\t\t\t    struct ieee80211_key_conf *key);\nvoid mt7615_mac_reset_work(struct work_struct *work);\nu32 mt7615_mac_get_sta_tid_sn(struct mt7615_dev *dev, int wcid, u8 tid);\n\nint mt7615_mcu_parse_response(struct mt76_dev *mdev, int cmd,\n\t\t\t      struct sk_buff *skb, int seq);\nu32 mt7615_rf_rr(struct mt7615_dev *dev, u32 wf, u32 reg);\nint mt7615_rf_wr(struct mt7615_dev *dev, u32 wf, u32 reg, u32 val);\nint mt7615_mcu_set_dbdc(struct mt7615_dev *dev);\nint mt7615_mcu_set_eeprom(struct mt7615_dev *dev);\nint mt7615_mcu_get_temperature(struct mt7615_dev *dev);\nint mt7615_mcu_set_tx_power(struct mt7615_phy *phy);\nvoid mt7615_mcu_exit(struct mt7615_dev *dev);\nvoid mt7615_mcu_fill_msg(struct mt7615_dev *dev, struct sk_buff *skb,\n\t\t\t int cmd, int *wait_seq);\n\nint mt7615_tx_prepare_skb(struct mt76_dev *mdev, void *txwi_ptr,\n\t\t\t  enum mt76_txq_id qid, struct mt76_wcid *wcid,\n\t\t\t  struct ieee80211_sta *sta,\n\t\t\t  struct mt76_tx_info *tx_info);\n\nvoid mt7615_tx_worker(struct mt76_worker *w);\nvoid mt7615_tx_token_put(struct mt7615_dev *dev);\nbool mt7615_rx_check(struct mt76_dev *mdev, void *data, int len);\nvoid mt7615_queue_rx_skb(struct mt76_dev *mdev, enum mt76_rxq_id q,\n\t\t\t struct sk_buff *skb, u32 *info);\nint mt7615_mac_sta_add(struct mt76_dev *mdev, struct ieee80211_vif *vif,\n\t\t       struct ieee80211_sta *sta);\nvoid mt7615_mac_sta_remove(struct mt76_dev *mdev, struct ieee80211_vif *vif,\n\t\t\t   struct ieee80211_sta *sta);\nvoid mt7615_mac_work(struct work_struct *work);\nint mt7615_mcu_set_rx_hdr_trans_blacklist(struct mt7615_dev *dev);\nint mt7615_mcu_set_fcc5_lpn(struct mt7615_dev *dev, int val);\nint mt7615_mcu_set_pulse_th(struct mt7615_dev *dev,\n\t\t\t    const struct mt7615_dfs_pulse *pulse);\nint mt7615_mcu_set_radar_th(struct mt7615_dev *dev, int index,\n\t\t\t    const struct mt7615_dfs_pattern *pattern);\nint mt7615_mcu_set_test_param(struct mt7615_dev *dev, u8 param, bool test_mode,\n\t\t\t      u32 val);\nint mt7615_mcu_set_sku_en(struct mt7615_phy *phy, bool enable);\nint mt7615_mcu_apply_rx_dcoc(struct mt7615_phy *phy);\nint mt7615_mcu_apply_tx_dpd(struct mt7615_phy *phy);\nint mt7615_dfs_init_radar_detector(struct mt7615_phy *phy);\n\nint mt7615_mcu_set_roc(struct mt7615_phy *phy, struct ieee80211_vif *vif,\n\t\t       struct ieee80211_channel *chan, int duration);\n\nint mt7615_init_debugfs(struct mt7615_dev *dev);\nint mt7615_mcu_wait_response(struct mt7615_dev *dev, int cmd, int seq);\n\nint mt7615_mac_set_beacon_filter(struct mt7615_phy *phy,\n\t\t\t\t struct ieee80211_vif *vif,\n\t\t\t\t bool enable);\nint mt7615_mcu_set_bss_pm(struct mt7615_dev *dev, struct ieee80211_vif *vif,\n\t\t\t  bool enable);\nint __mt7663_load_firmware(struct mt7615_dev *dev);\nvoid mt7615_coredump_work(struct work_struct *work);\n\nvoid mt7622_trigger_hif_int(struct mt7615_dev *dev, bool en);\n\n \nint mt7663_usb_sdio_tx_prepare_skb(struct mt76_dev *mdev, void *txwi_ptr,\n\t\t\t\t   enum mt76_txq_id qid, struct mt76_wcid *wcid,\n\t\t\t\t   struct ieee80211_sta *sta,\n\t\t\t\t   struct mt76_tx_info *tx_info);\nbool mt7663_usb_sdio_tx_status_data(struct mt76_dev *mdev, u8 *update);\nvoid mt7663_usb_sdio_tx_complete_skb(struct mt76_dev *mdev,\n\t\t\t\t     struct mt76_queue_entry *e);\nint mt7663_usb_sdio_register_device(struct mt7615_dev *dev);\nint mt7663u_mcu_init(struct mt7615_dev *dev);\nint mt7663u_mcu_power_on(struct mt7615_dev *dev);\n\n \nint mt7663s_mcu_init(struct mt7615_dev *dev);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}