# Verilog
Synthesizable verilog codes for practice

1- Logic Gates using Gate Level model 
2- Logic Gates using Data model
3- Half Adder
4- Full Adder
5- Full Adder using Half Adders
6- Half Subtractor
7- Full Subtractor
8- Full Subtractor using Half Subtractors
9- Ripple Carry Adder(4-bit)
10- Multiplexer(2 : 1)
11- Multiplexer(8 : 1)
12- Multiplexer(8 : 1) using Multiplexer(2 : 1)
13- Demultiplexer(1 : 8)
14- Encoder(8 : 3)
15- Priority Encoder
16- Decoder(3 : 8)
17- 4-bit comparator
18- Decimal-BCD Encoder
19- Octal-Binary Encoder
20- Hexadecimal-Binary Encoder
21- Binary-Gray Converter 
22- Gray-Binary Converter
23- Even Parity Generator
24- Odd Parity Generator
25- Even Parity Checker
26- Odd Parity Checker
27- Binary-Seven Segment Display Converter
28- Carry Look Ahead Adder
29- BCD Adder
30- BCD-Excess_3 Converter
31- Carry Save Adder
32- Squares of 3bit numbers
33- Tristate Buffer
34- RS Latch using NOR Gates
35- RS Latch using NAND Gates
36- SR Flip Flop
37- JK Flip Flop
38- D Flip Flop
39- T Flip Flop
40- D Latch
41- Asynchronous Counter using T FLipFlops
42- Synchronous Up and Down Counter
43- Johnson Counter
44- Ring Counter
45- Serial In Serial Out Register(SISO)
46- Serial In Parallel Out Register(SIPO)
47- Parallel In Serial Out Register(PISO)
48- Parallel In Parallel Out Register(PIPO)
49- Master-Slave D FLipFlop
50- Sequence Detector using Mealy FSM
51- Sequence Detector using Moore FSM

