{
  "Top": "array_FIFO",
  "RtlTop": "array_FIFO",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "-fbg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_interface array_FIFO ",
      "set_directive_interface array_FIFO "
    ],
    "DirectiveInfo": [
      "interface array_FIFO {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredd_i}} {}",
      "interface array_FIFO {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredd_o}} {}"
    ]
  },
  "Args": {
    "d_o": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["4"],
        "interfaceRef": "d_o"
      }
    },
    "d_i": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["4"],
        "interfaceRef": "d_i"
      }
    },
    "idx": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["4"],
        "multiInterfaceRef": [
          "idx_address0",
          "idx_address1",
          "idx_d0",
          "idx_d1",
          "idx_q0",
          "idx_q1"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "5",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "array_FIFO",
    "Version": "1.0",
    "DisplayName": "Array_fifo",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/array_FIFO.c"],
    "Vhdl": ["impl\/vhdl\/array_FIFO.vhd"],
    "Verilog": ["impl\/verilog\/array_FIFO.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "E:\/Vivado\/array_FIFO\/array_FIFO\/proj_array_FIFO\/solution1\/.autopilot\/db\/array_FIFO.design.xml",
    "DebugDir": "E:\/Vivado\/array_FIFO\/array_FIFO\/proj_array_FIFO\/solution1\/.debug",
    "ProtoInst": ["E:\/Vivado\/array_FIFO\/array_FIFO\/proj_array_FIFO\/solution1\/.debug\/array_FIFO.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "d_i": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "d_o": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "idx_address0": {
      "type": "data",
      "dir": "out",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "2"
        }},
      "bundle_name": "idx",
      "bundle_role": "address0"
    },
    "idx_address1": {
      "type": "data",
      "dir": "out",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "2"
        }},
      "bundle_name": "idx",
      "bundle_role": "address1"
    },
    "idx_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "idx",
      "bundle_role": "d0"
    },
    "idx_d1": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "idx",
      "bundle_role": "d1"
    },
    "idx_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "idx",
      "bundle_role": "q0"
    },
    "idx_q1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "idx",
      "bundle_role": "q1"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "d_o_din": {
      "dir": "out",
      "width": "32"
    },
    "d_o_full_n": {
      "dir": "in",
      "width": "1"
    },
    "d_o_write": {
      "dir": "out",
      "width": "1"
    },
    "d_i_dout": {
      "dir": "in",
      "width": "32"
    },
    "d_i_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "d_i_read": {
      "dir": "out",
      "width": "1"
    },
    "idx_address0": {
      "dir": "out",
      "width": "2"
    },
    "idx_ce0": {
      "dir": "out",
      "width": "1"
    },
    "idx_we0": {
      "dir": "out",
      "width": "1"
    },
    "idx_d0": {
      "dir": "out",
      "width": "32"
    },
    "idx_q0": {
      "dir": "in",
      "width": "32"
    },
    "idx_address1": {
      "dir": "out",
      "width": "2"
    },
    "idx_ce1": {
      "dir": "out",
      "width": "1"
    },
    "idx_we1": {
      "dir": "out",
      "width": "1"
    },
    "idx_d1": {
      "dir": "out",
      "width": "32"
    },
    "idx_q1": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "array_FIFO"},
    "Info": {"array_FIFO": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"array_FIFO": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.500"
        },
        "Loops": [{
            "Name": "For_Loop",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "LUT": "69",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "array_FIFO",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-05-01 09:06:39 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
