<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SEEMAAFOOR.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Boje_semafora.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Boje_semafora.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Boje_semafora.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Segmentni_7.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Segmentni_7.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Segmentni_7.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Z150_Uk.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Z150_Uk.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Z150_Uk.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Z150_Uk.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Z150_Uk.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Z150_Uk.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Z150_Uk.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Z150_Uk.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Z150_Uk.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Z150_Uk.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Z150_Uk.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Z150_Uk.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Z150_Uk.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Z150_Uk.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Z150_Uk.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Z150_Uk.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Z150_Uk.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Z150_Uk.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Z150_Uk.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Z150_Uk.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Z150_Uk_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Z150_Uk_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Z150_Uk_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Z150_Uk_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Z150_Uk_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Z150_Uk_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Z150_Uk_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Z150_Uk_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Z150_Uk_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Z150_Uk_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Z150_Uk_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Z150_Uk_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Z150_Uk_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Z150_Uk_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Z150_Uk_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="demux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="demux.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="demux.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="freqDivGen.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="freqDivGen.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="freqDivGen.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="z150_uk.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="z150_uk.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="z150_uk.drc" xil_pn:subbranch="FPGAConfiguration"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1622183129" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1622183129">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1622183129" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-944902597890645360" xil_pn:start_ts="1622183129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622183129" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7102040122794857864" xil_pn:start_ts="1622183129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622183129" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1622183129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622183129" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1013263202008885262" xil_pn:start_ts="1622183129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622183661" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1622183661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622183661" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8257772961393193662" xil_pn:start_ts="1622183661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622189222" xil_pn:in_ck="8157296012516060796" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-2220340107242277057" xil_pn:start_ts="1622189211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Z150_Uk.lso"/>
      <outfile xil_pn:name="Z150_Uk.ngc"/>
      <outfile xil_pn:name="Z150_Uk.ngr"/>
      <outfile xil_pn:name="Z150_Uk.prj"/>
      <outfile xil_pn:name="Z150_Uk.stx"/>
      <outfile xil_pn:name="Z150_Uk.syr"/>
      <outfile xil_pn:name="Z150_Uk.xst"/>
      <outfile xil_pn:name="Z150_Uk_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1622186316" xil_pn:in_ck="140192982896168667" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8780501060231406617" xil_pn:start_ts="1622186316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622189229" xil_pn:in_ck="4639382340843551056" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1794259037436312397" xil_pn:start_ts="1622189222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Z150_Uk.bld"/>
      <outfile xil_pn:name="Z150_Uk.ngd"/>
      <outfile xil_pn:name="Z150_Uk_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1622189260" xil_pn:in_ck="4689924447357277873" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1622189229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Z150_Uk.pcf"/>
      <outfile xil_pn:name="Z150_Uk_map.map"/>
      <outfile xil_pn:name="Z150_Uk_map.mrp"/>
      <outfile xil_pn:name="Z150_Uk_map.ncd"/>
      <outfile xil_pn:name="Z150_Uk_map.ngm"/>
      <outfile xil_pn:name="Z150_Uk_map.xrpt"/>
      <outfile xil_pn:name="Z150_Uk_summary.xml"/>
      <outfile xil_pn:name="Z150_Uk_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1622189289" xil_pn:in_ck="-6766598155249135318" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1622189260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Z150_Uk.ncd"/>
      <outfile xil_pn:name="Z150_Uk.pad"/>
      <outfile xil_pn:name="Z150_Uk.par"/>
      <outfile xil_pn:name="Z150_Uk.ptwx"/>
      <outfile xil_pn:name="Z150_Uk.unroutes"/>
      <outfile xil_pn:name="Z150_Uk.xpi"/>
      <outfile xil_pn:name="Z150_Uk_pad.csv"/>
      <outfile xil_pn:name="Z150_Uk_pad.txt"/>
      <outfile xil_pn:name="Z150_Uk_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1622189316" xil_pn:in_ck="140192982896161042" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1622189289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Z150_Uk.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="z150_uk.bgn"/>
      <outfile xil_pn:name="z150_uk.bit"/>
      <outfile xil_pn:name="z150_uk.drc"/>
    </transform>
    <transform xil_pn:end_ts="1622189316" xil_pn:in_ck="189203511676943132" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="4674625285961985627" xil_pn:start_ts="1622189316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622189289" xil_pn:in_ck="-1981633612454661971" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1622189278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Z150_Uk.twr"/>
      <outfile xil_pn:name="Z150_Uk.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
