
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001297                       # Number of seconds simulated
sim_ticks                                  1297241260                       # Number of ticks simulated
final_tick                                 1297241260                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 229202                       # Simulator instruction rate (inst/s)
host_op_rate                                   229201                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              117725014                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694804                       # Number of bytes of host memory used
host_seconds                                    11.02                       # Real time elapsed on the host
sim_insts                                     2525621                       # Number of instructions simulated
sim_ops                                       2525621                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        118848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        376704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         13760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             605056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       118848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        13760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        149056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data            100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  4                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         91615957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        290388543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         10607125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          4390856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           986709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4292185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           148006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          3404147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           148006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          3305476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           296013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          3552153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           740032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4292185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           542690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4045508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          1184051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4193514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           246677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3848166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          4094844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4242850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          1233387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4390856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          1085380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4440192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           444019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          3453483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           789367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4341521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           740032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4933546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             466417480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     91615957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     10607125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       986709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       148006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       148006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       296013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       740032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       542690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      1184051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       246677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      4094844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      1233387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      1085380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       444019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       789367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       740032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        114902297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          197342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               197342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          197342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        91615957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       290388543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        10607125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         4390856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          986709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4292185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          148006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         3404147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          148006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         3305476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          296013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         3552153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          740032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4292185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          542690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4045508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         1184051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4193514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          246677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3848166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         4094844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4242850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         1233387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4390856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         1085380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4440192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          444019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         3453483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          789367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4341521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          740032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4933546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            466614822                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132501                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73750                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5668                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              88856                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66390                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           74.716395                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26473                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               84                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3641                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2880                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            761                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          251                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1180                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     180927                       # DTB read hits
system.cpu00.dtb.read_misses                      626                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 181553                       # DTB read accesses
system.cpu00.dtb.write_hits                    127965                       # DTB write hits
system.cpu00.dtb.write_misses                    1077                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                129042                       # DTB write accesses
system.cpu00.dtb.data_hits                     308892                       # DTB hits
system.cpu00.dtb.data_misses                     1703                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 310595                       # DTB accesses
system.cpu00.itb.fetch_hits                    149066                       # ITB hits
system.cpu00.itb.fetch_misses                     155                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149221                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2912                       # Number of system calls
system.cpu00.numCycles                        1007389                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            81199                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1189210                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132501                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95743                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      716638                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12706                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                380                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6103                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          601                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  149066                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2568                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           811274                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.465855                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.729010                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 593589     73.17%     73.17% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16370      2.02%     75.19% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17338      2.14%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17062      2.10%     79.43% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37980      4.68%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15857      1.95%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18775      2.31%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11301      1.39%     89.77% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83002     10.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             811274                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.131529                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.180487                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  88336                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              555414                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129584                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               33323                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4617                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26522                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1784                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1125370                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7275                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4617                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 104240                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 95365                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       217380                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147151                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              242521                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1105973                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2759                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                21979                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 1354                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               208567                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            758099                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1369298                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1211180                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155831                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668777                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  89322                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4017                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1650                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  149055                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179661                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135310                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32091                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12336                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   968756                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2719                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  952702                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1594                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        101670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        50024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          348                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       811274                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.174328                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.941218                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            513843     63.34%     63.34% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             73269      9.03%     72.37% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60510      7.46%     79.83% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45102      5.56%     85.39% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43401      5.35%     90.74% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28643      3.53%     94.27% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             27112      3.34%     97.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11536      1.42%     99.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7858      0.97%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        811274                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4969     16.11%     16.11% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.28%     29.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  82      0.27%     29.66% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.66% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.66% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5883     19.08%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     48.74% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9644     31.27%     80.01% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6166     19.99%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              551690     57.91%     57.91% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12789      1.34%     59.25% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.25% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35723      3.75%     63.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37115      3.90%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             184831     19.40%     86.30% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130530     13.70%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               952702                       # Type of FU issued
system.cpu00.iq.rate                         0.945714                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30841                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032372                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2505709                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          950259                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       814510                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243404                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123304                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116958                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               858525                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125018                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21155                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18708                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15791                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          207                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         9658                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4617                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 21995                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               65446                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1079052                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1564                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179661                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135310                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1560                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  103                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               65235                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1585                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3124                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4709                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              944988                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              181574                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7714                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107577                       # number of nop insts executed
system.cpu00.iew.exec_refs                     310625                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110533                       # Number of branches executed
system.cpu00.iew.exec_stores                   129051                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.938057                       # Inst execution rate
system.cpu00.iew.wb_sent                       935087                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      931468                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  546034                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777863                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.924636                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701967                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        105849                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2371                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3932                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       794723                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.218557                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.311073                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       546325     68.74%     68.74% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51386      6.47%     75.21% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51302      6.46%     81.67% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30267      3.81%     85.47% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35596      4.48%     89.95% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8850      1.11%     91.07% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12963      1.63%     92.70% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5060      0.64%     93.33% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        52974      6.67%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       794723                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968415                       # Number of instructions committed
system.cpu00.commit.committedOps               968415                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280472                       # Number of memory references committed
system.cpu00.commit.loads                      160953                       # Number of loads committed
system.cpu00.commit.membars                      1035                       # Number of memory barriers committed
system.cpu00.commit.branches                   100087                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  791935                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22217                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98611     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503170     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.11% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        161988     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119520     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968415                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               52974                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1812035                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2165190                       # The number of ROB writes
system.cpu00.timesIdled                          1389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        196115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      91969                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869804                       # Number of Instructions Simulated
system.cpu00.committedOps                      869804                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.158179                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.158179                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.863424                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.863424                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1141490                       # number of integer regfile reads
system.cpu00.int_regfile_writes                613231                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151790                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102911                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  5000                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2250                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           12009                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         123.759762                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            228662                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           12136                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           18.841628                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        90049340                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   123.759762                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.966873                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.966873                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          555177                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         555177                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       141855                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        141855                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        84623                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        84623                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          933                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          933                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1099                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1099                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       226478                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         226478                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       226478                       # number of overall hits
system.cpu00.dcache.overall_hits::total        226478                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8837                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8837                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        33774                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33774                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          254                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          254                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           23                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        42611                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        42611                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        42611                       # number of overall misses
system.cpu00.dcache.overall_misses::total        42611                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    402451980                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    402451980                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5418526491                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5418526491                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2468560                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2468560                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       384680                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       384680                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5820978471                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5820978471                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5820978471                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5820978471                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150692                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150692                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118397                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118397                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       269089                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       269089                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       269089                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       269089                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.058643                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.058643                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.285261                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.285261                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.213985                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.213985                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.020499                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.020499                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.158353                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.158353                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.158353                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.158353                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 45541.697409                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 45541.697409                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 160434.846065                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 160434.846065                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  9718.740157                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  9718.740157                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 16725.217391                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 16725.217391                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 136607.412898                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 136607.412898                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 136607.412898                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 136607.412898                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       155710                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2927                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    53.197813                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8937                       # number of writebacks
system.cpu00.dcache.writebacks::total            8937                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3000                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3000                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        27266                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        27266                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          137                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        30266                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        30266                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        30266                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        30266                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5837                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5837                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6508                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6508                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          117                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          117                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           23                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        12345                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        12345                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        12345                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        12345                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    234112000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    234112000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1145552158                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1145552158                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       902700                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       902700                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       357540                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       357540                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1379664158                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1379664158                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1379664158                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1379664158                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.038735                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.038735                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.054968                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.054968                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.098568                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.098568                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.020499                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.020499                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.045877                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.045877                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.045877                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.045877                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 40108.274799                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 40108.274799                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 176022.150891                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 176022.150891                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  7715.384615                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7715.384615                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 15545.217391                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 15545.217391                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 111758.943540                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 111758.943540                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 111758.943540                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 111758.943540                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7409                       # number of replacements
system.cpu00.icache.tags.tagsinuse         472.175727                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140103                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7921                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.687539                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       788806400                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   472.175727                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.922218                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.922218                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          306039                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         306039                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140103                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140103                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140103                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140103                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140103                       # number of overall hits
system.cpu00.icache.overall_hits::total        140103                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8956                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8956                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8956                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8956                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8956                       # number of overall misses
system.cpu00.icache.overall_misses::total         8956                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    657094785                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    657094785                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    657094785                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    657094785                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    657094785                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    657094785                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       149059                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       149059                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       149059                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       149059                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       149059                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       149059                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.060084                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.060084                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.060084                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.060084                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.060084                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.060084                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 73369.225659                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 73369.225659                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 73369.225659                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 73369.225659                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 73369.225659                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 73369.225659                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          981                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              23                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    42.652174                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7409                       # number of writebacks
system.cpu00.icache.writebacks::total            7409                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1035                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1035                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1035                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1035                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1035                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1035                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7921                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7921                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7921                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7921                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7921                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7921                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    474532265                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    474532265                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    474532265                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    474532265                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    474532265                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    474532265                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.053140                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.053140                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.053140                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.053140                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.053140                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.053140                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 59908.125868                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 59908.125868                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 59908.125868                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 59908.125868                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 59908.125868                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 59908.125868                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 23754                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           19669                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             892                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              17143                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 11987                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           69.923584                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  1830                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            99                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             98                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      20342                       # DTB read hits
system.cpu01.dtb.read_misses                      365                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  20707                       # DTB read accesses
system.cpu01.dtb.write_hits                      6811                       # DTB write hits
system.cpu01.dtb.write_misses                      24                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  6835                       # DTB write accesses
system.cpu01.dtb.data_hits                      27153                       # DTB hits
system.cpu01.dtb.data_misses                      389                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  27542                       # DTB accesses
system.cpu01.itb.fetch_hits                     20491                       # ITB hits
system.cpu01.itb.fetch_misses                      62                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 20553                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                          92922                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             9894                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       142915                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     23754                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            13818                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       51481                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  1993                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1979                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   20491                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 439                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            64568                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.213403                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.946034                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  36778     56.96%     56.96% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1125      1.74%     58.70% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   2079      3.22%     61.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   4669      7.23%     69.15% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   6343      9.82%     78.98% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    607      0.94%     79.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   3235      5.01%     84.93% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   2048      3.17%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   7684     11.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              64568                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.255634                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.538010                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  11777                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               29186                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   20897                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2033                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  665                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               1808                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 338                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               132665                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1272                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  665                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  12969                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  6525                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        19710                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   21656                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3033                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               129927                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 283                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  390                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1041                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  318                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands             88076                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              163720                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         150893                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12821                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               74219                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  13857                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              526                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          507                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    7799                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              20706                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              7698                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            2454                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2560                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   113319                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               900                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  111013                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             312                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         14777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined         7420                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           73                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        64568                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.719319                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.284801                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             35261     54.61%     54.61% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              4003      6.20%     60.81% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              4927      7.63%     68.44% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              5566      8.62%     77.06% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              3729      5.78%     82.84% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              3208      4.97%     87.81% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              6336      9.81%     97.62% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7               818      1.27%     98.88% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               720      1.12%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         64568                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1009     24.66%     24.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     24.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     24.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  65      1.59%     26.25% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     26.25% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     26.25% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                339      8.29%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     34.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1833     44.81%     79.34% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 845     20.66%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               77599     69.90%     69.90% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                218      0.20%     70.10% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     70.10% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2935      2.64%     72.74% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     72.74% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     72.74% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1928      1.74%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.48% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              21335     19.22%     93.70% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              6994      6.30%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               111013                       # Type of FU issued
system.cpu01.iq.rate                         1.194690                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      4091                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.036852                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           267228                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          115455                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        98015                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23769                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13562                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10400                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               102864                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12236                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            248                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         2297                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         1341                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          764                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  665                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  2105                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 901                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            126343                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             142                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               20706                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               7698                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              497                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 873                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          147                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          520                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                667                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              109957                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               20707                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1056                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       12124                       # number of nop insts executed
system.cpu01.iew.exec_refs                      27542                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  20592                       # Number of branches executed
system.cpu01.iew.exec_stores                     6835                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.183326                       # Inst execution rate
system.cpu01.iew.wb_sent                       109031                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      108415                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   60827                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   75523                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.166731                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.805410                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         15320                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             561                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        62244                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.779111                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.675013                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        35776     57.48%     57.48% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         6704     10.77%     68.25% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         2984      4.79%     73.04% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1626      2.61%     75.65% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         3186      5.12%     80.77% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         3399      5.46%     86.23% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          649      1.04%     87.28% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         3804      6.11%     93.39% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         4116      6.61%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        62244                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             110739                       # Number of instructions committed
system.cpu01.commit.committedOps               110739                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        24766                       # Number of memory references committed
system.cpu01.commit.loads                       18409                       # Number of loads committed
system.cpu01.commit.membars                       377                       # Number of memory barriers committed
system.cpu01.commit.branches                    18945                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   94039                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1322                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        11301     10.21%     10.21% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          69339     62.61%     72.82% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           155      0.14%     72.96% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     72.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.60%     75.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.73%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.29% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         18786     16.96%     94.26% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         6360      5.74%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          110739                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                4116                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     183095                       # The number of ROB reads
system.cpu01.rob.rob_writes                    254427                       # The number of ROB writes
system.cpu01.timesIdled                           268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         28354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     966248                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     99442                       # Number of Instructions Simulated
system.cpu01.committedOps                       99442                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.934434                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.934434                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.070166                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.070166                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 142746                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 74225                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11137                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8178                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   285                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   92                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             399                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          34.795731                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             23599                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             510                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           46.272549                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    34.795731                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.271842                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.271842                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           52180                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          52180                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        17992                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         17992                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         5257                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         5257                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           41                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           22                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        23249                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          23249                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        23249                       # number of overall hits
system.cpu01.dcache.overall_hits::total         23249                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         1370                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1370                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1060                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1060                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           16                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           17                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2430                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2430                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2430                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2430                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     98404920                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     98404920                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     80669464                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     80669464                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       345740                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       345740                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       182900                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       182900                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        23600                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        23600                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    179074384                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    179074384                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    179074384                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    179074384                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        19362                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        19362                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         6317                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         6317                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           39                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           39                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        25679                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        25679                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        25679                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        25679                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.070757                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.070757                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.167801                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.167801                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.280702                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.280702                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.435897                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.435897                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.094630                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.094630                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.094630                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.094630                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 71828.408759                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 71828.408759                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 76103.267925                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 76103.267925                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 21608.750000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 21608.750000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 10758.823529                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 10758.823529                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 73693.162140                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 73693.162140                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 73693.162140                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 73693.162140                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2163                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs              95                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    22.768421                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          220                       # number of writebacks
system.cpu01.dcache.writebacks::total             220                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data          882                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total          882                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          634                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          634                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            6                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1516                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1516                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1516                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1516                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          488                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          488                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          426                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          426                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           10                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           17                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          914                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          914                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     29010300                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     29010300                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     24977049                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     24977049                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        67260                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        67260                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       164020                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       164020                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        22420                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        22420                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     53987349                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     53987349                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     53987349                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     53987349                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.025204                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.025204                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.067437                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.067437                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.175439                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.175439                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.435897                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.435897                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.035593                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.035593                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.035593                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.035593                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 59447.336066                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 59447.336066                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 58631.570423                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 58631.570423                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         6726                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6726                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  9648.235294                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  9648.235294                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 59067.121444                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 59067.121444                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 59067.121444                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 59067.121444                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             266                       # number of replacements
system.cpu01.icache.tags.tagsinuse         121.393182                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             19572                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             724                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           27.033149                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   121.393182                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.237096                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.237096                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           41694                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          41694                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        19572                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         19572                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        19572                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          19572                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        19572                       # number of overall hits
system.cpu01.icache.overall_hits::total         19572                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          913                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          913                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          913                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          913                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          913                       # number of overall misses
system.cpu01.icache.overall_misses::total          913                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     92972193                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     92972193                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     92972193                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     92972193                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     92972193                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     92972193                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        20485                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        20485                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        20485                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        20485                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        20485                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        20485                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.044569                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.044569                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.044569                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.044569                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.044569                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.044569                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 101831.536692                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 101831.536692                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 101831.536692                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 101831.536692                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 101831.536692                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 101831.536692                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          266                       # number of writebacks
system.cpu01.icache.writebacks::total             266                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          189                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          189                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          189                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          189                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          189                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          189                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          724                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          724                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          724                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          724                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          724                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          724                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     65766113                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     65766113                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     65766113                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     65766113                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     65766113                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     65766113                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.035343                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.035343                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.035343                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.035343                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.035343                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.035343                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 90837.172652                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 90837.172652                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 90837.172652                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 90837.172652                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 90837.172652                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 90837.172652                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 39287                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           29776                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1556                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              26762                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 20177                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           75.394216                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  4192                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           150                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            133                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      32969                       # DTB read hits
system.cpu02.dtb.read_misses                      441                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  33410                       # DTB read accesses
system.cpu02.dtb.write_hits                     10958                       # DTB write hits
system.cpu02.dtb.write_misses                      32                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                 10990                       # DTB write accesses
system.cpu02.dtb.data_hits                      43927                       # DTB hits
system.cpu02.dtb.data_misses                      473                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  44400                       # DTB accesses
system.cpu02.itb.fetch_hits                     35249                       # ITB hits
system.cpu02.itb.fetch_misses                      75                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 35324                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         133933                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             9975                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       228445                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     39287                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            24386                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       71659                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  3409                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        40830                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2286                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   35249                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 587                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           126538                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.805347                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.763609                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  81145     64.13%     64.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   2178      1.72%     65.85% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   4012      3.17%     69.02% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   6460      5.11%     74.12% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  11056      8.74%     82.86% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   1354      1.07%     83.93% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   6177      4.88%     88.81% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   2441      1.93%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  11715      9.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             126538                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.293333                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.705666                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  12935                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               33922                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   34841                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                2835                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1175                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               4503                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 548                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               209161                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                2361                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1175                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  14802                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  8910                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        22131                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   35694                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                2996                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               203318                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 288                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  421                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  690                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  465                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            134448                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              244204                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         231508                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12689                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps              106195                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  28253                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              755                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          736                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   10105                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              34598                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             13327                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            4098                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           3618                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   173890                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              1355                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  166545                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             405                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         32481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        16644                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          337                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       126538                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.316166                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.108372                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             81137     64.12%     64.12% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              6735      5.32%     69.44% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              8729      6.90%     76.34% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              8263      6.53%     82.87% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              5890      4.65%     87.53% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              4903      3.87%     91.40% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              7935      6.27%     97.67% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1690      1.34%     99.01% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              1256      0.99%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        126538                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1252     24.90%     24.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     24.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     24.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  81      1.61%     26.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     26.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     26.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                320      6.36%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     32.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 2142     42.60%     75.48% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                1233     24.52%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              115781     69.52%     69.52% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                180      0.11%     69.63% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     69.63% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2920      1.75%     71.38% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     71.38% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     71.38% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1934      1.16%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.54% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              34300     20.60%     93.14% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             11426      6.86%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               166545                       # Type of FU issued
system.cpu02.iq.rate                         1.243495                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      5028                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.030190                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           441451                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          194426                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       151974                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23610                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13344                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10391                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               159424                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12145                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           1178                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         6017                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         4014                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          806                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1175                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  4443                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1677                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            196653                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             340                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               34598                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts              13327                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              692                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   26                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1641                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          374                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          839                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1213                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              164560                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               33410                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1985                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       21408                       # number of nop insts executed
system.cpu02.iew.exec_refs                      44400                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  32575                       # Number of branches executed
system.cpu02.iew.exec_stores                    10990                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.228674                       # Inst execution rate
system.cpu02.iew.wb_sent                       163341                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      162365                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   91109                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  113019                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.212285                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.806139                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         34163                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls          1018                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            1027                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        80729                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.992394                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.838599                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        43469     53.85%     53.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         9529     11.80%     65.65% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         4356      5.40%     71.05% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         2328      2.88%     73.93% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         3166      3.92%     77.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         4608      5.71%     83.56% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          872      1.08%     84.64% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         4525      5.61%     90.24% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         7876      9.76%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        80729                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             160844                       # Number of instructions committed
system.cpu02.commit.committedOps               160844                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        37894                       # Number of memory references committed
system.cpu02.commit.loads                       28581                       # Number of loads committed
system.cpu02.commit.membars                       489                       # Number of memory barriers committed
system.cpu02.commit.branches                    28954                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  137259                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               2836                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        18084     11.24%     11.24% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          99445     61.83%     73.07% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.07%     73.14% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     73.14% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      1.79%     74.93% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     74.93% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     74.93% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      1.19%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         29070     18.07%     94.20% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         9332      5.80%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          160844                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                7876                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     266456                       # The number of ROB reads
system.cpu02.rob.rob_writes                    394992                       # The number of ROB writes
system.cpu02.timesIdled                           137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          7395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     965424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    142764                       # Number of Instructions Simulated
system.cpu02.committedOps                      142764                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.938143                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.938143                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.065936                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.065936                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 209737                       # number of integer regfile reads
system.cpu02.int_regfile_writes                114584                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11130                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8141                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                  1127                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  412                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             944                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          32.580556                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             35975                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1056                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           34.067235                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    32.580556                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.254536                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.254536                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           82356                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          82356                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        28079                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         28079                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         7947                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         7947                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data          156                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data          112                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          112                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        36026                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          36026                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        36026                       # number of overall hits
system.cpu02.dcache.overall_hits::total         36026                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2772                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2772                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         1178                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         1178                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           66                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           74                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         3950                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         3950                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         3950                       # number of overall misses
system.cpu02.dcache.overall_misses::total         3950                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    104348580                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    104348580                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     83582878                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     83582878                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       794140                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       794140                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       801220                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       801220                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        80240                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        80240                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    187931458                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    187931458                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    187931458                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    187931458                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        30851                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        30851                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         9125                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         9125                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data          222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        39976                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        39976                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        39976                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        39976                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.089851                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.089851                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.129096                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.129096                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.297297                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.297297                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.397849                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.397849                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.098809                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.098809                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.098809                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.098809                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 37643.787879                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 37643.787879                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 70953.207131                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 70953.207131                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 12032.424242                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 12032.424242                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 10827.297297                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 10827.297297                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 47577.584304                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 47577.584304                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 47577.584304                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 47577.584304                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2479                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          108                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             112                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    22.133929                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          428                       # number of writebacks
system.cpu02.dcache.writebacks::total             428                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1387                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1387                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          649                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          649                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           11                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         2036                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         2036                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         2036                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         2036                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1385                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1385                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          529                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          529                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           55                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           73                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           73                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1914                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1914                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1914                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1914                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     36332200                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     36332200                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     25196529                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     25196529                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       474360                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       474360                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       719800                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       719800                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        75520                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        75520                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     61528729                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     61528729                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     61528729                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     61528729                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.044893                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.044893                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.057973                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.057973                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.247748                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.247748                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.392473                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.392473                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.047879                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.047879                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.047879                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.047879                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 26232.635379                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 26232.635379                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 47630.489603                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 47630.489603                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  8624.727273                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8624.727273                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  9860.273973                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  9860.273973                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 32146.671369                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 32146.671369                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 32146.671369                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 32146.671369                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             607                       # number of replacements
system.cpu02.icache.tags.tagsinuse         120.871358                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             33976                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            1097                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           30.971741                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   120.871358                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.236077                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.236077                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          411                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           71591                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          71591                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        33976                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         33976                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        33976                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          33976                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        33976                       # number of overall hits
system.cpu02.icache.overall_hits::total         33976                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1271                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1271                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1271                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1271                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1271                       # number of overall misses
system.cpu02.icache.overall_misses::total         1271                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     38541160                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     38541160                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     38541160                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     38541160                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     38541160                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     38541160                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        35247                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        35247                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        35247                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        35247                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        35247                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        35247                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.036060                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.036060                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.036060                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.036060                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.036060                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.036060                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 30323.493312                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 30323.493312                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 30323.493312                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 30323.493312                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 30323.493312                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 30323.493312                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          607                       # number of writebacks
system.cpu02.icache.writebacks::total             607                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          174                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          174                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          174                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          174                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          174                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          174                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         1097                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         1097                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         1097                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         1097                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         1097                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         1097                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     30311840                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     30311840                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     30311840                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     30311840                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     30311840                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     30311840                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.031123                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.031123                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.031123                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.031123                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.031123                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.031123                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 27631.577028                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 27631.577028                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 27631.577028                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 27631.577028                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 27631.577028                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 27631.577028                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  7128                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            5650                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             654                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               5784                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  1895                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           32.762794                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   556                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                       6080                       # DTB read hits
system.cpu03.dtb.read_misses                      321                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                   6401                       # DTB read accesses
system.cpu03.dtb.write_hits                      3195                       # DTB write hits
system.cpu03.dtb.write_misses                      26                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  3221                       # DTB write accesses
system.cpu03.dtb.data_hits                       9275                       # DTB hits
system.cpu03.dtb.data_misses                      347                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                   9622                       # DTB accesses
system.cpu03.itb.fetch_hits                      5888                       # ITB hits
system.cpu03.itb.fetch_misses                      74                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                  5962                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          73996                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             4642                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        55167                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      7128                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             2451                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       19064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1469                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 91                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        39895                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         1886                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    5888                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 272                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            66342                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.831555                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.271295                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  57193     86.21%     86.21% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    535      0.81%     87.02% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    635      0.96%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    755      1.14%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   1134      1.71%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    312      0.47%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    426      0.64%     91.93% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    371      0.56%     92.49% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   4981      7.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              66342                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.096330                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.745540                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   6719                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               12129                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    5947                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1148                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  504                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                596                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 237                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                47310                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 961                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  504                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   7389                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  6471                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         3827                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    6361                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                1895                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                45365                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 289                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  390                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  932                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                   63                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             33554                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups               64837                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          51981                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12852                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               22157                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  11397                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              100                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    4151                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               6174                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              3946                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             247                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            105                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    40907                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   38648                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             259                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         12213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         6105                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        66342                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.582557                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.651224                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             56766     85.57%     85.57% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1795      2.71%     88.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              1290      1.94%     90.22% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              1024      1.54%     91.76% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              1339      2.02%     93.78% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5               944      1.42%     95.20% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              1815      2.74%     97.94% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               717      1.08%     99.02% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               652      0.98%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         66342                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                   963     48.98%     48.98% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     48.98% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     48.98% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  82      4.17%     53.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     53.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     53.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                373     18.97%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     72.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  435     22.13%     94.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 113      5.75%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               23617     61.11%     61.12% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                191      0.49%     61.61% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     61.61% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2946      7.62%     69.24% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     69.24% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     69.24% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1931      5.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               6620     17.13%     91.36% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              3339      8.64%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                38648                       # Type of FU issued
system.cpu03.iq.rate                         0.522299                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      1966                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.050869                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           121858                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           39654                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        25869                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             24005                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13584                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10420                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                28238                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12372                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            204                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1741                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1135                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          840                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  504                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  1609                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1481                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             42483                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             163                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                6174                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               3946                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1460                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          106                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          403                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                509                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               37755                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                6401                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             893                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        1478                       # number of nop insts executed
system.cpu03.iew.exec_refs                       9622                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   4901                       # Number of branches executed
system.cpu03.iew.exec_stores                     3221                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.510230                       # Inst execution rate
system.cpu03.iew.wb_sent                        36830                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       36289                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   21477                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   30508                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.490418                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.703979                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         12414                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             424                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        24552                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.208781                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.518441                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        18391     74.91%     74.91% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1          889      3.62%     78.53% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1101      4.48%     83.01% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          590      2.40%     85.41% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          617      2.51%     87.93% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5          240      0.98%     88.91% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          212      0.86%     89.77% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          219      0.89%     90.66% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         2293      9.34%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        24552                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              29678                       # Number of instructions committed
system.cpu03.commit.committedOps                29678                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         7244                       # Number of memory references committed
system.cpu03.commit.loads                        4433                       # Number of loads committed
system.cpu03.commit.membars                        16                       # Number of memory barriers committed
system.cpu03.commit.branches                     3513                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   24143                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                218                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          890      3.00%      3.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          16617     55.99%     58.99% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           113      0.38%     59.37% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     59.37% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      9.70%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      6.47%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          4449     14.99%     90.53% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2811      9.47%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           29678                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                2293                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      63519                       # The number of ROB reads
system.cpu03.rob.rob_writes                     86066                       # The number of ROB writes
system.cpu03.timesIdled                           115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          7654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    1025361                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     28792                       # Number of Instructions Simulated
system.cpu03.committedOps                       28792                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.570019                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.570019                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.389102                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.389102                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  44311                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 20148                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11151                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8180                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   108                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             323                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          29.938832                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              6163                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             425                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           14.501176                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    29.938832                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.233897                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.233897                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          102                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           16347                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          16347                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         3881                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3881                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         2295                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2295                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           23                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           13                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data         6176                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           6176                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         6176                       # number of overall hits
system.cpu03.dcache.overall_hits::total          6176                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1221                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1221                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          495                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          495                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            3                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            8                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         1716                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         1716                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         1716                       # number of overall misses
system.cpu03.dcache.overall_misses::total         1716                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     90896580                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     90896580                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     66321836                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     66321836                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       155760                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       155760                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        80240                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        80240                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        12980                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        12980                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    157218416                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    157218416                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    157218416                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    157218416                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         5102                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5102                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         2790                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2790                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         7892                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7892                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         7892                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7892                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.239318                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.239318                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.177419                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.177419                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.380952                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.380952                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.217435                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.217435                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.217435                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.217435                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 74444.373464                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 74444.373464                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 133983.507071                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 133983.507071                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data        51920                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total        51920                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data        10030                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total        10030                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 91619.123543                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 91619.123543                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 91619.123543                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 91619.123543                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2214                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             101                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    21.920792                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          183                       # number of writebacks
system.cpu03.dcache.writebacks::total             183                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          852                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          852                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          375                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          375                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1227                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1227                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1227                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1227                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          369                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          369                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          120                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            8                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          489                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          489                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          489                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          489                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     25655560                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     25655560                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     16606128                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     16606128                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        71980                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        71980                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        11800                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        11800                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     42261688                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     42261688                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     42261688                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     42261688                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.072325                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.072325                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.043011                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.043011                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.380952                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.380952                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.061961                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.061961                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.061961                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.061961                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 69527.262873                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 69527.262873                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 138384.400000                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 138384.400000                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         4720                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4720                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  8997.500000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  8997.500000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 86424.719836                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 86424.719836                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 86424.719836                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 86424.719836                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              78                       # number of replacements
system.cpu03.icache.tags.tagsinuse         103.798808                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              5343                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             468                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           11.416667                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   103.798808                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.202732                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.202732                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           12238                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          12238                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         5343                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          5343                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         5343                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           5343                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         5343                       # number of overall hits
system.cpu03.icache.overall_hits::total          5343                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          542                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          542                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          542                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          542                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          542                       # number of overall misses
system.cpu03.icache.overall_misses::total          542                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     27173040                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     27173040                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     27173040                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     27173040                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     27173040                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     27173040                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         5885                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         5885                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         5885                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         5885                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         5885                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         5885                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.092099                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.092099                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.092099                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.092099                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.092099                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.092099                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 50134.760148                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 50134.760148                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 50134.760148                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 50134.760148                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 50134.760148                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 50134.760148                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs    16.500000                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           78                       # number of writebacks
system.cpu03.icache.writebacks::total              78                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           74                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           74                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           74                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          468                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          468                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          468                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          468                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          468                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          468                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     20941460                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     20941460                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     20941460                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     20941460                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     20941460                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     20941460                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.079524                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.079524                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.079524                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.079524                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.079524                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.079524                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 44746.709402                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 44746.709402                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 44746.709402                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 44746.709402                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 44746.709402                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 44746.709402                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  7074                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            5610                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             628                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               5718                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  1916                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           33.508220                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   558                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            72                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             72                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                       6063                       # DTB read hits
system.cpu04.dtb.read_misses                      312                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                   6375                       # DTB read accesses
system.cpu04.dtb.write_hits                      3173                       # DTB write hits
system.cpu04.dtb.write_misses                      25                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3198                       # DTB write accesses
system.cpu04.dtb.data_hits                       9236                       # DTB hits
system.cpu04.dtb.data_misses                      337                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                   9573                       # DTB accesses
system.cpu04.itb.fetch_hits                      5873                       # ITB hits
system.cpu04.itb.fetch_misses                      70                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                  5943                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          72929                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             4444                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        54635                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      7074                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             2474                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       19138                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1413                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        39744                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2015                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    5873                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 256                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            66087                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.826713                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.262231                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  56991     86.24%     86.24% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    530      0.80%     87.04% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    644      0.97%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    752      1.14%     89.15% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   1147      1.74%     90.89% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    330      0.50%     91.39% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    431      0.65%     92.04% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    359      0.54%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   4903      7.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              66087                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.096998                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.749153                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   6416                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               12399                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    5882                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1158                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  488                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                582                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                46827                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 921                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  488                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   7087                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  6584                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         4088                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    6294                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                1802                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                44906                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 289                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  474                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  743                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                   82                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             33229                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups               64196                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          51505                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12687                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               22074                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  11155                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               97                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4310                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6072                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              3916                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             262                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            139                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    40446                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   38333                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             234                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         11873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         5919                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        66087                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.580038                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.645313                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             56564     85.59%     85.59% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1744      2.64%     88.23% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1315      1.99%     90.22% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              1092      1.65%     91.87% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1331      2.01%     93.89% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5               887      1.34%     95.23% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              1797      2.72%     97.95% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               714      1.08%     99.03% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               643      0.97%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         66087                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                   941     49.16%     49.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     49.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     49.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  85      4.44%     53.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     53.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     53.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                337     17.61%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     71.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  439     22.94%     94.15% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 112      5.85%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               23391     61.02%     61.03% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                184      0.48%     61.51% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     61.51% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2925      7.63%     69.14% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     69.14% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     69.14% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1929      5.03%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               6603     17.23%     91.40% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              3297      8.60%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                38333                       # Type of FU issued
system.cpu04.iq.rate                         0.525621                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      1914                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.049931                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           120982                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           39058                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        25605                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23919                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13378                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10365                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                27937                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12306                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            204                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1661                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1127                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          901                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  488                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1741                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1356                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             41998                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             141                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6072                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               3916                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1337                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          125                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          364                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                489                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               37486                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6375                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             847                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        1455                       # number of nop insts executed
system.cpu04.iew.exec_refs                       9573                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   4837                       # Number of branches executed
system.cpu04.iew.exec_stores                     3198                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.514007                       # Inst execution rate
system.cpu04.iew.wb_sent                        36482                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       35970                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   21294                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   30283                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.493219                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.703167                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         11919                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             410                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        24523                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.204910                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.513606                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        18368     74.90%     74.90% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1          886      3.61%     78.51% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1123      4.58%     83.09% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          605      2.47%     85.56% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          598      2.44%     88.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5          233      0.95%     88.95% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          211      0.86%     89.81% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          214      0.87%     90.68% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2285      9.32%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        24523                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              29548                       # Number of instructions committed
system.cpu04.commit.committedOps                29548                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         7200                       # Number of memory references committed
system.cpu04.commit.loads                        4411                       # Number of loads committed
system.cpu04.commit.membars                        17                       # Number of memory barriers committed
system.cpu04.commit.branches                     3493                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   24026                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                214                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          882      2.98%      2.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          16538     55.97%     58.95% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.38%     59.34% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     59.34% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      9.74%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      6.50%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4428     14.99%     90.56% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2789      9.44%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           29548                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2285                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      62899                       # The number of ROB reads
system.cpu04.rob.rob_writes                     84743                       # The number of ROB writes
system.cpu04.timesIdled                           104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          6842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    1026428                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     28670                       # Number of Instructions Simulated
system.cpu04.committedOps                       28670                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.543739                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.543739                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.393122                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.393122                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  43974                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 19963                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11119                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8116                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   112                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             312                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          28.692777                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6061                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             415                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           14.604819                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    28.692777                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.224162                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.224162                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          103                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           16110                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          16110                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3796                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3796                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2275                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2275                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           23                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           14                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6071                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6071                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6071                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6071                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1217                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1217                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          492                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          492                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            4                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            8                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1709                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1709                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1709                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1709                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     98928840                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     98928840                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     67957318                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     67957318                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       221840                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       221840                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       142780                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       142780                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    166886158                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    166886158                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    166886158                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    166886158                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         5013                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5013                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         2767                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2767                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         7780                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7780                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         7780                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7780                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.242769                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.242769                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.177810                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.177810                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.363636                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.363636                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.219666                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.219666                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.219666                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.219666                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 81289.104355                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 81289.104355                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 138124.630081                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 138124.630081                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data        55460                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total        55460                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 17847.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 17847.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 97651.350497                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 97651.350497                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 97651.350497                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 97651.350497                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2484                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             109                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    22.788991                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          197                       # number of writebacks
system.cpu04.dcache.writebacks::total             197                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          858                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          858                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          380                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          380                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            2                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1238                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1238                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1238                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1238                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          359                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          359                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          112                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          112                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            8                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          471                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          471                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     27194280                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     27194280                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     16392550                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     16392550                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        12980                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        12980                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       133340                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       133340                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     43586830                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     43586830                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     43586830                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     43586830                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.071614                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.071614                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.040477                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.040477                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.060540                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.060540                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.060540                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.060540                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 75750.083565                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 75750.083565                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 146362.053571                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 146362.053571                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         6490                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6490                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 16667.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 16667.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 92541.040340                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 92541.040340                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 92541.040340                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 92541.040340                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              54                       # number of replacements
system.cpu04.icache.tags.tagsinuse          97.293187                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              5368                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             434                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           12.368664                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    97.293187                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.190026                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.190026                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           12180                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          12180                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         5368                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          5368                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         5368                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           5368                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         5368                       # number of overall hits
system.cpu04.icache.overall_hits::total          5368                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          505                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          505                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          505                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          505                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          505                       # number of overall misses
system.cpu04.icache.overall_misses::total          505                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     24422460                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     24422460                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     24422460                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     24422460                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     24422460                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     24422460                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         5873                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         5873                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         5873                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         5873                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         5873                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         5873                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.085987                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.085987                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.085987                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.085987                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.085987                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.085987                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 48361.306931                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 48361.306931                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 48361.306931                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 48361.306931                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 48361.306931                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 48361.306931                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu04.icache.writebacks::total              54                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           71                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           71                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           71                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          434                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          434                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          434                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     18437500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     18437500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     18437500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     18437500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     18437500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     18437500                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.073897                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.073897                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.073897                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.073897                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.073897                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.073897                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 42482.718894                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 42482.718894                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 42482.718894                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 42482.718894                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 42482.718894                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 42482.718894                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  9141                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            7220                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             707                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               7329                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  2809                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           38.327193                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   736                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       6637                       # DTB read hits
system.cpu05.dtb.read_misses                      341                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   6978                       # DTB read accesses
system.cpu05.dtb.write_hits                      3378                       # DTB write hits
system.cpu05.dtb.write_misses                      32                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3410                       # DTB write accesses
system.cpu05.dtb.data_hits                      10015                       # DTB hits
system.cpu05.dtb.data_misses                      373                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  10388                       # DTB accesses
system.cpu05.itb.fetch_hits                      6874                       # ITB hits
system.cpu05.itb.fetch_misses                      68                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  6942                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          76250                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             5153                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        64144                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      9141                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             3546                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       20707                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1589                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        40530                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         1962                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    6874                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 290                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            69273                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.925960                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.365907                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  58428     84.34%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    725      1.05%     85.39% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    820      1.18%     86.57% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    834      1.20%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1465      2.11%     89.89% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    348      0.50%     90.40% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    454      0.66%     91.05% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    639      0.92%     91.97% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5560      8.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              69273                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.119882                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.841233                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   7290                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               12288                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    7444                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1173                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  548                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                800                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 256                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                55632                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1054                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  548                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   8000                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  6120                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         4212                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    7834                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2029                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                53362                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 292                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  453                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  855                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  327                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             38957                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               74852                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          61976                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12871                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               26391                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  12566                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              116                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           97                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4010                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6860                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              4157                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             307                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            163                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    47716                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               121                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   44987                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             262                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         13333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6765                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        69273                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.649416                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.729514                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             58271     84.12%     84.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1852      2.67%     86.79% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1596      2.30%     89.10% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1077      1.55%     90.65% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1531      2.21%     92.86% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1362      1.97%     94.83% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              1991      2.87%     97.70% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               912      1.32%     99.02% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               681      0.98%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         69273                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   978     49.87%     49.87% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     49.87% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     49.87% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  71      3.62%     53.49% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     53.49% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     53.49% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                331     16.88%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     70.37% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  444     22.64%     93.01% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 137      6.99%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               29165     64.83%     64.84% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                191      0.42%     65.26% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     65.26% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2945      6.55%     71.81% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     71.81% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     71.81% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1930      4.29%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.10% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               7225     16.06%     92.16% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3527      7.84%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                44987                       # Type of FU issued
system.cpu05.iq.rate                         0.589993                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1961                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.043590                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           137618                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           47600                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        32184                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23852                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13594                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10411                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                34675                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12269                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            210                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1917                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1218                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          791                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  548                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  1816                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1191                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             50066                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             151                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6860                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               4157                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               92                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1175                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          124                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          427                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                551                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               44058                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6978                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             929                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        2229                       # number of nop insts executed
system.cpu05.iew.exec_refs                      10388                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   6501                       # Number of branches executed
system.cpu05.iew.exec_stores                     3410                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.577810                       # Inst execution rate
system.cpu05.iew.wb_sent                        43172                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       42595                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   25288                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   35515                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.558623                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.712037                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         13574                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             461                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        26676                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.352864                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.613895                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        19208     72.00%     72.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1          951      3.57%     75.57% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1430      5.36%     80.93% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          604      2.26%     83.19% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          912      3.42%     86.61% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          236      0.88%     87.50% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          335      1.26%     88.75% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          372      1.39%     90.15% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2628      9.85%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        26676                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              36089                       # Number of instructions committed
system.cpu05.commit.committedOps                36089                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7882                       # Number of memory references committed
system.cpu05.commit.loads                        4943                       # Number of loads committed
system.cpu05.commit.membars                        21                       # Number of memory barriers committed
system.cpu05.commit.branches                     5010                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   29835                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                366                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass         1589      4.40%      4.40% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          21686     60.09%     64.49% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.31%     64.81% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     64.81% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      7.97%     72.78% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     72.78% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     72.78% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      5.32%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.10% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4964     13.75%     91.86% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2939      8.14%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           36089                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2628                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      72814                       # The number of ROB reads
system.cpu05.rob.rob_writes                    101382                       # The number of ROB writes
system.cpu05.timesIdled                           121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    1023107                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     34504                       # Number of Instructions Simulated
system.cpu05.committedOps                       34504                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.209889                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.209889                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.452511                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.452511                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  53096                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 24851                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11154                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8168                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   130                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   56                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             298                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          27.749034                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6751                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           16.793532                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    27.749034                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.216789                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.216789                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          104                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           17790                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          17790                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         4539                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4539                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2384                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2384                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           31                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           13                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6923                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6923                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6923                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6923                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1154                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1154                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          530                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            5                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           12                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         1684                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1684                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         1684                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1684                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     87756600                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     87756600                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     72356348                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     72356348                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       207680                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       207680                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       204140                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       204140                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        27140                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        27140                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    160112948                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    160112948                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    160112948                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    160112948                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5693                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5693                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2914                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2914                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         8607                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         8607                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         8607                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         8607                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.202705                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.202705                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.181881                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.181881                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.138889                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.138889                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.480000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.480000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.195655                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.195655                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.195655                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.195655                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 76045.580589                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 76045.580589                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 136521.411321                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 136521.411321                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data        41536                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total        41536                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 17011.666667                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 17011.666667                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 95078.947743                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 95078.947743                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 95078.947743                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 95078.947743                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2303                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             101                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    22.801980                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          152                       # number of writebacks
system.cpu05.dcache.writebacks::total             152                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          799                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          799                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          400                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          400                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            3                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1199                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1199                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1199                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1199                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          355                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          130                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           12                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          485                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          485                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     24644300                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     24644300                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     17619745                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     17619745                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       191160                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       191160                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        25960                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        25960                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     42264045                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     42264045                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     42264045                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     42264045                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.062357                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.062357                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.044612                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.044612                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.056349                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.056349                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.056349                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.056349                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 69420.563380                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 69420.563380                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 135536.500000                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 135536.500000                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         4720                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4720                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data        15930                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total        15930                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 87142.360825                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 87142.360825                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 87142.360825                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 87142.360825                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             108                       # number of replacements
system.cpu05.icache.tags.tagsinuse          97.510826                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              6281                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             513                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           12.243665                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    97.510826                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.190451                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.190451                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          329                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           14255                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          14255                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         6281                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          6281                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         6281                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           6281                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         6281                       # number of overall hits
system.cpu05.icache.overall_hits::total          6281                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          590                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          590                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          590                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          590                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          590                       # number of overall misses
system.cpu05.icache.overall_misses::total          590                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     25774739                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     25774739                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     25774739                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     25774739                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     25774739                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     25774739                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         6871                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         6871                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         6871                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         6871                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         6871                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         6871                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.085868                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.085868                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.085868                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.085868                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.085868                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.085868                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 43685.998305                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 43685.998305                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 43685.998305                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 43685.998305                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 43685.998305                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 43685.998305                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          108                       # number of writebacks
system.cpu05.icache.writebacks::total             108                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           77                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           77                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           77                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          513                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          513                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          513                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          513                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          513                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          513                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     20279479                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     20279479                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     20279479                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     20279479                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     20279479                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     20279479                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.074662                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.074662                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.074662                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.074662                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.074662                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.074662                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 39531.148148                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 39531.148148                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 39531.148148                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 39531.148148                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 39531.148148                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 39531.148148                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 36764                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           27817                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1504                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              25540                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 18589                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           72.783868                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  3948                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           133                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits               13                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            120                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      30211                       # DTB read hits
system.cpu06.dtb.read_misses                      416                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  30627                       # DTB read accesses
system.cpu06.dtb.write_hits                     10048                       # DTB write hits
system.cpu06.dtb.write_misses                      37                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                 10085                       # DTB write accesses
system.cpu06.dtb.data_hits                      40259                       # DTB hits
system.cpu06.dtb.data_misses                      453                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  40712                       # DTB accesses
system.cpu06.itb.fetch_hits                     33079                       # ITB hits
system.cpu06.itb.fetch_misses                      77                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 33156                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         127897                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10093                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       211795                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     36764                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            22550                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       66280                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  3305                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        39567                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         1969                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   33079                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 553                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           119665                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.769899                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.747714                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  77507     64.77%     64.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   2126      1.78%     66.55% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   3653      3.05%     69.60% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   6108      5.10%     74.70% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                  10128      8.46%     83.17% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1369      1.14%     84.31% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   5721      4.78%     89.09% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   2068      1.73%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  10985      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             119665                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.287450                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.655981                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  12796                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               30861                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   32736                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2585                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1120                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               4242                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 549                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               194032                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                2331                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1120                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  14514                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  8933                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        18890                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   33488                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3153                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               188826                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 298                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  437                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1051                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  417                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            125330                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              226801                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         214010                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12784                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               99053                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  26277                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              616                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          596                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    9051                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              31757                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             12059                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            3461                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           2797                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   161797                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              1099                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  154992                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             390                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         29839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        15119                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          250                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       119665                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.295216                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.103188                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             77461     64.73%     64.73% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              6216      5.19%     69.93% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              8324      6.96%     76.88% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              7670      6.41%     83.29% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              5211      4.35%     87.65% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              4525      3.78%     91.43% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              7370      6.16%     97.59% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1675      1.40%     98.99% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              1213      1.01%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        119665                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1269     28.38%     28.38% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     28.38% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     28.38% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  75      1.68%     30.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     30.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     30.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                307      6.87%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     36.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1787     39.97%     76.90% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                1033     23.10%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              108005     69.68%     69.69% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                185      0.12%     69.81% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     69.81% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2925      1.89%     71.69% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     71.69% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     71.69% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1936      1.25%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.94% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              31470     20.30%     93.25% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite             10467      6.75%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               154992                       # Type of FU issued
system.cpu06.iq.rate                         1.211850                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      4471                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.028847                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           410866                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          179238                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       140688                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23644                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13544                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10412                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               147308                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12151                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           1173                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         5347                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         3399                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          733                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1120                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  4133                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1789                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            182584                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             275                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               31757                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              12059                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              560                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   24                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1748                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          351                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          796                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1147                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              153084                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               30627                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1908                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       19688                       # number of nop insts executed
system.cpu06.iew.exec_refs                      40712                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  30488                       # Number of branches executed
system.cpu06.iew.exec_stores                    10085                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.196932                       # Inst execution rate
system.cpu06.iew.wb_sent                       152001                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      151100                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   85328                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  105919                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.181419                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.805597                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         31064                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           849                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             972                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        75534                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.982869                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.848111                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        41199     54.54%     54.54% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         8524     11.28%     65.83% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         4162      5.51%     71.34% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         2108      2.79%     74.13% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         2790      3.69%     77.82% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         4292      5.68%     83.51% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          788      1.04%     84.55% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         4114      5.45%     90.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         7557     10.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        75534                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             149774                       # Number of instructions committed
system.cpu06.commit.committedOps               149774                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        35070                       # Number of memory references committed
system.cpu06.commit.loads                       26410                       # Number of loads committed
system.cpu06.commit.membars                       411                       # Number of memory barriers committed
system.cpu06.commit.branches                    27041                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  127712                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               2686                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        16721     11.16%     11.16% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          92642     61.85%     73.02% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.08%     73.10% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     73.10% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      1.92%     75.02% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     75.02% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     75.02% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.28%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         26821     17.91%     94.21% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         8677      5.79%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          149774                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                7557                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     247424                       # The number of ROB reads
system.cpu06.rob.rob_writes                    366232                       # The number of ROB writes
system.cpu06.timesIdled                           154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          8232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     971460                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    133057                       # Number of Instructions Simulated
system.cpu06.committedOps                      133057                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.961220                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.961220                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.040345                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.040345                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 194020                       # number of integer regfile reads
system.cpu06.int_regfile_writes                105941                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11146                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8164                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                  1015                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  389                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             886                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          26.568796                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             33062                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             995                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           33.228141                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    26.568796                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.207569                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.207569                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           75576                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          75576                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        25704                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         25704                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         7445                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         7445                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data          150                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          150                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          111                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          111                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        33149                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          33149                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        33149                       # number of overall hits
system.cpu06.dcache.overall_hits::total         33149                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2490                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2490                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         1037                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1037                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           57                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           57                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           66                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         3527                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         3527                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         3527                       # number of overall misses
system.cpu06.dcache.overall_misses::total         3527                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    103830560                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    103830560                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     85973553                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     85973553                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       658440                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       658440                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       779980                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       779980                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        20060                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        20060                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    189804113                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    189804113                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    189804113                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    189804113                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        28194                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        28194                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         8482                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         8482                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          177                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          177                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        36676                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        36676                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        36676                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        36676                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.088317                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.088317                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.122259                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.122259                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.275362                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.275362                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.372881                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.372881                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.096166                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.096166                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.096166                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.096166                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 41699.020080                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 41699.020080                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 82906.029894                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 82906.029894                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 11551.578947                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 11551.578947                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 11817.878788                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 11817.878788                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 53814.605330                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 53814.605330                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 53814.605330                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 53814.605330                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         2165                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             110                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    19.681818                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          349                       # number of writebacks
system.cpu06.dcache.writebacks::total             349                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1257                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1257                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          578                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          578                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data           10                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1835                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1835                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1835                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1835                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1233                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1233                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          459                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          459                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           47                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           66                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           66                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1692                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1692                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1692                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1692                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     34071320                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     34071320                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     24765825                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     24765825                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       372880                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       372880                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       703280                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       703280                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        18880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        18880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     58837145                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     58837145                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     58837145                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     58837145                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.043733                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.043733                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.054115                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.054115                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.227053                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.227053                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.372881                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.372881                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.046134                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.046134                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.046134                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.046134                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 27632.862936                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 27632.862936                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 53956.045752                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 53956.045752                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  7933.617021                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7933.617021                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 10655.757576                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 10655.757576                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 34773.726359                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 34773.726359                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 34773.726359                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 34773.726359                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             585                       # number of replacements
system.cpu06.icache.tags.tagsinuse         102.101550                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             31831                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            1071                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           29.720822                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   102.101550                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.199417                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.199417                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           67225                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          67225                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        31831                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         31831                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        31831                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          31831                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        31831                       # number of overall hits
system.cpu06.icache.overall_hits::total         31831                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1246                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1246                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1246                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1246                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1246                       # number of overall misses
system.cpu06.icache.overall_misses::total         1246                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     38700458                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     38700458                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     38700458                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     38700458                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     38700458                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     38700458                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        33077                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        33077                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        33077                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        33077                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        33077                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        33077                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.037670                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.037670                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.037670                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.037670                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.037670                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.037670                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 31059.757624                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 31059.757624                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 31059.757624                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 31059.757624                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 31059.757624                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 31059.757624                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          585                       # number of writebacks
system.cpu06.icache.writebacks::total             585                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          175                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          175                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          175                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         1071                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         1071                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         1071                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         1071                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         1071                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         1071                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     29192018                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     29192018                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     29192018                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     29192018                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     29192018                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     29192018                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.032379                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.032379                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.032379                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.032379                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.032379                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.032379                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 27256.786181                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 27256.786181                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 27256.786181                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 27256.786181                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 27256.786181                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 27256.786181                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 47193                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           35010                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1689                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              32267                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 24488                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           75.891778                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  5464                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           138                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits               22                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            116                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      40015                       # DTB read hits
system.cpu07.dtb.read_misses                      441                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  40456                       # DTB read accesses
system.cpu07.dtb.write_hits                     13505                       # DTB write hits
system.cpu07.dtb.write_misses                      46                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                 13551                       # DTB write accesses
system.cpu07.dtb.data_hits                      53520                       # DTB hits
system.cpu07.dtb.data_misses                      487                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  54007                       # DTB accesses
system.cpu07.itb.fetch_hits                     42486                       # ITB hits
system.cpu07.itb.fetch_misses                      77                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 42563                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         147128                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            11023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       270227                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     47193                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            29974                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       82719                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3711                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                688                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        41003                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2076                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   42486                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 598                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           139442                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.937917                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.793549                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  85089     61.02%     61.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   2637      1.89%     62.91% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   4780      3.43%     66.34% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   7927      5.68%     72.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  13593      9.75%     81.77% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1926      1.38%     83.15% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   7430      5.33%     88.48% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   2813      2.02%     90.50% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  13247      9.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             139442                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.320762                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.836680                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  14726                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               36872                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   42380                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                3204                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1257                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               5828                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 622                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               249482                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2722                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1257                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  16887                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  8436                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        25023                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   43309                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                3527                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               243247                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 298                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  392                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1130                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  382                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            159969                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              288462                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         275713                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12742                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps              129840                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  30129                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              850                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          824                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   11170                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              41676                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             15886                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            5087                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           3911                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   207505                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              1573                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  200110                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             450                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         34370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        17166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          323                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       139442                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.435077                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.155039                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             84568     60.65%     60.65% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              8196      5.88%     66.53% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             10692      7.67%     74.19% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3             10027      7.19%     81.38% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              7219      5.18%     86.56% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              5886      4.22%     90.78% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              9291      6.66%     97.44% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              2107      1.51%     98.96% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1456      1.04%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        139442                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1370     23.48%     23.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     23.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     23.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  74      1.27%     24.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     24.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     24.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                321      5.50%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     30.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 2521     43.20%     73.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                1549     26.55%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              139485     69.70%     69.71% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                181      0.09%     69.80% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     69.80% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2921      1.46%     71.26% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     71.26% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     71.26% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1934      0.97%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.22% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              41540     20.76%     92.98% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             14045      7.02%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               200110                       # Type of FU issued
system.cpu07.iq.rate                         1.360108                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      5835                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.029159                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           522209                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          230087                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       185277                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23738                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13418                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10404                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               193725                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12216                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           1727                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         6033                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         4212                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          831                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1257                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  4203                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1359                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            235808                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             388                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               41676                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              15886                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              787                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   40                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1315                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          412                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          873                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1285                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              197914                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               40457                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2196                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       26730                       # number of nop insts executed
system.cpu07.iew.exec_refs                      54008                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  39855                       # Number of branches executed
system.cpu07.iew.exec_stores                    13551                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.345182                       # Inst execution rate
system.cpu07.iew.wb_sent                       196701                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      195681                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  109382                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  135152                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.330005                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.809326                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         36474                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls          1250                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            1091                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        93137                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.123495                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.895182                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        47695     51.21%     51.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        11455     12.30%     63.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         5354      5.75%     69.26% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         2763      2.97%     72.22% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         3837      4.12%     76.34% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         5591      6.00%     82.35% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         1091      1.17%     83.52% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         5333      5.73%     89.24% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        10018     10.76%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        93137                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             197776                       # Number of instructions committed
system.cpu07.commit.committedOps               197776                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        47317                       # Number of memory references committed
system.cpu07.commit.loads                       35643                       # Number of loads committed
system.cpu07.commit.membars                       615                       # Number of memory barriers committed
system.cpu07.commit.branches                    35869                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  169016                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               3903                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        23072     11.67%     11.67% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         121839     61.60%     73.27% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.06%     73.33% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     73.33% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      1.46%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      0.97%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         36258     18.33%     94.09% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite        11694      5.91%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          197776                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               10018                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     315887                       # The number of ROB reads
system.cpu07.rob.rob_writes                    473802                       # The number of ROB writes
system.cpu07.timesIdled                           141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          7686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     952229                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    174708                       # Number of Instructions Simulated
system.cpu07.committedOps                      174708                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.842137                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.842137                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.187456                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.187456                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 252824                       # number of integer regfile reads
system.cpu07.int_regfile_writes                139229                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11145                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8159                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  1377                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  561                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements            1110                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          24.750469                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             44312                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1218                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           36.380952                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    24.750469                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.193363                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.193363                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          100247                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         100247                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        34246                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         34246                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        10237                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        10237                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          217                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          217                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          172                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        44483                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          44483                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        44483                       # number of overall hits
system.cpu07.dcache.overall_hits::total         44483                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         3008                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         3008                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         1178                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         1178                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           79                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           79                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           85                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           85                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         4186                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         4186                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         4186                       # number of overall misses
system.cpu07.dcache.overall_misses::total         4186                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    101195620                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    101195620                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     84912737                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     84912737                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       774080                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       774080                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       901520                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       901520                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        57820                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        57820                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    186108357                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    186108357                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    186108357                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    186108357                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        37254                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        37254                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data        11415                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        11415                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          257                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          257                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        48669                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        48669                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        48669                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        48669                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.080743                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.080743                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.103198                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.103198                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.266892                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.266892                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.330739                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.330739                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.086010                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.086010                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.086010                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.086010                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 33642.160904                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 33642.160904                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 72082.119694                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 72082.119694                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  9798.481013                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  9798.481013                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 10606.117647                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 10606.117647                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 44459.712613                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 44459.712613                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 44459.712613                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 44459.712613                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2126                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          108                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             122                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    17.426230                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          386                       # number of writebacks
system.cpu07.dcache.writebacks::total             386                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1423                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1423                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          630                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          630                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data           10                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         2053                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         2053                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         2053                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         2053                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1585                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1585                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          548                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          548                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           69                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           84                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           84                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         2133                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         2133                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         2133                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         2133                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     36112720                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     36112720                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     24990028                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     24990028                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       488520                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       488520                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       805940                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       805940                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        54280                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        54280                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     61102748                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     61102748                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     61102748                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     61102748                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.042546                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.042546                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.048007                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.048007                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.233108                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.233108                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.326848                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.326848                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.043827                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.043827                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.043827                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.043827                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 22784.050473                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 22784.050473                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 45602.240876                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 45602.240876                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         7080                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7080                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  9594.523810                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  9594.523810                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 28646.389123                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 28646.389123                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 28646.389123                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 28646.389123                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             725                       # number of replacements
system.cpu07.icache.tags.tagsinuse          97.135328                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             41087                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1214                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           33.844316                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    97.135328                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.189717                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.189717                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           86176                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          86176                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        41087                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         41087                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        41087                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          41087                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        41087                       # number of overall hits
system.cpu07.icache.overall_hits::total         41087                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1394                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1394                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1394                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1394                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1394                       # number of overall misses
system.cpu07.icache.overall_misses::total         1394                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     37395379                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     37395379                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     37395379                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     37395379                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     37395379                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     37395379                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        42481                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        42481                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        42481                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        42481                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        42481                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        42481                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.032815                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.032815                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.032815                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.032815                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.032815                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.032815                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 26825.953372                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 26825.953372                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 26825.953372                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 26825.953372                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 26825.953372                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 26825.953372                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          725                       # number of writebacks
system.cpu07.icache.writebacks::total             725                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          180                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          180                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          180                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          180                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          180                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          180                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1214                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1214                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1214                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1214                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1214                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1214                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     29612099                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     29612099                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     29612099                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     29612099                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     29612099                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     29612099                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.028577                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.028577                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.028577                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.028577                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.028577                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.028577                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 24392.173806                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 24392.173806                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 24392.173806                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 24392.173806                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 24392.173806                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 24392.173806                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 42137                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           31689                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1673                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              28769                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 21725                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           75.515312                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  4603                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               13                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           162                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits               22                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            140                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      35729                       # DTB read hits
system.cpu08.dtb.read_misses                      447                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  36176                       # DTB read accesses
system.cpu08.dtb.write_hits                     11792                       # DTB write hits
system.cpu08.dtb.write_misses                      43                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                 11835                       # DTB write accesses
system.cpu08.dtb.data_hits                      47521                       # DTB hits
system.cpu08.dtb.data_misses                      490                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  48011                       # DTB accesses
system.cpu08.itb.fetch_hits                     38802                       # ITB hits
system.cpu08.itb.fetch_misses                      86                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 38888                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                         138492                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            10980                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       242567                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     42137                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            26350                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       73795                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  3683                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        41329                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2198                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   38802                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 623                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           130267                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.862076                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.763020                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  81536     62.59%     62.59% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   2302      1.77%     64.36% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   3959      3.04%     67.40% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   7655      5.88%     73.27% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  11985      9.20%     82.47% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   1682      1.29%     83.77% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   7065      5.42%     89.19% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   2022      1.55%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  12061      9.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             130267                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.304256                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.751487                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  13958                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               32839                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   37983                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2906                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1252                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               4965                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 613                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               222913                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2571                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1252                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  15895                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  9621                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        20429                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   38824                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2917                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               217040                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 286                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  528                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  734                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  414                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            143080                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              257505                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         244549                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12947                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps              113048                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  30032                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              698                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          674                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    9909                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              37356                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             14141                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            4198                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           3234                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   185112                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              1287                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  177362                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             483                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         34214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        17392                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          293                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       130267                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.361527                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.131346                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             81896     62.87%     62.87% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              6866      5.27%     68.14% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              9660      7.42%     75.55% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              9410      7.22%     82.78% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              5817      4.47%     87.24% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              4680      3.59%     90.84% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              8662      6.65%     97.49% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1902      1.46%     98.95% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              1374      1.05%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        130267                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1313     26.14%     26.14% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     26.14% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     26.14% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  75      1.49%     27.64% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     27.64% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     27.64% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                311      6.19%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     33.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 2038     40.58%     74.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1285     25.59%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              122857     69.27%     69.27% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                195      0.11%     69.38% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     69.38% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2939      1.66%     71.04% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 2      0.00%     71.04% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     71.04% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1940      1.09%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.13% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              37119     20.93%     93.06% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             12306      6.94%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               177362                       # Type of FU issued
system.cpu08.iq.rate                         1.280666                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      5022                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.028315                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           466571                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          206894                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       162496                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23925                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13775                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10429                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               170086                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12294                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           1506                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         6089                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         4084                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          827                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1252                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  4469                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1589                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            209741                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             343                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               37356                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              14141                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              637                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   34                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1549                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          390                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          889                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1279                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              175216                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               36176                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            2146                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       23342                       # number of nop insts executed
system.cpu08.iew.exec_refs                      48011                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  35113                       # Number of branches executed
system.cpu08.iew.exec_stores                    11835                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.265171                       # Inst execution rate
system.cpu08.iew.wb_sent                       173939                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      172925                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   97314                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  119566                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.248628                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.813894                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         35990                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            1084                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        83633                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.057358                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.872726                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        44114     52.75%     52.75% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        10172     12.16%     64.91% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         4400      5.26%     70.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         2376      2.84%     73.01% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         2961      3.54%     76.55% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         5401      6.46%     83.01% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          805      0.96%     83.97% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         4948      5.92%     89.89% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         8456     10.11%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        83633                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             172063                       # Number of instructions committed
system.cpu08.commit.committedOps               172063                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        41324                       # Number of memory references committed
system.cpu08.commit.loads                       31267                       # Number of loads committed
system.cpu08.commit.membars                       486                       # Number of memory barriers committed
system.cpu08.commit.branches                    31181                       # Number of branches committed
system.cpu08.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  146708                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               3141                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        19882     11.56%     11.56% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         105425     61.27%     72.83% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           116      0.07%     72.89% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     72.89% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2887      1.68%     74.57% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            2      0.00%     74.57% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     74.57% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1921      1.12%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         31753     18.45%     94.14% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite        10077      5.86%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          172063                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                8456                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     281709                       # The number of ROB reads
system.cpu08.rob.rob_writes                    421407                       # The number of ROB writes
system.cpu08.timesIdled                           143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          8225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     960865                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    152185                       # Number of Instructions Simulated
system.cpu08.committedOps                      152185                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.910024                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.910024                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.098872                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.098872                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 221377                       # number of integer regfile reads
system.cpu08.int_regfile_writes                122069                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11172                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8193                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  1133                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  483                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             993                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          23.934811                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             39437                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            1105                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           35.689593                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    23.934811                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.186991                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.186991                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           88649                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          88649                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        30598                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         30598                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         8736                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         8736                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          185                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          185                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          147                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          147                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        39334                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          39334                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        39334                       # number of overall hits
system.cpu08.dcache.overall_hits::total         39334                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2638                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2638                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         1096                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1096                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           62                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           78                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           78                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         3734                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3734                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         3734                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3734                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    112612120                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    112612120                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     88024399                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     88024399                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       742220                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       742220                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       900340                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       900340                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    200636519                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    200636519                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    200636519                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    200636519                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        33236                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        33236                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         9832                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         9832                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          225                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          225                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        43068                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        43068                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        43068                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        43068                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.079372                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.079372                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.111473                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.111473                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.251012                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.251012                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.346667                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.346667                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.086700                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.086700                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.086700                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.086700                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 42688.445792                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 42688.445792                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 80314.232664                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 80314.232664                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 11971.290323                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 11971.290323                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 11542.820513                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 11542.820513                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 53732.329673                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 53732.329673                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 53732.329673                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 53732.329673                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2387                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             114                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    20.938596                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          400                       # number of writebacks
system.cpu08.dcache.writebacks::total             400                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1296                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1296                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          626                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          626                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            8                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1922                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1922                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1922                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1922                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1342                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1342                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          470                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          470                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           54                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           78                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           78                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1812                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1812                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1812                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1812                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     36968220                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     36968220                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     24599450                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     24599450                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       416540                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       416540                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       808300                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       808300                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     61567670                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     61567670                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     61567670                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     61567670                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.040378                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.040378                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.047803                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.047803                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.218623                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.218623                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.346667                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.346667                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.042073                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.042073                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.042073                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.042073                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 27547.108793                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 27547.108793                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 52339.255319                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 52339.255319                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  7713.703704                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7713.703704                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data 10362.820513                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total 10362.820513                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 33977.742826                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 33977.742826                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 33977.742826                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 33977.742826                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             707                       # number of replacements
system.cpu08.icache.tags.tagsinuse          94.097113                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             37396                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1206                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           31.008292                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    94.097113                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.183783                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.183783                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           78806                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          78806                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        37396                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         37396                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        37396                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          37396                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        37396                       # number of overall hits
system.cpu08.icache.overall_hits::total         37396                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1404                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1404                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1404                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1404                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1404                       # number of overall misses
system.cpu08.icache.overall_misses::total         1404                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     39210219                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     39210219                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     39210219                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     39210219                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     39210219                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     39210219                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        38800                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        38800                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        38800                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        38800                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        38800                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        38800                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.036186                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.036186                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.036186                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.036186                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.036186                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.036186                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 27927.506410                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 27927.506410                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 27927.506410                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 27927.506410                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 27927.506410                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 27927.506410                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          707                       # number of writebacks
system.cpu08.icache.writebacks::total             707                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          198                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          198                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          198                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          198                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          198                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         1206                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         1206                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         1206                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         1206                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         1206                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         1206                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     30087639                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     30087639                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     30087639                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     30087639                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     30087639                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     30087639                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.031082                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.031082                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.031082                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.031082                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.031082                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.031082                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 24948.291045                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 24948.291045                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 24948.291045                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 24948.291045                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 24948.291045                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 24948.291045                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  9467                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            7476                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             658                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               7838                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  3073                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           39.206430                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   811                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            78                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             77                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                       6315                       # DTB read hits
system.cpu09.dtb.read_misses                      341                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                   6656                       # DTB read accesses
system.cpu09.dtb.write_hits                      3239                       # DTB write hits
system.cpu09.dtb.write_misses                      27                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  3266                       # DTB write accesses
system.cpu09.dtb.data_hits                       9554                       # DTB hits
system.cpu09.dtb.data_misses                      368                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                   9922                       # DTB accesses
system.cpu09.itb.fetch_hits                      7186                       # ITB hits
system.cpu09.itb.fetch_misses                      62                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                  7248                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          75523                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             4775                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        64804                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      9467                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             3885                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       21601                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1479                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        39415                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         1999                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    7186                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 264                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            68573                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.945037                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.368947                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  57362     83.65%     83.65% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    850      1.24%     84.89% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    884      1.29%     86.18% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    828      1.21%     87.39% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   1675      2.44%     89.83% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    334      0.49%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    467      0.68%     91.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    854      1.25%     92.24% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5319      7.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              68573                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.125353                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.858070                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   6966                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               12703                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    7828                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1151                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  510                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                840                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 237                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                56285                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 968                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  510                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   7653                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  6720                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         4379                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    8225                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                1671                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                54215                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 314                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  424                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  425                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  269                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             39515                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               76399                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          63554                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12841                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               27597                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  11918                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              120                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          101                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    4310                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               6475                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4019                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             287                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            232                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    48716                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               125                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   46219                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             264                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         12864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6386                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        68573                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.674012                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.741266                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             57133     83.32%     83.32% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1809      2.64%     85.96% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1887      2.75%     88.71% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              1054      1.54%     90.24% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1579      2.30%     92.55% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1599      2.33%     94.88% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              2104      3.07%     97.95% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               725      1.06%     99.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               683      1.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         68573                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1049     51.40%     51.40% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     51.40% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     51.40% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  79      3.87%     55.27% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     55.27% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     55.27% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                354     17.34%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     72.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  439     21.51%     94.12% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 120      5.88%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               30905     66.87%     66.88% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                183      0.40%     67.27% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     67.27% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2936      6.35%     73.62% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     73.62% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     73.62% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1930      4.18%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.80% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               6884     14.89%     92.69% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              3377      7.31%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                46219                       # Type of FU issued
system.cpu09.iq.rate                         0.611986                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      2041                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.044159                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           139401                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           48027                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        33564                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23915                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13698                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10413                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                35938                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12318                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            206                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         1758                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1184                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          811                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  510                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  1894                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1587                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             51281                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             144                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                6475                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4019                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               98                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1562                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          129                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          387                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                516                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               45400                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                6656                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             819                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        2440                       # number of nop insts executed
system.cpu09.iew.exec_refs                       9922                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   6955                       # Number of branches executed
system.cpu09.iew.exec_stores                     3266                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.601141                       # Inst execution rate
system.cpu09.iew.wb_sent                        44513                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       43977                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   26297                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   36837                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.582299                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.713875                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         13166                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            88                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             429                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        27169                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.391439                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.600144                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        19151     70.49%     70.49% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1          935      3.44%     73.93% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1691      6.22%     80.15% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          637      2.34%     82.50% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         1094      4.03%     86.53% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5          246      0.91%     87.43% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          441      1.62%     89.05% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          468      1.72%     90.78% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2506      9.22%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        27169                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              37804                       # Number of instructions committed
system.cpu09.commit.committedOps                37804                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         7552                       # Number of memory references committed
system.cpu09.commit.loads                        4717                       # Number of loads committed
system.cpu09.commit.membars                        20                       # Number of memory barriers committed
system.cpu09.commit.branches                     5482                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   31323                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                461                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass         1831      4.84%      4.84% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          23490     62.14%     66.98% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           113      0.30%     67.28% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     67.28% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      7.61%     74.89% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     74.89% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     74.89% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      5.08%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.97% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          4737     12.53%     92.50% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2835      7.50%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           37804                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2506                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      74788                       # The number of ROB reads
system.cpu09.rob.rob_writes                    103916                       # The number of ROB writes
system.cpu09.timesIdled                           134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          6950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1023834                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     35977                       # Number of Instructions Simulated
system.cpu09.committedOps                       35977                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.099202                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.099202                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.476371                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.476371                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  55593                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 25974                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11144                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8164                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   128                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   68                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             326                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          23.183273                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6411                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             434                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           14.771889                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    23.183273                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.181119                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.181119                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           16934                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          16934                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         4085                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4085                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2296                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2296                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           37                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           17                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6381                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6381                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6381                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6381                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1265                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1265                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          509                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          509                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            6                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           12                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1774                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1774                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1774                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1774                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     94201760                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     94201760                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     70765710                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     70765710                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       164020                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       164020                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       177000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       177000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        59000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        59000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    164967470                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    164967470                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    164967470                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    164967470                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         5350                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5350                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         2805                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2805                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           43                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           43                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         8155                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8155                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         8155                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8155                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.236449                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.236449                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.181462                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.181462                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.139535                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.139535                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.413793                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.413793                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.217535                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.217535                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.217535                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.217535                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 74467.794466                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 74467.794466                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 139028.899804                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 139028.899804                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 27336.666667                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 27336.666667                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data        14750                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total        14750                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 92991.809470                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 92991.809470                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 92991.809470                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 92991.809470                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2368                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             109                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    21.724771                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          200                       # number of writebacks
system.cpu09.dcache.writebacks::total             200                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          893                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          893                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          382                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          382                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            4                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1275                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1275                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1275                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1275                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          372                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          127                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          127                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           12                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          499                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          499                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          499                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          499                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     26391880                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     26391880                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     17973746                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     17973746                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        12980                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        12980                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       166380                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       166380                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        55460                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        55460                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     44365626                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     44365626                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     44365626                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     44365626                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.069533                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.069533                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.045276                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.045276                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.046512                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.046512                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.413793                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.413793                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.061189                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.061189                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.061189                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.061189                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 70945.913978                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 70945.913978                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 141525.559055                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 141525.559055                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         6490                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6490                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data        13865                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total        13865                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 88909.070140                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 88909.070140                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 88909.070140                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 88909.070140                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              78                       # number of replacements
system.cpu09.icache.tags.tagsinuse          77.544723                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              6646                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             469                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           14.170576                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    77.544723                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.151455                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.151455                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           14839                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          14839                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         6646                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          6646                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         6646                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           6646                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         6646                       # number of overall hits
system.cpu09.icache.overall_hits::total          6646                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          539                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          539                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          539                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          539                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          539                       # number of overall misses
system.cpu09.icache.overall_misses::total          539                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     25440800                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     25440800                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     25440800                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     25440800                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     25440800                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     25440800                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         7185                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         7185                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         7185                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         7185                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         7185                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         7185                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.075017                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.075017                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.075017                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.075017                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.075017                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.075017                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst        47200                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total        47200                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst        47200                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total        47200                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst        47200                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total        47200                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           78                       # number of writebacks
system.cpu09.icache.writebacks::total              78                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           70                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           70                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           70                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          469                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          469                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          469                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          469                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          469                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     19895980                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     19895980                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     19895980                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     19895980                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     19895980                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     19895980                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.065275                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.065275                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.065275                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.065275                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.065275                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.065275                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 42422.132196                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 42422.132196                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 42422.132196                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 42422.132196                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 42422.132196                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 42422.132196                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 26629                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           19560                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1316                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              18952                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 12718                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           67.106374                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  3079                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           100                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                7                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             93                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      22389                       # DTB read hits
system.cpu10.dtb.read_misses                      414                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  22803                       # DTB read accesses
system.cpu10.dtb.write_hits                      8014                       # DTB write hits
system.cpu10.dtb.write_misses                      36                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  8050                       # DTB write accesses
system.cpu10.dtb.data_hits                      30403                       # DTB hits
system.cpu10.dtb.data_misses                      450                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  30853                       # DTB accesses
system.cpu10.itb.fetch_hits                     24299                       # ITB hits
system.cpu10.itb.fetch_misses                      78                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 24377                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          76117                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            10703                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       157781                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     26629                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            15804                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       45716                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  2907                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2449                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   24299                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 541                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            60397                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.612398                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.035068                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  29445     48.75%     48.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   1772      2.93%     51.69% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   2448      4.05%     55.74% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   4410      7.30%     63.04% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   6935     11.48%     74.52% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   1272      2.11%     76.63% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   4107      6.80%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    923      1.53%     84.96% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   9085     15.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              60397                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.349843                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      2.072875                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  13100                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               20048                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   24297                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1987                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  955                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               3325                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 519                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               143034                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                2251                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  955                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  14465                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  7862                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         9973                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   24837                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2295                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               139004                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 287                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  409                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  688                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  385                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             93220                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              168027                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         155159                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12861                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               71979                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  21241                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              350                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          320                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    6230                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              23086                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              9479                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            1870                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1068                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   119239                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               586                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  114773                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             395                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         23542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        11213                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          127                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        60397                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.900310                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.353914                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             29709     49.19%     49.19% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              4315      7.14%     56.33% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              6232     10.32%     66.65% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              5427      8.99%     75.64% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              3620      5.99%     81.63% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              3199      5.30%     86.93% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              5161      8.55%     95.47% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1600      2.65%     98.12% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              1134      1.88%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         60397                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1243     37.51%     37.51% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     37.51% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     37.51% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  79      2.38%     39.89% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     39.89% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     39.89% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                318      9.60%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     49.49% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1041     31.41%     80.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 633     19.10%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               77862     67.84%     67.84% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                188      0.16%     68.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     68.01% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2933      2.56%     70.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     70.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     70.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1928      1.68%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.24% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              23453     20.43%     92.68% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              8405      7.32%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               114773                       # Type of FU issued
system.cpu10.iq.rate                         1.507850                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      3314                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.028874                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           269663                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          129760                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       100607                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23989                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13652                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10389                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               105750                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12333                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           1141                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         4041                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         2640                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          956                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  955                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  3275                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1527                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            133414                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             269                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               23086                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               9479                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              301                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1493                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          282                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          690                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                972                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              113088                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               22803                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1685                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       13589                       # number of nop insts executed
system.cpu10.iew.exec_refs                      30853                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  21792                       # Number of branches executed
system.cpu10.iew.exec_stores                     8050                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.485713                       # Inst execution rate
system.cpu10.iew.wb_sent                       111829                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      110996                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   63263                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   79847                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.458229                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.792303                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         24510                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           459                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             818                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        56741                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.897076                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.862650                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        32818     57.84%     57.84% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         5428      9.57%     67.40% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         3254      5.73%     73.14% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1563      2.75%     75.89% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1632      2.88%     78.77% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         2777      4.89%     83.66% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          566      1.00%     84.66% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         2416      4.26%     88.92% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         6287     11.08%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        56741                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             107642                       # Number of instructions committed
system.cpu10.commit.committedOps               107642                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        25884                       # Number of memory references committed
system.cpu10.commit.loads                       19045                       # Number of loads committed
system.cpu10.commit.membars                       219                       # Number of memory barriers committed
system.cpu10.commit.branches                    18938                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   91322                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               2110                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        11363     10.56%     10.56% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          65251     60.62%     71.17% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.11%     71.28% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     71.28% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      2.67%     73.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     73.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     73.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      1.78%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.74% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         19264     17.90%     93.64% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         6851      6.36%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          107642                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                6287                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     181345                       # The number of ROB reads
system.cpu10.rob.rob_writes                    267941                       # The number of ROB writes
system.cpu10.timesIdled                           196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                         15720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     983205                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     96283                       # Number of Instructions Simulated
system.cpu10.committedOps                       96283                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.790555                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.790555                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.264934                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.264934                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 139549                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 75725                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11143                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8147                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   672                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  347                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             771                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          21.460433                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             24626                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             878                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           28.047836                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    21.460433                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.167660                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.167660                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           55548                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          55548                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        18289                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         18289                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         5866                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         5866                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          134                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          107                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          107                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        24155                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          24155                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        24155                       # number of overall hits
system.cpu10.dcache.overall_hits::total         24155                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1921                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1921                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          814                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          814                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           43                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           50                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           50                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2735                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2735                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2735                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2735                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    102285940                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    102285940                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     86832593                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     86832593                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       430700                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       430700                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       588820                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       588820                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data         9440                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total         9440                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    189118533                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    189118533                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    189118533                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    189118533                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        20210                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        20210                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         6680                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         6680                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data          157                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          157                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        26890                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        26890                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        26890                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        26890                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.095052                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.095052                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.121856                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.121856                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.242938                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.242938                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.318471                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.318471                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.101711                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.101711                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.101711                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.101711                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 53246.194690                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 53246.194690                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 106673.947174                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 106673.947174                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 10016.279070                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 10016.279070                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 11776.400000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 11776.400000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 69147.544059                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 69147.544059                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 69147.544059                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 69147.544059                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2538                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    21.327731                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          298                       # number of writebacks
system.cpu10.dcache.writebacks::total             298                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1020                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1020                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          547                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          547                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            5                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1567                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1567                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1567                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1567                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          901                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          901                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          267                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          267                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           38                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           50                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           50                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1168                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1168                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1168                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1168                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     32184500                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     32184500                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     20658248                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     20658248                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       310340                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       310340                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       531000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       531000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data         8260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total         8260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     52842748                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     52842748                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     52842748                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     52842748                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.044582                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.044582                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.039970                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.039970                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.214689                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.214689                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.318471                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.318471                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.043436                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.043436                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.043436                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.043436                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 35720.865705                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 35720.865705                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 77371.715356                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 77371.715356                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  8166.842105                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8166.842105                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data        10620                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total        10620                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 45242.078767                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 45242.078767                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 45242.078767                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 45242.078767                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             581                       # number of replacements
system.cpu10.icache.tags.tagsinuse          84.459516                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             23060                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1056                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           21.837121                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    84.459516                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.164960                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.164960                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           49650                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          49650                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        23060                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         23060                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        23060                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          23060                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        23060                       # number of overall hits
system.cpu10.icache.overall_hits::total         23060                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1237                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1237                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1237                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1237                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1237                       # number of overall misses
system.cpu10.icache.overall_misses::total         1237                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     56137320                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     56137320                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     56137320                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     56137320                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     56137320                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     56137320                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        24297                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        24297                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        24297                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        24297                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        24297                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        24297                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.050912                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.050912                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.050912                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.050912                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.050912                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.050912                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 45381.827001                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 45381.827001                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 45381.827001                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 45381.827001                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 45381.827001                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 45381.827001                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          581                       # number of writebacks
system.cpu10.icache.writebacks::total             581                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          181                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          181                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          181                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         1056                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         1056                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         1056                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         1056                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         1056                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         1056                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     42083520                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     42083520                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     42083520                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     42083520                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     42083520                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     42083520                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.043462                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.043462                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.043462                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.043462                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.043462                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.043462                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 39851.818182                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 39851.818182                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 39851.818182                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 39851.818182                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 39851.818182                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 39851.818182                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 37592                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           29439                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1388                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              28093                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 19713                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           70.170505                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  3570                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           115                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               10                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            105                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      30678                       # DTB read hits
system.cpu11.dtb.read_misses                      400                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  31078                       # DTB read accesses
system.cpu11.dtb.write_hits                      9204                       # DTB write hits
system.cpu11.dtb.write_misses                      34                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  9238                       # DTB write accesses
system.cpu11.dtb.data_hits                      39882                       # DTB hits
system.cpu11.dtb.data_misses                      434                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  40316                       # DTB accesses
system.cpu11.itb.fetch_hits                     35091                       # ITB hits
system.cpu11.itb.fetch_misses                      78                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 35169                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         123076                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10055                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       209771                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     37592                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            23293                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       59369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3057                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        41180                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2308                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   35091                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 547                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           114542                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.831389                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.720678                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  71990     62.85%     62.85% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   1965      1.72%     64.57% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   2832      2.47%     67.04% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   7504      6.55%     73.59% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  10659      9.31%     82.90% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1433      1.25%     84.15% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   7143      6.24%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1157      1.01%     91.39% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   9859      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             114542                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.305437                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.704402                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  12594                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               22684                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   34863                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2209                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1012                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               3883                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 534                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               194148                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2316                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1012                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  14086                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  8106                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        12489                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   35479                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                2190                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               189687                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 307                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  308                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  664                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  233                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            124774                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              223808                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         211033                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12768                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps              101518                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  23256                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              439                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          412                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    7001                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              31683                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             10873                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            2533                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1712                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   162135                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               770                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  156766                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             421                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         26228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        12737                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          173                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       114542                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.368633                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.148654                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             72479     63.28%     63.28% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              4892      4.27%     67.55% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              9260      8.08%     75.63% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              8729      7.62%     83.25% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              4274      3.73%     86.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              3606      3.15%     90.13% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              8314      7.26%     97.39% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1747      1.53%     98.92% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1241      1.08%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        114542                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1252     32.91%     32.91% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     32.91% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     32.91% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  81      2.13%     35.04% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     35.04% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     35.04% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                323      8.49%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     43.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1316     34.60%     78.13% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 832     21.87%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              110328     70.38%     70.38% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                182      0.12%     70.50% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     70.50% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2922      1.86%     72.36% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     72.36% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     72.36% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1929      1.23%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.59% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              31787     20.28%     93.87% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              9614      6.13%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               156766                       # Type of FU issued
system.cpu11.iq.rate                         1.273733                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      3804                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.024265                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           408450                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          175701                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       142470                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23849                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13480                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10381                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               148291                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12275                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1295                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4648                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3091                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          878                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1012                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3271                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1669                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            183776                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             267                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               31683                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              10873                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              384                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   24                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1635                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          298                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          735                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1033                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              154974                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               31078                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1792                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       20871                       # number of nop insts executed
system.cpu11.iew.exec_refs                      40316                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  32222                       # Number of branches executed
system.cpu11.iew.exec_stores                     9238                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.259173                       # Inst execution rate
system.cpu11.iew.wb_sent                       153727                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      152851                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   88489                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  106768                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.241924                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.828797                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         27290                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           597                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             872                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        69370                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.233631                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.943378                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        34545     49.80%     49.80% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         8869     12.79%     62.58% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3537      5.10%     67.68% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1766      2.55%     70.23% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         1978      2.85%     73.08% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         5679      8.19%     81.27% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          664      0.96%     82.22% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         5241      7.56%     89.78% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         7091     10.22%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        69370                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             154947                       # Number of instructions committed
system.cpu11.commit.committedOps               154947                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        34817                       # Number of memory references committed
system.cpu11.commit.loads                       27035                       # Number of loads committed
system.cpu11.commit.membars                       286                       # Number of memory barriers committed
system.cpu11.commit.branches                    29114                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  131593                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               2468                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        18274     11.79%     11.79% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          96642     62.37%     74.16% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.07%     74.24% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     74.24% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      1.86%     76.10% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     76.10% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.24%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.34% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         27321     17.63%     94.97% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         7797      5.03%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          154947                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                7091                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     243242                       # The number of ROB reads
system.cpu11.rob.rob_writes                    368460                       # The number of ROB writes
system.cpu11.timesIdled                           150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          8534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     976281                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    136677                       # Number of Instructions Simulated
system.cpu11.committedOps                      136677                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.900488                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.900488                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.110509                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.110509                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 193567                       # number of integer regfile reads
system.cpu11.int_regfile_writes                106500                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11125                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8145                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   835                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  388                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             810                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          19.869638                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             32236                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             915                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           35.230601                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    19.869638                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.155232                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.155232                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           73970                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          73970                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        26351                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         26351                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         6704                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         6704                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          149                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          149                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          119                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          119                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        33055                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          33055                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        33055                       # number of overall hits
system.cpu11.dcache.overall_hits::total         33055                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2047                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2047                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          897                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          897                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           49                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           60                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         2944                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         2944                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         2944                       # number of overall misses
system.cpu11.dcache.overall_misses::total         2944                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     97253240                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     97253240                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     85262012                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     85262012                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       525100                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       525100                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       607700                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       607700                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        16520                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        16520                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    182515252                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    182515252                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    182515252                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    182515252                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        28398                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        28398                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         7601                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         7601                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          179                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          179                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        35999                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        35999                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        35999                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        35999                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.072083                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.072083                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.118011                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.118011                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.247475                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.247475                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.335196                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.335196                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.081780                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.081780                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.081780                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.081780                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 47510.131900                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 47510.131900                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 95052.410256                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 95052.410256                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 10716.326531                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 10716.326531                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 10128.333333                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 10128.333333                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 61995.669837                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 61995.669837                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 61995.669837                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 61995.669837                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2601                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             128                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    20.320312                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          309                       # number of writebacks
system.cpu11.dcache.writebacks::total             309                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1041                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1041                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          578                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          578                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            4                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1619                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1619                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1619                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1619                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1006                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1006                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          319                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          319                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           45                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           60                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           60                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1325                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1325                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1325                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1325                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     32844120                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     32844120                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     21389851                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     21389851                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       368160                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       368160                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       538080                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       538080                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        15340                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        15340                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     54233971                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     54233971                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     54233971                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     54233971                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.035425                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.035425                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.041968                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.041968                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.227273                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.227273                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.335196                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.335196                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.036807                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.036807                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.036807                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.036807                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 32648.230616                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 32648.230616                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 67052.824451                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 67052.824451                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  8181.333333                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8181.333333                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         8968                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         8968                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 40931.298868                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 40931.298868                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 40931.298868                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 40931.298868                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             606                       # number of replacements
system.cpu11.icache.tags.tagsinuse          79.839764                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             33847                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1081                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           31.310823                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    79.839764                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.155937                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.155937                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           71259                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          71259                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        33847                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         33847                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        33847                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          33847                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        33847                       # number of overall hits
system.cpu11.icache.overall_hits::total         33847                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1242                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1242                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1242                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1242                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1242                       # number of overall misses
system.cpu11.icache.overall_misses::total         1242                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     38085679                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     38085679                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     38085679                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     38085679                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     38085679                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     38085679                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        35089                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        35089                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        35089                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        35089                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        35089                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        35089                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.035396                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.035396                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.035396                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.035396                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.035396                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.035396                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 30664.797907                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 30664.797907                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 30664.797907                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 30664.797907                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 30664.797907                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 30664.797907                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs     5.333333                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          606                       # number of writebacks
system.cpu11.icache.writebacks::total             606                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          161                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          161                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          161                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          161                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          161                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1081                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1081                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1081                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1081                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1081                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1081                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     29992059                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     29992059                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     29992059                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     29992059                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     29992059                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     29992059                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.030807                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.030807                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.030807                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.030807                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.030807                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.030807                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 27744.735430                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 27744.735430                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 27744.735430                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 27744.735430                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 27744.735430                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 27744.735430                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 45905                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           33520                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1791                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              30659                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 23721                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           77.370430                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  5536                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           136                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits               29                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            107                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      39419                       # DTB read hits
system.cpu12.dtb.read_misses                      465                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  39884                       # DTB read accesses
system.cpu12.dtb.write_hits                     13658                       # DTB write hits
system.cpu12.dtb.write_misses                      40                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                 13698                       # DTB write accesses
system.cpu12.dtb.data_hits                      53077                       # DTB hits
system.cpu12.dtb.data_misses                      505                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  53582                       # DTB accesses
system.cpu12.itb.fetch_hits                     42417                       # ITB hits
system.cpu12.itb.fetch_misses                      79                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 42496                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                         142848                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            11417                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       265338                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     45905                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            29286                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       78848                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  3913                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        40351                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2264                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   42417                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 633                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples           134940                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.966341                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.799295                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  81438     60.35%     60.35% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   2723      2.02%     62.37% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   4449      3.30%     65.67% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   8008      5.93%     71.60% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  13246      9.82%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   2142      1.59%     83.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   7688      5.70%     88.70% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   2097      1.55%     90.26% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  13149      9.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total             134940                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.321356                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.857485                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  14361                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               33935                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   41827                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                3155                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1311                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               5964                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 667                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               243789                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                2892                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1311                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  16505                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  9405                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        21336                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   42721                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3311                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               237386                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 250                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  408                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1093                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  397                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands            155801                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              279615                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         266814                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12794                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps              124063                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  31738                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              757                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          729                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                   10212                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              41194                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             16172                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            4743                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           3201                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   201557                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded              1430                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  193852                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             549                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         36088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        17757                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          308                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples       134940                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.436579                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.171287                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             82238     60.94%     60.94% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              7518      5.57%     66.52% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2             10359      7.68%     74.19% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3             10164      7.53%     81.72% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              6612      4.90%     86.62% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              5185      3.84%     90.47% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              8962      6.64%     97.11% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              2237      1.66%     98.77% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              1665      1.23%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total        134940                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1478     26.81%     26.81% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     26.81% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     26.81% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  78      1.41%     28.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     28.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     28.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                304      5.51%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     33.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 2195     39.81%     73.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                1458     26.45%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              133554     68.89%     68.90% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                193      0.10%     69.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     69.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2924      1.51%     70.50% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     70.50% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     70.50% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1927      0.99%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.50% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              40958     21.13%     92.63% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite             14292      7.37%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               193852                       # Type of FU issued
system.cpu12.iq.rate                         1.357051                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      5513                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.028439                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           504965                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          225625                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       178688                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23741                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13512                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10371                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               187162                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12199                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           2013                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         6415                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         4599                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          851                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1311                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  4563                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1561                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            229097                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             324                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               41194                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              16172                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              695                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   29                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1523                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          430                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          922                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1352                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              191438                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               39884                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            2414                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       26110                       # number of nop insts executed
system.cpu12.iew.exec_refs                      53582                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  38394                       # Number of branches executed
system.cpu12.iew.exec_stores                    13698                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.340152                       # Inst execution rate
system.cpu12.iew.wb_sent                       190169                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      189059                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  106074                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  131231                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.323498                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.808300                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         38114                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls          1122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            1146                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        89072                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.123743                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.915735                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        46119     51.78%     51.78% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        10675     11.98%     63.76% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         5045      5.66%     69.43% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         2684      3.01%     72.44% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         3231      3.63%     76.07% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         5464      6.13%     82.20% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          960      1.08%     83.28% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         4807      5.40%     88.68% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        10087     11.32%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        89072                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             189166                       # Number of instructions committed
system.cpu12.commit.committedOps               189166                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        46352                       # Number of memory references committed
system.cpu12.commit.loads                       34779                       # Number of loads committed
system.cpu12.commit.membars                       557                       # Number of memory barriers committed
system.cpu12.commit.branches                    34201                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  161381                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               3950                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        22271     11.77%     11.77% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         115049     60.82%     72.59% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.06%     72.65% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     72.65% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      1.52%     74.17% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     74.17% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.01%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         35336     18.68%     93.87% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite        11597      6.13%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          189166                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               10087                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     304835                       # The number of ROB reads
system.cpu12.rob.rob_writes                    460072                       # The number of ROB writes
system.cpu12.timesIdled                           140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          7908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     956509                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    166899                       # Number of Instructions Simulated
system.cpu12.committedOps                      166899                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.855895                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.855895                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.168368                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.168368                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 241807                       # number of integer regfile reads
system.cpu12.int_regfile_writes                134091                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11119                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8138                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                  1394                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  649                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements            1137                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          18.881831                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             43743                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            1249                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           35.022418                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    18.881831                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.147514                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.147514                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           98211                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          98211                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        33585                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         33585                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data        10249                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        10249                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          238                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          238                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          195                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        43834                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          43834                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        43834                       # number of overall hits
system.cpu12.dcache.overall_hits::total         43834                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2734                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2734                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         1021                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         1021                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           96                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data          105                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          105                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         3755                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3755                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         3755                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3755                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    109485120                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    109485120                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     86045531                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     86045531                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       872020                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       872020                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data      1080880                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total      1080880                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data        50740                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total        50740                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    195530651                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    195530651                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    195530651                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    195530651                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        36319                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        36319                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data        11270                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        11270                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          300                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          300                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        47589                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        47589                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        47589                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        47589                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.075277                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.075277                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.090594                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.090594                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.287425                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.287425                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.350000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.350000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.078905                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.078905                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.078905                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.078905                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 40045.764448                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 40045.764448                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 84275.740451                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 84275.740451                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  9083.541667                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  9083.541667                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 10294.095238                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 10294.095238                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 52072.077497                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 52072.077497                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 52072.077497                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 52072.077497                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2341                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          109                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             116                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    20.181034                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          109                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          419                       # number of writebacks
system.cpu12.dcache.writebacks::total             419                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1270                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1270                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          604                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          604                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data           14                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1874                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1874                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1874                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1874                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1464                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1464                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          417                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          417                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           82                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data          102                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total          102                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1881                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1881                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1881                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1881                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     37532260                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     37532260                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     22359806                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     22359806                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       653720                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       653720                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       964060                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       964060                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data        47200                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total        47200                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     59892066                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     59892066                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     59892066                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     59892066                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.040309                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.040309                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.037001                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.037001                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.245509                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.245509                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.340000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.340000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.039526                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.039526                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.039526                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.039526                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 25636.789617                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 25636.789617                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 53620.637890                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 53620.637890                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  7972.195122                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7972.195122                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  9451.568627                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  9451.568627                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 31840.545455                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 31840.545455                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 31840.545455                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 31840.545455                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             787                       # number of replacements
system.cpu12.icache.tags.tagsinuse          76.409431                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             40948                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1277                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           32.065779                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    76.409431                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.149237                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.149237                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           86107                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          86107                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        40948                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         40948                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        40948                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          40948                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        40948                       # number of overall hits
system.cpu12.icache.overall_hits::total         40948                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1467                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1467                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1467                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1467                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1467                       # number of overall misses
system.cpu12.icache.overall_misses::total         1467                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     37873280                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     37873280                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     37873280                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     37873280                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     37873280                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     37873280                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        42415                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        42415                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        42415                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        42415                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        42415                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        42415                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.034587                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.034587                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.034587                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.034587                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.034587                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.034587                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 25816.823449                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 25816.823449                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 25816.823449                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 25816.823449                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 25816.823449                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 25816.823449                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          787                       # number of writebacks
system.cpu12.icache.writebacks::total             787                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          190                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          190                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          190                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1277                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1277                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1277                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1277                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1277                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1277                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     30258740                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     30258740                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     30258740                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     30258740                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     30258740                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     30258740                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.030107                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.030107                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.030107                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.030107                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.030107                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.030107                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 23695.176194                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 23695.176194                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 23695.176194                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 23695.176194                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 23695.176194                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 23695.176194                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  7728                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            5992                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             745                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               6292                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  2012                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           31.977114                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   632                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           113                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            110                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                       6518                       # DTB read hits
system.cpu13.dtb.read_misses                      337                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                   6855                       # DTB read accesses
system.cpu13.dtb.write_hits                      3397                       # DTB write hits
system.cpu13.dtb.write_misses                      35                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  3432                       # DTB write accesses
system.cpu13.dtb.data_hits                       9915                       # DTB hits
system.cpu13.dtb.data_misses                      372                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  10287                       # DTB accesses
system.cpu13.itb.fetch_hits                      6556                       # ITB hits
system.cpu13.itb.fetch_misses                      87                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                  6643                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          75761                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             5591                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        58509                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      7728                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             2647                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       19122                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  1681                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        40680                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2568                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                    6556                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 319                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            68869                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.849569                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.293937                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  59169     85.92%     85.92% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    631      0.92%     86.83% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    607      0.88%     87.71% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    787      1.14%     88.86% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   1181      1.71%     90.57% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    343      0.50%     91.07% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    492      0.71%     91.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    360      0.52%     92.31% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   5299      7.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              68869                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.102005                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.772284                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   8099                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               11935                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    6458                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1124                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  573                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                702                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 278                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                50007                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1104                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  573                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   8775                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  5657                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         4355                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    6839                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                1990                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                47897                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 286                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  262                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1033                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  172                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands             35462                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups               68079                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          55158                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12912                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  12401                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              110                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    3742                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               6788                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              4160                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             291                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            296                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    43176                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               111                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   40487                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             254                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         13258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         6722                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        68869                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.587884                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.662564                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             58885     85.50%     85.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              1845      2.68%     88.18% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              1379      2.00%     90.18% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              1040      1.51%     91.69% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              1382      2.01%     93.70% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              1008      1.46%     95.16% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              1834      2.66%     97.83% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7               776      1.13%     98.95% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8               720      1.05%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         68869                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                   937     48.37%     48.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  70      3.61%     51.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     51.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     51.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                349     18.02%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     70.01% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  440     22.72%     92.72% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 141      7.28%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               24730     61.08%     61.09% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                190      0.47%     61.56% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     61.56% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2963      7.32%     68.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 2      0.00%     68.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     68.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1931      4.77%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.65% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               7114     17.57%     91.22% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              3553      8.78%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                40487                       # Type of FU issued
system.cpu13.iq.rate                         0.534404                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      1937                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.047843                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           128130                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           42965                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        27605                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23904                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13607                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10445                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                30118                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12302                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads            229                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         2046                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         1206                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          761                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  573                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  1605                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1000                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             44746                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             156                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                6788                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               4160                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               84                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 984                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          127                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          441                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                568                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               39525                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                6855                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             962                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                        1459                       # number of nop insts executed
system.cpu13.iew.exec_refs                      10287                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   5218                       # Number of branches executed
system.cpu13.iew.exec_stores                     3432                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.521706                       # Inst execution rate
system.cpu13.iew.wb_sent                        38647                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       38050                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   22400                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   31854                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.502237                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.703208                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         13422                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             478                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        26121                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.183837                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.485110                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        19597     75.02%     75.02% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1          958      3.67%     78.69% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         1218      4.66%     83.35% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          646      2.47%     85.83% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          660      2.53%     88.35% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5          228      0.87%     89.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          217      0.83%     90.06% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          267      1.02%     91.08% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         2330      8.92%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        26121                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              30923                       # Number of instructions committed
system.cpu13.commit.committedOps                30923                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         7696                       # Number of memory references committed
system.cpu13.commit.loads                        4742                       # Number of loads committed
system.cpu13.commit.membars                        21                       # Number of memory barriers committed
system.cpu13.commit.branches                     3733                       # Number of branches committed
system.cpu13.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                250                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          898      2.90%      2.90% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          17384     56.22%     59.12% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           114      0.37%     59.49% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     59.49% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2887      9.34%     68.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            2      0.01%     68.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     68.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1921      6.21%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          4763     15.40%     90.45% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           30923                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                2330                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      67174                       # The number of ROB reads
system.cpu13.rob.rob_writes                     90751                       # The number of ROB writes
system.cpu13.timesIdled                           137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          6892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    1023596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu13.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.522928                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.522928                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.396365                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.396365                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  46554                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 21454                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11186                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8203                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   125                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             321                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          17.884665                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              6965                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             427                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           16.311475                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    17.884665                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.139724                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.139724                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           17619                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          17619                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         4446                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          4446                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         2404                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2404                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           26                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           16                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data         6850                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           6850                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         6850                       # number of overall hits
system.cpu13.dcache.overall_hits::total          6850                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         1142                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1142                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          525                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          525                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            5                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            9                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         1667                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         1667                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         1667                       # number of overall misses
system.cpu13.dcache.overall_misses::total         1667                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     84299200                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     84299200                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     74256155                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     74256155                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        74340                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        74340                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       192340                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       192340                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    158555355                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    158555355                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    158555355                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    158555355                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         5588                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         5588                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         8517                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         8517                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         8517                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         8517                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.204366                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.204366                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.179242                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.179242                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.360000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.360000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.195726                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.195726                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.195726                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.195726                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 73817.162872                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 73817.162872                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 141440.295238                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 141440.295238                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data        14868                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total        14868                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 21371.111111                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 21371.111111                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 95114.190162                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 95114.190162                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 95114.190162                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 95114.190162                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2316                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             106                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    21.849057                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          174                       # number of writebacks
system.cpu13.dcache.writebacks::total             174                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          767                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          767                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          396                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          396                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            3                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1163                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1163                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1163                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1163                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          375                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          375                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          129                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            9                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          504                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          504                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          504                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          504                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     25617800                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     25617800                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     17518267                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     17518267                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       181720                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       181720                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     43136067                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     43136067                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     43136067                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     43136067                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.067108                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.067108                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.044042                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.044042                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.059176                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.059176                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.059176                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.059176                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 68314.133333                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 68314.133333                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 135800.519380                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 135800.519380                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         4720                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4720                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 20191.111111                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 20191.111111                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 85587.434524                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 85587.434524                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 85587.434524                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 85587.434524                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             124                       # number of replacements
system.cpu13.icache.tags.tagsinuse          65.178415                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              5905                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             555                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           10.639640                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    65.178415                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.127302                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.127302                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           13665                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          13665                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         5905                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          5905                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         5905                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           5905                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         5905                       # number of overall hits
system.cpu13.icache.overall_hits::total          5905                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          650                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          650                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          650                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          650                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          650                       # number of overall misses
system.cpu13.icache.overall_misses::total          650                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     26673898                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     26673898                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     26673898                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     26673898                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     26673898                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     26673898                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         6555                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         6555                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         6555                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         6555                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         6555                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         6555                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.099161                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.099161                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.099161                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.099161                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.099161                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.099161                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 41036.766154                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 41036.766154                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 41036.766154                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 41036.766154                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 41036.766154                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 41036.766154                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          124                       # number of writebacks
system.cpu13.icache.writebacks::total             124                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           95                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           95                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           95                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          555                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          555                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          555                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          555                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          555                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          555                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     19718978                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     19718978                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     19718978                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     19718978                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     19718978                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     19718978                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.084668                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.084668                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.084668                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.084668                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.084668                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.084668                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 35529.690090                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 35529.690090                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 35529.690090                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 35529.690090                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 35529.690090                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 35529.690090                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 53213                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           38942                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1859                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              37019                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 27868                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           75.280261                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  6413                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           137                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits               32                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            105                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      45093                       # DTB read hits
system.cpu14.dtb.read_misses                      429                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  45522                       # DTB read accesses
system.cpu14.dtb.write_hits                     15280                       # DTB write hits
system.cpu14.dtb.write_misses                      36                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                 15316                       # DTB write accesses
system.cpu14.dtb.data_hits                      60373                       # DTB hits
system.cpu14.dtb.data_misses                      465                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  60838                       # DTB accesses
system.cpu14.itb.fetch_hits                     49881                       # ITB hits
system.cpu14.itb.fetch_misses                      79                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 49960                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                         110488                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            13329                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       299546                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     53213                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            34313                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       83770                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  4063                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 96                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2044                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   49881                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 659                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples           101359                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.955298                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.924743                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  40068     39.53%     39.53% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   3161      3.12%     42.65% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   4537      4.48%     47.13% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   9913      9.78%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                  15798     15.59%     72.49% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   2587      2.55%     75.04% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   9576      9.45%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   1763      1.74%     86.23% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  13956     13.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total             101359                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.481618                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      2.711118                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  15673                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               31313                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   49803                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                3234                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 1326                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               6974                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 727                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               278587                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                3246                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 1326                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  17917                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  8811                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        18837                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   50704                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                3754                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               272051                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 463                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  492                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1487                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  391                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands            177417                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              316019                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         303191                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12821                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps              145734                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  31683                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              698                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          670                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                   10087                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              46832                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             17697                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            4849                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           2620                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   230718                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded              1333                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  223141                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             675                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         35812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        17467                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          228                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       101359                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       2.201492                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.349426                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             40805     40.26%     40.26% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              7804      7.70%     47.96% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2             12681     12.51%     60.47% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3             12441     12.27%     72.74% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              6792      6.70%     79.44% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              5808      5.73%     85.17% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             10629     10.49%     95.66% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              2522      2.49%     98.15% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              1877      1.85%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total        101359                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1571     27.87%     27.87% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     27.87% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     27.87% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  80      1.42%     29.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     29.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     29.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                307      5.45%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     34.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 2066     36.66%     71.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                1612     28.60%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              155503     69.69%     69.69% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                186      0.08%     69.77% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     69.77% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2935      1.32%     71.09% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     71.09% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     71.09% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1936      0.87%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.96% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              46641     20.90%     92.86% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite             15936      7.14%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               223141                       # Type of FU issued
system.cpu14.iq.rate                         2.019595                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      5636                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.025258                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           530228                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          254315                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       207883                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23724                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13626                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10439                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               216583                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12190                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           2709                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         6154                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         4814                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          763                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 1326                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  4443                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1089                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            263441                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             313                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               46832                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts              17697                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              629                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   42                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1034                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          418                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          955                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1373                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              220634                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               45522                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2507                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       31390                       # number of nop insts executed
system.cpu14.iew.exec_refs                      60838                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  45790                       # Number of branches executed
system.cpu14.iew.exec_stores                    15316                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.996905                       # Inst execution rate
system.cpu14.iew.wb_sent                       219425                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      218322                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                  123770                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  151035                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.975979                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.819479                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         38195                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls          1105                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            1154                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        95847                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.334043                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.004886                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        46353     48.36%     48.36% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        12028     12.55%     60.91% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         5361      5.59%     66.50% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         2813      2.93%     69.44% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         3093      3.23%     72.67% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         6991      7.29%     79.96% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         1124      1.17%     81.13% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         6221      6.49%     87.62% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        11863     12.38%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        95847                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             223711                       # Number of instructions committed
system.cpu14.commit.committedOps               223711                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        53561                       # Number of memory references committed
system.cpu14.commit.loads                       40678                       # Number of loads committed
system.cpu14.commit.membars                       559                       # Number of memory barriers committed
system.cpu14.commit.branches                    41624                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  190790                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               4841                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        27476     12.28%     12.28% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         137175     61.32%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           115      0.05%     73.65% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     73.65% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      1.29%     74.94% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     74.94% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     74.94% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      0.86%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.80% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         41237     18.43%     94.23% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite        12910      5.77%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          223711                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               11863                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     344577                       # The number of ROB reads
system.cpu14.rob.rob_writes                    529309                       # The number of ROB writes
system.cpu14.timesIdled                           140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          9129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     947189                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    196239                       # Number of Instructions Simulated
system.cpu14.committedOps                      196239                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.563028                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.563028                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.776111                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.776111                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 277436                       # number of integer regfile reads
system.cpu14.int_regfile_writes                155240                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11168                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8185                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                  1540                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  809                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements            1369                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          16.461181                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             49733                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            1486                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           33.467699                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    16.461181                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.128603                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.128603                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          111156                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         111156                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        38479                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         38479                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data        11507                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        11507                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          277                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          277                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data          263                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          263                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        49986                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          49986                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        49986                       # number of overall hits
system.cpu14.dcache.overall_hits::total         49986                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2837                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2837                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          995                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          995                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data          126                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          126                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data          115                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         3832                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         3832                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         3832                       # number of overall misses
system.cpu14.dcache.overall_misses::total         3832                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    108698060                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    108698060                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     84828950                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     84828950                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data      1125720                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total      1125720                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data      1039580                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total      1039580                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        20060                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        20060                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    193527010                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    193527010                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    193527010                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    193527010                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        41316                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        41316                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data        12502                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        12502                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        53818                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        53818                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        53818                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        53818                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.068666                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.068666                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.079587                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.079587                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.312655                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.312655                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.304233                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.304233                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.071203                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.071203                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.071203                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.071203                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 38314.437786                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 38314.437786                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 85255.226131                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 85255.226131                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  8934.285714                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  8934.285714                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  9039.826087                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  9039.826087                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 50502.873173                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 50502.873173                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 50502.873173                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 50502.873173                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2355                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             120                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    19.625000                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          416                       # number of writebacks
system.cpu14.dcache.writebacks::total             416                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1203                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1203                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          610                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          610                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data           14                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1813                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1813                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1813                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1813                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data         1634                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total         1634                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          385                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          385                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data          112                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total          112                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data          113                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         2019                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         2019                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         2019                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         2019                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     38067980                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     38067980                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     21832347                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     21832347                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       854320                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       854320                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       907420                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       907420                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        18880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        18880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     59900327                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     59900327                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     59900327                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     59900327                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.039549                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.039549                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.030795                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.030795                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.277916                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.277916                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.298942                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.298942                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.037515                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.037515                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.037515                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.037515                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 23297.417381                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 23297.417381                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 56707.394805                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 56707.394805                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  7627.857143                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7627.857143                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  8030.265487                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  8030.265487                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 29668.314512                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 29668.314512                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 29668.314512                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 29668.314512                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             927                       # number of replacements
system.cpu14.icache.tags.tagsinuse          66.572924                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             48234                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1416                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           34.063559                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    66.572924                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.130025                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.130025                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          101174                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         101174                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        48234                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         48234                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        48234                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          48234                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        48234                       # number of overall hits
system.cpu14.icache.overall_hits::total         48234                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1645                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1645                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1645                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1645                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1645                       # number of overall misses
system.cpu14.icache.overall_misses::total         1645                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     45667178                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     45667178                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     45667178                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     45667178                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     45667178                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     45667178                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        49879                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        49879                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        49879                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        49879                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        49879                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        49879                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.032980                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.032980                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.032980                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.032980                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.032980                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.032980                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 27761.202432                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 27761.202432                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 27761.202432                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 27761.202432                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 27761.202432                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 27761.202432                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          927                       # number of writebacks
system.cpu14.icache.writebacks::total             927                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          229                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          229                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          229                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          229                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          229                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          229                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         1416                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         1416                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         1416                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         1416                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         1416                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         1416                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     34729758                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     34729758                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     34729758                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     34729758                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     34729758                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     34729758                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.028389                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.028389                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.028389                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.028389                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.028389                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.028389                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 24526.665254                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 24526.665254                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 24526.665254                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 24526.665254                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 24526.665254                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 24526.665254                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 53277                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           39730                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1702                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              34831                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 28109                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           80.701100                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  6082                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           170                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits               26                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            144                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      45817                       # DTB read hits
system.cpu15.dtb.read_misses                      489                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  46306                       # DTB read accesses
system.cpu15.dtb.write_hits                     15529                       # DTB write hits
system.cpu15.dtb.write_misses                      40                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                 15569                       # DTB write accesses
system.cpu15.dtb.data_hits                      61346                       # DTB hits
system.cpu15.dtb.data_misses                      529                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  61875                       # DTB accesses
system.cpu15.itb.fetch_hits                     48801                       # ITB hits
system.cpu15.itb.fetch_misses                      77                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 48878                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         114547                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            10745                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       301714                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     53277                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            34217                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       91325                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3759                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2103                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                   48801                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 559                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           106104                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.843569                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.953985                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  44926     42.34%     42.34% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   3085      2.91%     45.25% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   5037      4.75%     50.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   9205      8.68%     58.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  15736     14.83%     73.50% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   2130      2.01%     75.51% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   8834      8.33%     83.84% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   2866      2.70%     86.54% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  14285     13.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             106104                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.465110                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      2.633976                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  13702                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               39060                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   48612                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                3415                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1305                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               6535                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 597                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               281019                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2538                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1305                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  15941                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  9480                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        25994                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   49671                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3703                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               274572                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 324                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  480                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  632                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  877                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            180485                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              324790                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         311915                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12869                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps              148158                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  32327                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              844                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          823                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                   11114                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              47520                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             17880                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            5286                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           4052                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   234281                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              1591                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  226860                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             511                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         36281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        17812                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          240                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       106104                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       2.138091                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.350230                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             45104     42.51%     42.51% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              8241      7.77%     50.28% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2             11789     11.11%     61.39% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3             11352     10.70%     72.09% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              7921      7.47%     79.55% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              6827      6.43%     85.99% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             10685     10.07%     96.06% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              2424      2.28%     98.34% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1761      1.66%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        106104                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1401     21.91%     21.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    2      0.03%     21.94% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     21.94% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  76      1.19%     23.13% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     23.13% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     23.13% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                331      5.18%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     28.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 2776     43.42%     71.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1808     28.28%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              158087     69.68%     69.69% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                191      0.08%     69.77% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     69.77% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2923      1.29%     71.06% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     71.06% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     71.06% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1927      0.85%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.91% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              47553     20.96%     92.87% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             16175      7.13%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               226860                       # Type of FU issued
system.cpu15.iq.rate                         1.980497                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      6394                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.028185                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           542903                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          258544                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       211485                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23826                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13682                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10394                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               220988                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12262                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           2376                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         6441                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         4677                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          843                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1305                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  4617                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1646                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            265798                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             380                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               47520                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              17880                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              792                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   29                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1611                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          421                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          914                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1335                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              224364                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               46307                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2496                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       29926                       # number of nop insts executed
system.cpu15.iew.exec_refs                      61876                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  45671                       # Number of branches executed
system.cpu15.iew.exec_stores                    15569                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.958707                       # Inst execution rate
system.cpu15.iew.wb_sent                       223058                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      221879                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  124478                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  153303                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.937013                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.811974                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         37879                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          1351                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            1128                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples       100576                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.247693                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.939488                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        48924     48.64%     48.64% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        13128     13.05%     61.70% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         5796      5.76%     67.46% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         3112      3.09%     70.55% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         4097      4.07%     74.63% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         6636      6.60%     81.23% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6         1113      1.11%     82.33% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         6398      6.36%     88.69% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        11372     11.31%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total       100576                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             226064                       # Number of instructions committed
system.cpu15.commit.committedOps               226064                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        54282                       # Number of memory references committed
system.cpu15.commit.loads                       41079                       # Number of loads committed
system.cpu15.commit.membars                       671                       # Number of memory barriers committed
system.cpu15.commit.branches                    41448                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  193826                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               4459                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        26477     11.71%     11.71% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         139704     61.80%     73.51% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.05%     73.56% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     73.56% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      1.27%     74.83% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.83% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.83% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      0.85%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.68% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         41750     18.47%     94.15% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite        13222      5.85%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          226064                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               11372                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     351691                       # The number of ROB reads
system.cpu15.rob.rob_writes                    533403                       # The number of ROB writes
system.cpu15.timesIdled                           130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          8443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     943141                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    199591                       # Number of Instructions Simulated
system.cpu15.committedOps                      199591                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.573909                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.573909                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.742438                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.742438                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 287015                       # number of integer regfile reads
system.cpu15.int_regfile_writes                158344                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11134                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8150                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                  1474                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  639                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements            1082                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          15.581506                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             52253                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1204                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           43.399502                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    15.581506                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.121731                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.121731                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          113599                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         113599                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        39469                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         39469                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data        11543                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        11543                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          264                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          264                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          215                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        51012                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          51012                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        51012                       # number of overall hits
system.cpu15.dcache.overall_hits::total         51012                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2879                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2879                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         1357                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1357                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           76                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           76                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           87                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           87                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         4236                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         4236                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         4236                       # number of overall misses
system.cpu15.dcache.overall_misses::total         4236                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    102249360                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    102249360                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data    113289376                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total    113289376                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       837800                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       837800                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       853140                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       853140                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       103840                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       103840                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    215538736                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    215538736                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    215538736                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    215538736                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        42348                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        42348                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data        12900                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        12900                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          302                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          302                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        55248                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        55248                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        55248                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        55248                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.067984                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.067984                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.105194                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.105194                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.223529                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.223529                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.288079                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.288079                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.076672                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.076672                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.076672                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.076672                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 35515.581799                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 35515.581799                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 83485.170228                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 83485.170228                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 11023.684211                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 11023.684211                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  9806.206897                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  9806.206897                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 50882.610009                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 50882.610009                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 50882.610009                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 50882.610009                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         3196                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          108                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             120                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    26.633333                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          394                       # number of writebacks
system.cpu15.dcache.writebacks::total             394                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1330                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1330                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          792                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          792                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            8                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         2122                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         2122                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         2122                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         2122                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1549                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1549                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          565                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          565                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           68                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           85                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           85                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         2114                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         2114                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         2114                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         2114                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     35529800                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     35529800                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     29765491                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     29765491                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       548700                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       548700                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       758740                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       758740                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        97940                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        97940                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     65295291                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     65295291                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     65295291                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     65295291                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.036578                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.036578                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.043798                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.043798                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.281457                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.281457                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.038264                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.038264                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.038264                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.038264                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 22937.249839                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 22937.249839                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 52682.284956                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 52682.284956                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  8069.117647                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8069.117647                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  8926.352941                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  8926.352941                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 30887.081835                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 30887.081835                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 30887.081835                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 30887.081835                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             683                       # number of replacements
system.cpu15.icache.tags.tagsinuse          60.479794                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             47470                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1156                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           41.064014                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    60.479794                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.118125                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.118125                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           98758                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          98758                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        47470                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         47470                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        47470                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          47470                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        47470                       # number of overall hits
system.cpu15.icache.overall_hits::total         47470                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1331                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1331                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1331                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1331                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1331                       # number of overall misses
system.cpu15.icache.overall_misses::total         1331                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     37014240                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     37014240                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     37014240                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     37014240                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     37014240                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     37014240                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        48801                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        48801                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        48801                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        48801                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        48801                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        48801                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.027274                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.027274                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.027274                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.027274                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.027274                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.027274                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 27809.346356                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 27809.346356                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 27809.346356                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 27809.346356                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 27809.346356                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 27809.346356                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          683                       # number of writebacks
system.cpu15.icache.writebacks::total             683                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          175                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          175                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          175                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1156                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1156                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1156                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1156                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1156                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1156                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     29141280                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     29141280                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     29141280                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     29141280                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     29141280                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     29141280                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.023688                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.023688                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.023688                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.023688                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.023688                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.023688                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 25208.719723                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 25208.719723                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 25208.719723                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 25208.719723                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 25208.719723                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 25208.719723                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         4                       # number of replacements
system.l2.tags.tagsinuse                  4311.862082                       # Cycle average of tags in use
system.l2.tags.total_refs                       46580                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8800                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.293182                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2406.897134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1258.331486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      494.700538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       64.522390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.559993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.580622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.599982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.513247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.718089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.313712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        4.602672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.319457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.665899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        1.236502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.072243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        1.019843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.370183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        2.361872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.642725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.422654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        4.380097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst       10.070594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.975020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        2.208556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.733307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        2.466414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        3.125488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.624458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.393126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        1.517315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        2.692506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.000476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.223482                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.146905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.076802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.030194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.263175                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          678                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5757                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2285                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.536865                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8698833                       # Number of tag accesses
system.l2.tags.data_accesses                  8698833                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        13458                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13458                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6904                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6904                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  177                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 33                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1300                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               91                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               82                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               82                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2291                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          6019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           481                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst          1028                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           403                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           378                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           996                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          1159                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          1135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          1010                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          1218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst          1343                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          1101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18570                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          181                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          205                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          658                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          394                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          408                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          583                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          586                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11052                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                6019                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                6215                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 481                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 287                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                1028                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 692                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 403                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 228                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 378                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 248                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 454                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 202                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 996                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 597                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                1159                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 749                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                1135                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 648                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 416                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 245                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 922                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 461                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1010                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 471                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                1218                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 670                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 507                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 256                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                1343                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 726                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1101                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 648                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31913                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               6019                       # number of overall hits
system.l2.overall_hits::cpu00.data               6215                       # number of overall hits
system.l2.overall_hits::cpu01.inst                481                       # number of overall hits
system.l2.overall_hits::cpu01.data                287                       # number of overall hits
system.l2.overall_hits::cpu02.inst               1028                       # number of overall hits
system.l2.overall_hits::cpu02.data                692                       # number of overall hits
system.l2.overall_hits::cpu03.inst                403                       # number of overall hits
system.l2.overall_hits::cpu03.data                228                       # number of overall hits
system.l2.overall_hits::cpu04.inst                378                       # number of overall hits
system.l2.overall_hits::cpu04.data                248                       # number of overall hits
system.l2.overall_hits::cpu05.inst                454                       # number of overall hits
system.l2.overall_hits::cpu05.data                202                       # number of overall hits
system.l2.overall_hits::cpu06.inst                996                       # number of overall hits
system.l2.overall_hits::cpu06.data                597                       # number of overall hits
system.l2.overall_hits::cpu07.inst               1159                       # number of overall hits
system.l2.overall_hits::cpu07.data                749                       # number of overall hits
system.l2.overall_hits::cpu08.inst               1135                       # number of overall hits
system.l2.overall_hits::cpu08.data                648                       # number of overall hits
system.l2.overall_hits::cpu09.inst                416                       # number of overall hits
system.l2.overall_hits::cpu09.data                245                       # number of overall hits
system.l2.overall_hits::cpu10.inst                922                       # number of overall hits
system.l2.overall_hits::cpu10.data                461                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1010                       # number of overall hits
system.l2.overall_hits::cpu11.data                471                       # number of overall hits
system.l2.overall_hits::cpu12.inst               1218                       # number of overall hits
system.l2.overall_hits::cpu12.data                670                       # number of overall hits
system.l2.overall_hits::cpu13.inst                507                       # number of overall hits
system.l2.overall_hits::cpu13.data                256                       # number of overall hits
system.l2.overall_hits::cpu14.inst               1343                       # number of overall hits
system.l2.overall_hits::cpu14.data                726                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1101                       # number of overall hits
system.l2.overall_hits::cpu15.data                648                       # number of overall hits
system.l2.overall_hits::total                   31913                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           264                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data           235                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data           161                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data           233                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           173                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data            47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data           264                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1579                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              119                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5882                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1902                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          243                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           65                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           71                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst          134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           71                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           73                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3088                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1352                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1902                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5905                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               243                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                69                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                65                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                74                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                56                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                74                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                59                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                99                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                53                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                83                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                59                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                48                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10322                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1902                       # number of overall misses
system.l2.overall_misses::cpu00.data             5905                       # number of overall misses
system.l2.overall_misses::cpu01.inst              243                       # number of overall misses
system.l2.overall_misses::cpu01.data               91                       # number of overall misses
system.l2.overall_misses::cpu02.inst               69                       # number of overall misses
system.l2.overall_misses::cpu02.data               95                       # number of overall misses
system.l2.overall_misses::cpu03.inst               65                       # number of overall misses
system.l2.overall_misses::cpu03.data               74                       # number of overall misses
system.l2.overall_misses::cpu04.inst               56                       # number of overall misses
system.l2.overall_misses::cpu04.data               74                       # number of overall misses
system.l2.overall_misses::cpu05.inst               59                       # number of overall misses
system.l2.overall_misses::cpu05.data               77                       # number of overall misses
system.l2.overall_misses::cpu06.inst               75                       # number of overall misses
system.l2.overall_misses::cpu06.data               99                       # number of overall misses
system.l2.overall_misses::cpu07.inst               55                       # number of overall misses
system.l2.overall_misses::cpu07.data               92                       # number of overall misses
system.l2.overall_misses::cpu08.inst               71                       # number of overall misses
system.l2.overall_misses::cpu08.data               92                       # number of overall misses
system.l2.overall_misses::cpu09.inst               53                       # number of overall misses
system.l2.overall_misses::cpu09.data               83                       # number of overall misses
system.l2.overall_misses::cpu10.inst              134                       # number of overall misses
system.l2.overall_misses::cpu10.data               93                       # number of overall misses
system.l2.overall_misses::cpu11.inst               71                       # number of overall misses
system.l2.overall_misses::cpu11.data               95                       # number of overall misses
system.l2.overall_misses::cpu12.inst               59                       # number of overall misses
system.l2.overall_misses::cpu12.data               95                       # number of overall misses
system.l2.overall_misses::cpu13.inst               48                       # number of overall misses
system.l2.overall_misses::cpu13.data               76                       # number of overall misses
system.l2.overall_misses::cpu14.inst               73                       # number of overall misses
system.l2.overall_misses::cpu14.data               90                       # number of overall misses
system.l2.overall_misses::cpu15.inst               55                       # number of overall misses
system.l2.overall_misses::cpu15.data              103                       # number of overall misses
system.l2.overall_misses::total                 10322                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       164020                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        16520                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        34220                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        15340                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        16520                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        17700                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        53100                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        64900                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        35400                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        17700                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        16520                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        33040                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        34220                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        17700                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        53100                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       590000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        18880                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        17700                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data        16520                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        18880                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        17700                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data        16520                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu14.data        54280                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data        37760                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       286740                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1113915280                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     10739180                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     11538040                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      9029360                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      8597480                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9010480                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     11300860                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11080839                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11017660                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      9896660                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11022380                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11488480                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11680820                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      9021100                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     11440100                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     14478600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1275257319                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    413821280                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     51765420                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     12676740                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     11546300                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      9637419                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     10113780                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     13348160                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     10045340                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     12748720                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      9718480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     27422499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     13319840                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     11038900                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      8642320                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     13509820                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      9866219                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    639221237                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    175850680                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data      8833480                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      7852900                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      6688240                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      6754320                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      7247560                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data      8473580                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      7363200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8204540                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7934320                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      8589220                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      8512520                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      8520780                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      6960820                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data      8258820                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      7602740                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    293647720                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    413821280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1289765960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     51765420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     19572660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     12676740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     19390940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     11546300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     15717600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      9637419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     15351800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     10113780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     16258040                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     13348160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     19774440                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     10045340                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     18444039                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     12748720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19222200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      9718480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     17830980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     27422499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     19611600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     13319840                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     20001000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     11038900                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     20201600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      8642320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     15981920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     13509820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     19698920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      9866219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     22081340                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2208126276                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    413821280                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1289765960                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     51765420                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     19572660                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     12676740                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     19390940                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     11546300                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     15717600                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      9637419                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     15351800                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     10113780                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     16258040                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     13348160                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     19774440                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     10045340                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     18444039                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     12748720                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19222200                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      9718480                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     17830980                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     27422499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     19611600                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     13319840                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     20001000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     11038900                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     20201600                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      8642320                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     15981920                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     13509820                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     19698920                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      9866219                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     22081340                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2208126276                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        13458                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13458                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6904                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6904                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          271                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data          252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data          177                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data          247                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          186                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data          279                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1756                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            152                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6401                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           85                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data           88                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data           95                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data           88                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst         1097                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         1071                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1214                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         1206                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         1056                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1081                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         1277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         1416                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         1156                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5719                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          263                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          548                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          692                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          448                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          622                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7921                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           12120                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             724                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             378                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            1097                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             787                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             468                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             302                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             434                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             322                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             513                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             279                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            1071                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             696                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1214                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             841                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            1206                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             740                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             469                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             328                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            1056                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             554                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1081                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             566                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            1277                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             765                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             555                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             332                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            1416                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             816                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1156                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             751                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                42235                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7921                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          12120                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            724                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            378                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           1097                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            787                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            468                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            302                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            434                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            322                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            513                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            279                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           1071                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            696                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1214                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            841                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           1206                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            740                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            469                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            328                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           1056                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            554                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1081                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            566                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           1277                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            765                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            555                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            332                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           1416                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            816                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1156                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            751                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               42235                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.257143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.974170                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.932540                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.416667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.909605                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.943320                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.930108                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.767442                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.870968                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.870370                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.946237                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.899203                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.823529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.809524                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.782895                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.796907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.434783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.443609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.477778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.494118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.488636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.398649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.389262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.397059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.484211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.441667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.466102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.391608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.488636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.388060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.523077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.719687                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.240121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.335635                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.062899                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.138889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.129032                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.115010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.070028                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.045305                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.058872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.113006                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.126894                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.065680                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.046202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.086486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.051554                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.047578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.142580                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.140584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.155894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.055046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.146226                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.135021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.178010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.072993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.049133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.062914                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.158798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.092166                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.089286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.062701                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.135246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.055718                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.056361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.108997                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.240121                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.487211                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.335635                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.240741                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.062899                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.120712                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.138889                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.245033                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.129032                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.229814                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.115010                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.275986                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.070028                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.142241                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.045305                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.109394                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.058872                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.124324                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.113006                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.253049                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.126894                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.167870                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.065680                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.167845                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.046202                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.124183                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.086486                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.228916                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.051554                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.110294                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.047578                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.137150                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.244394                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.240121                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.487211                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.335635                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.240741                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.062899                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.120712                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.138889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.245033                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.129032                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.229814                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.115010                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.275986                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.070028                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.142241                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.045305                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.109394                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.058872                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.124324                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.113006                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.253049                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.126894                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.167870                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.065680                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.167845                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.046202                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.124183                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.086486                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.228916                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.051554                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.110294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.047578                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.137150                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.244394                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 18224.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data    62.575758                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data   145.617021                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data        15340                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data        16520                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data         3540                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   329.813665                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   278.540773                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   204.624277                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data        17700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data   500.606061                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   500.606061                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data   422.469136                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data         3540                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data  1129.787234                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   373.654212                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data         9440                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data         8850                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data  1501.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data  1452.307692                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data  6321.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data         8850                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data         1652                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu14.data  7754.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data  2904.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2409.579832                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 218371.942756                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 214783.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data       195560                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 209985.116279                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 204701.904762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 209546.046512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data       191540                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 191048.948276                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 204030.740741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 215144.782609                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 207969.433962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 208881.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 208586.071429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 209793.023256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 220001.923077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 212920.588235                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 216806.752635                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 217571.650894                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 213026.419753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 183720.869565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 177635.384615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 172096.767857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst       171420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 177975.466667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 182642.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 179559.436620                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 183367.547170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 204645.514925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 187603.380282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst       187100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 180048.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 185066.027397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 179385.800000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 207001.695920                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 218719.751244                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 215450.731707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 218136.111111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 215749.677419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 211072.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 213163.529412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 211839.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 216564.705882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 215908.947368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 214441.081081                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 214730.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data       212813                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 218481.538462                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 210933.939394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 217337.368421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 217221.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 217195.059172                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 217571.650894                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 218419.298899                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 213026.419753                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 215084.175824                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 183720.869565                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 204115.157895                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 177635.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data       212400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 172096.767857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 207456.756757                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst       171420                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 211143.376623                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 177975.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 199741.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 182642.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 200478.684783                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 179559.436620                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 208936.956522                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 183367.547170                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 214831.084337                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 204645.514925                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 210877.419355                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 187603.380282                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 210536.842105                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst       187100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 212648.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 180048.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 210288.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 185066.027397                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 218876.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 179385.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 214381.941748                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 213924.266227                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 217571.650894                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 218419.298899                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 213026.419753                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 215084.175824                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 183720.869565                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 204115.157895                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 177635.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data       212400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 172096.767857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 207456.756757                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst       171420                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 211143.376623                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 177975.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 199741.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 182642.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 200478.684783                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 179559.436620                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 208936.956522                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 183367.547170                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 214831.084337                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 204645.514925                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 210877.419355                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 187603.380282                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 210536.842105                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst       187100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 212648.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 180048.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 210288.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 185066.027397                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 218876.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 179385.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 214381.941748                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 213924.266227                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 96                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5144                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         6                       # number of cycles access was blocked
system.l2.blocked::no_targets                      42                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             16                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   122.476190                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                    4                       # number of writebacks
system.l2.writebacks::total                         4                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           759                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           45                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 804                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                804                       # number of overall MSHR hits
system.l2.UpgradeReq_mshr_misses::cpu00.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          264                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data          235                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data          161                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data          233                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          173                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data           47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data          264                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1579                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          119                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5882                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           20                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           24                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           83                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           22                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2329                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           40                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1307                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9518                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9518                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       125080                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      3666740                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data      3251920                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        11760                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        12140                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        65980                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data      2235580                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      3177840                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      2417200                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        13520                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data       461440                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       924160                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data      1124660                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        68740                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data       654920                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data      3609460                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     21821140                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        28240                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        28240                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data       152800                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        26320                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data       183820                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data       192980                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data       196600                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        27680                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data       140720                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       140000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data       237660                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data        27800                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        97020                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data       184220                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1664100                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1093026341                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10533222                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     11300220                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      8851920                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      8426681                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      8835901                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     11058440                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10842219                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     10794240                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      9711885                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     10802504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     11261883                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     11453300                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      8846381                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     11228345                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     14205140                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1251178622                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    398283080                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     46121788                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4290040                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst       642700                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       646841                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      1284920                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      3221342                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      2355641                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      5154380                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      1072960                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst     17858774                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      5360361                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      4728322                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      1928140                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      3442543                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      3216419                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    499608251                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    171975261                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data      8597441                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      7498620                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      6016503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      6042240                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      6682948                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      7721042                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      6865140                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7498480                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      7117286                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      7739684                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      7955343                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      7943421                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      6235188                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      7725081                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7299300                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    280912978                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    398283080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1265001602                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     46121788                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     19130663                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4290040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     18798840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       642700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     14868423                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       646841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     14468921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1284920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     15518849                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      3221342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     18779482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      2355641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     17707359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      5154380                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18292720                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      1072960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     16829171                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst     17858774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     18542188                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      5360361                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     19217226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      4728322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     19396721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      1928140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     15081569                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      3442543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     18953426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      3216419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     21504440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2031699851                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    398283080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1265001602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     46121788                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     19130663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4290040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     18798840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       642700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     14868423                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       646841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     14468921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1284920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     15518849                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      3221342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     18779482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      2355641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     17707359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      5154380                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18292720                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      1072960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     16829171                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst     17858774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     18542188                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      5360361                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     19217226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      4728322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     19396721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      1928140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     15081569                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      3442543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     18953426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      3216419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     21504440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2031699851                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.257143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.974170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.932540                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.416667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.909605                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.943320                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.930108                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.767442                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.870968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.870370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.946237                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.899203                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.785714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.823529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.809524                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.782895                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.796907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.434783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.443609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.477778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.494118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.488636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.398649                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.389262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.397059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.484211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.441667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.466102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.391608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.488636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.388060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.523077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.719687                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.234440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.296961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.018232                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.006410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.006912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.011696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.014006                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.009061                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.019900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.010661                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.078598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.023127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.017228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.016216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.011299                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.012976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.107535                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.139885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.152091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.053517                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.132075                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.118143                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.162304                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.065693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.046243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.057947                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.141631                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.082949                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.082589                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.059486                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.118852                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.052786                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.054750                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.105369                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.234440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.486881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.296961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.238095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.018232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.119441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.006410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.235099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.006912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.217391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.011696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.265233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.014006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.136494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.009061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.107015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.019900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.120270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.010661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.240854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.078598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.160650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.023127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.162544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.017228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.121569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.016216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.216867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.011299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.107843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.012976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.135819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225358                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.234440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.486881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.296961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.238095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.018232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.119441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.006410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.235099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.006912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.217391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.011696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.265233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.014006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.136494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.009061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.107015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.019900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.120270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.010661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.240854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.078598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.160650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.023127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.162544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.017228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.121569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.016216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.216867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.011299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.107843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.012976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.135819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225358                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 13897.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 13889.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 13837.957447                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        11760                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        12140                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        13196                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 13885.590062                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 13638.798283                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 13972.254335                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        13520                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 13983.030303                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 14002.424242                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 13884.691358                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        13748                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 13934.468085                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 13672.196970                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13819.594680                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        14120                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        14120                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 13890.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data        13160                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        14140                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 13784.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 14042.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        13840                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        14072                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data        14000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data        13980                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data        13900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data        13860                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 14170.769231                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 13984.033613                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 214276.875319                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 210664.440000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 191529.152542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 205858.604651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 200635.261905                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 205486.069767                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 187431.186441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 186934.810345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 199893.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 211127.934783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 203820.830189                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 204761.509091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 204523.214286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 205729.790698                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 215929.711538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 208899.117647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 212713.128528                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214476.618201                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214519.944186                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst       214502                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 214233.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 215613.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 214153.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 214756.133333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 214149.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 214765.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst       214592                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 215165.951807                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 214414.440000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 214923.727273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 214237.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215158.937500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 214427.933333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214516.209103                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 214969.076250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214936.025000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214246.285714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 214875.107143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 215794.285714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 215578.967742                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214473.388889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 214535.625000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 214242.285714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 215675.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 214991.222222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 215009.270270                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 214687.054054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 215006.482759                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 214585.583333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 214685.294118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 214929.592961                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214476.618201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214370.717167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214519.944186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 212562.922222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst       214502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 199987.659574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 214233.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 209414.408451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 215613.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 206698.871429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 214153.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 209714.175676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 214756.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 197678.757895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 214149.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 196748.433333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 214765.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 205536.179775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst       214592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 213027.481013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 215165.951807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 208339.191011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 214414.440000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 208882.891304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 214923.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 208566.892473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 214237.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 209466.236111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215158.937500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 215379.840909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 214427.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 210827.843137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213458.694158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214476.618201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214370.717167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214519.944186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 212562.922222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst       214502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 199987.659574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 214233.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 209414.408451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 215613.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 206698.871429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 214153.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 209714.175676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 214756.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 197678.757895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 214149.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 196748.433333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 214765.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 205536.179775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst       214592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 213027.481013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 215165.951807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 208339.191011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 214414.440000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 208882.891304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 214923.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 208566.892473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 214237.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 209466.236111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215158.937500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 215379.840909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 214427.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 210827.843137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213458.694158                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3636                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2621                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            742                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5928                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5818                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3636                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       605312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  605312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1711                       # Total snoops (count)
system.membus.snoop_fanout::samples             14364                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14364    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14364                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18428704                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47270000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        92557                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        32033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        35168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             42613                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9769                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2734                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           775                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3509                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           25                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           25                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8811                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8811                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21658                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20955                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        36655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         1996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         4091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         3605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         3153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         4565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         3119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         3898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         2693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         2896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         3341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         4076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         1234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         3759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         4492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         4398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                136653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       981120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1347584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        63360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        38272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       109056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        77760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        31040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        31232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        33216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        39744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        27584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       105984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        66880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       124096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        78528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       122432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        72832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        35008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        33792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       104768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        54528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       107968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        56000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       132096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        75776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        43456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        32384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       149952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        78784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       117696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        73280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4481152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10819                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            54997                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.440424                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.845539                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25660     46.66%     46.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11686     21.25%     67.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3285      5.97%     73.88% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1571      2.86%     76.74% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1371      2.49%     79.23% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1299      2.36%     81.59% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1303      2.37%     83.96% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1300      2.36%     86.32% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1213      2.21%     88.53% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1163      2.11%     90.64% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  1082      1.97%     92.61% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  1183      2.15%     94.76% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   846      1.54%     96.30% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   786      1.43%     97.73% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   759      1.38%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   490      0.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              54997                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          174938982                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28390356                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          44288626                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2645685                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           2729866                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3956794                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           6426154                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1732564                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1732205                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1606158                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1669570                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1881375                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1700326                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3880689                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          5760633                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4374152                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          7254060                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          4346280                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          6179537                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1722755                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          1787974                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          3850389                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          4180637                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          3896595                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          4656701                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          4580993                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          6734406                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          2034786                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          1788399                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          5117804                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          7357583                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          4161495                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          7122552                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
