Command: synth_design -mode default -flatten_hierarchy rebuilt -top patmos_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12624 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:10:56 ; elapsed = 00:23:17 . Memory (MB): peak = 2748.891 ; gain = 1818.406 ; free physical = 182 ; free virtual = 7311
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'patmos_top' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:55]
INFO: [Synth 8-3491] module 'clk_manager' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71' bound to instance 'clk_manager_inst_0' of component 'clk_manager' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:403]
INFO: [Synth 8-638] synthesizing module 'clk_manager' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_manager_clk_wiz' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_manager_clk_wiz' (4#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_manager' (5#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71]
INFO: [Synth 8-3491] module 'ocp_burst_to_ddr2_ctrl' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:34' bound to instance 'ocp_burst_to_ddr2_ctrl_inst_0' of component 'ocp_burst_to_ddr2_ctrl' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:458]
INFO: [Synth 8-638] synthesizing module 'ocp_burst_to_ddr2_ctrl' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ocp_burst_to_ddr2_ctrl' (6#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:78]
INFO: [Synth 8-3491] module 'ddr2_ctrl' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71' bound to instance 'ddr2_ctrl_inst_0' of component 'ddr2_ctrl' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:488]
INFO: [Synth 8-638] synthesizing module 'ddr2_ctrl' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71]
INFO: [Synth 8-638] synthesizing module 'ddr2_ctrl_mig' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tempmon' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:215]
INFO: [Synth 8-638] synthesizing module 'XADC' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45150]
INFO: [Synth 8-256] done synthesizing module 'XADC' (7#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45150]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tempmon' (8#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_iodelay_ctrl' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (9#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_iodelay_ctrl' (10#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_clk_ibuf' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:83]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_clk_ibuf' (11#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_infrastructure' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (11#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (12#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (13#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:144]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_infrastructure' (14#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_memc_ui_top_std' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mem_intfc' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mc' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_mach' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_cntrl' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (15#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_timer_one' should be on the sensitivity list [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:509]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_cntrl' (16#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_common' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_common.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb' (17#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v4_0_round_robin_arb__parameterized0 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' (17#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_common' (18#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_mach' (19#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_mach' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_compare' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_compare' (20#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state' (21#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue' (22#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl' (23#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' (23#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' (23#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' (23#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' (23#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' (23#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' (23#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' (23#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' (23#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' (23#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_common' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_common.v:73]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_common' (24#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_mux' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_row_col' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' (24#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' (24#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' (24#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' (24#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_row_col' (25#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_select' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:75]
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v4_0_arb_select does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_select' (26#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_mux' (27#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_mach' (28#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_0_bank_mach' requires 74 connections, but only 73 given [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_col_mach' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:88]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (29#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_col_mach' (30#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mc' (31#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_top' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:596]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (32#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22143]
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (33#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22143]
INFO: [Synth 8-638] synthesizing module 'IOBUF_INTERMDISABLE' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17947]
INFO: [Synth 8-256] done synthesizing module 'IOBUF_INTERMDISABLE' (34#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17947]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_INTERMDISABLE' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17524]
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_INTERMDISABLE' (35#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17524]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' (36#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' (36#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1445]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' (36#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1462]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:750]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' (37#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' (37#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32360]
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (38#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32360]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (39#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (40#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (41#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (42#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (43#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (44#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (44#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (44#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized2' (44#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized3' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized3' (44#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized4' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized4' (44#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized5' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized5' (44#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized6' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized6' (44#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized7' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized7' (44#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized8' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized8' (44#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (45#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' (46#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane' (47#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' (47#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized9' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized9' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized10' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized10' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized11' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized11' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized12' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized12' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized13' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized13' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized14' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized14' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized15' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized15' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized16' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized17' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized17' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized18' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized18' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized19' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized19' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized20' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized20' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' (47#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' (47#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' (47#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized21' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized21' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized22' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized22' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized23' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized23' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized24' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized24' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized25' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized25' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized26' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized26' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized27' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized27' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized28' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized28' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized29' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized29' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' (47#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' (47#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' (47#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (48#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized1' (48#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized1' (48#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized30' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized30' (48#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized31' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized31' (48#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized32' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized32' (48#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized33' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized33' (48#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized34' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized34' (48#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized35' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized35' (48#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized36' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized36' (48#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized37' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized37' (48#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized38' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized38' (48#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized39' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized39' (48#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' (48#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' (48#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (49#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (50#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
INFO: [Synth 8-226] default block is never used [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (51#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' (52#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy' (53#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_mc_phy' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_mc_phy' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_0_ddr_mc_phy' requires 89 connections, but only 88 given [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_0_ddr_mc_phy_wrapper does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:227]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' (54#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_calib_top' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl_off_delay' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl_off_delay' (55#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_0_ddr_phy_dqs_found_cal_hr does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' (56#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1963]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[1:0]' into 'rd_mux_sel_r_reg[1:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:610]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' (57#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:205]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' (58#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_init' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:5303]
INFO: [Synth 8-4471] merging register 'victim_byte_cnt_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:818]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_0_ddr_phy_init does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_init' (59#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_0_ddr_phy_init' requires 131 connections, but only 130 given [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1367]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_0_ddr_phy_wrcal does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:155]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' (60#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' (61#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:587]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:588]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:616]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_calib_top' (62#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_calib_top' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_top' (63#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mem_intfc' (64#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_top' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_cmd' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_cmd' (65#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_wr_data' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_wr_data' (66#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_rd_data' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_rd_data' (67#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_top' (68#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_top.v:71]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_0_memc_ui_top_std does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:417]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_memc_ui_top_std' (69#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_poc' does not match port width (1024) of module 'mig_7series_v4_0_memc_ui_top_std' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:1080]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity ddr2_ctrl_mig does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:589]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity ddr2_ctrl_mig does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:590]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity ddr2_ctrl_mig does not have driver. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:593]
INFO: [Synth 8-256] done synthesizing module 'ddr2_ctrl_mig' (70#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:74]
INFO: [Synth 8-256] done synthesizing module 'ddr2_ctrl' (71#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71]
INFO: [Synth 8-3491] module 'Patmos' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:18280' bound to instance 'patmos_inst_0' of component 'Patmos' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:529]
INFO: [Synth 8-638] synthesizing module 'Patmos' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:18280]
INFO: [Synth 8-638] synthesizing module 'PatmosCore' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:17329]
INFO: [Synth 8-638] synthesizing module 'MCache' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:2383]
INFO: [Synth 8-638] synthesizing module 'MCacheCtrl' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:1]
INFO: [Synth 8-256] done synthesizing module 'MCacheCtrl' (72#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:1]
INFO: [Synth 8-638] synthesizing module 'MCacheReplFifo' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:447]
INFO: [Synth 8-256] done synthesizing module 'MCacheReplFifo' (73#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:447]
INFO: [Synth 8-638] synthesizing module 'MCacheMem' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:2350]
INFO: [Synth 8-638] synthesizing module 'MemBlock_1' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:2296]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_1' (74#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:2296]
INFO: [Synth 8-256] done synthesizing module 'MCacheMem' (75#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:2350]
INFO: [Synth 8-256] done synthesizing module 'MCache' (76#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:2383]
INFO: [Synth 8-638] synthesizing module 'Fetch' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:2581]
INFO: [Synth 8-226] default block is never used [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:2765]
INFO: [Synth 8-226] default block is never used [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:3032]
INFO: [Synth 8-638] synthesizing module 'MemBlock_0' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:2544]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_0' (77#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:2544]
INFO: [Synth 8-256] done synthesizing module 'Fetch' (78#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:2581]
INFO: [Synth 8-638] synthesizing module 'Decode' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:3532]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:3437]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (79#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:3437]
INFO: [Synth 8-256] done synthesizing module 'Decode' (80#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:3532]
INFO: [Synth 8-638] synthesizing module 'Execute' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:4401]
INFO: [Synth 8-256] done synthesizing module 'Execute' (81#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:4401]
INFO: [Synth 8-638] synthesizing module 'Memory' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:5951]
INFO: [Synth 8-256] done synthesizing module 'Memory' (82#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:5951]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:6624]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (83#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:6624]
INFO: [Synth 8-638] synthesizing module 'Exceptions' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:6648]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '8' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:7785]
INFO: [Synth 8-256] done synthesizing module 'Exceptions' (84#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:6648]
INFO: [Synth 8-638] synthesizing module 'InOut' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:10486]
INFO: [Synth 8-638] synthesizing module 'Spm' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9073]
INFO: [Synth 8-638] synthesizing module 'MemBlock_2' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9036]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_2' (85#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9036]
INFO: [Synth 8-256] done synthesizing module 'Spm' (86#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9073]
INFO: [Synth 8-638] synthesizing module 'OcpCoreBus' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9184]
INFO: [Synth 8-256] done synthesizing module 'OcpCoreBus' (87#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9184]
INFO: [Synth 8-638] synthesizing module 'OcpIOBus' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9209]
INFO: [Synth 8-256] done synthesizing module 'OcpIOBus' (88#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9209]
INFO: [Synth 8-638] synthesizing module 'Uart' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9338]
INFO: [Synth 8-638] synthesizing module 'Queue' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9240]
INFO: [Synth 8-256] done synthesizing module 'Queue' (89#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9240]
WARNING: [Synth 8-350] instance 'txQueue' of module 'Queue' requires 9 connections, but only 8 given [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9646]
WARNING: [Synth 8-350] instance 'rxQueue' of module 'Queue' requires 9 connections, but only 7 given [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9655]
INFO: [Synth 8-256] done synthesizing module 'Uart' (90#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9338]
INFO: [Synth 8-638] synthesizing module 'Nexys4DDRIO' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9798]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DDRIO' (91#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9798]
INFO: [Synth 8-638] synthesizing module 'BRamCtrl' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9826]
INFO: [Synth 8-256] done synthesizing module 'BRamCtrl' (92#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9826]
INFO: [Synth 8-638] synthesizing module 'BRamCtrlICAP' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9883]
INFO: [Synth 8-256] done synthesizing module 'BRamCtrlICAP' (93#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9883]
INFO: [Synth 8-638] synthesizing module 'IcapCtrl' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9911]
INFO: [Synth 8-256] done synthesizing module 'IcapCtrl' (94#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9911]
INFO: [Synth 8-638] synthesizing module 'HwACtrl' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9939]
INFO: [Synth 8-256] done synthesizing module 'HwACtrl' (95#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:9939]
INFO: [Synth 8-638] synthesizing module 'CpuInfo' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:10132]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '16' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:10216]
INFO: [Synth 8-256] done synthesizing module 'CpuInfo' (96#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:10132]
INFO: [Synth 8-638] synthesizing module 'Timer' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:10265]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '4' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:10381]
INFO: [Synth 8-256] done synthesizing module 'Timer' (97#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:10265]
INFO: [Synth 8-256] done synthesizing module 'InOut' (98#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:10486]
INFO: [Synth 8-638] synthesizing module 'DataCache' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:16906]
INFO: [Synth 8-638] synthesizing module 'DirectMappedCache' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:11625]
INFO: [Synth 8-638] synthesizing module 'MemBlock_3' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:11517]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_3' (99#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:11517]
INFO: [Synth 8-638] synthesizing module 'MemBlock_4' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:11571]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_4' (100#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:11571]
INFO: [Synth 8-256] done synthesizing module 'DirectMappedCache' (101#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:11625]
INFO: [Synth 8-638] synthesizing module 'StackCache' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:15999]
INFO: [Synth 8-638] synthesizing module 'MemBlock_5' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:15962]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_5' (102#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:15962]
INFO: [Synth 8-256] done synthesizing module 'StackCache' (103#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:15999]
INFO: [Synth 8-638] synthesizing module 'NullCache' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:16553]
INFO: [Synth 8-256] done synthesizing module 'NullCache' (104#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:16553]
WARNING: [Synth 8-350] instance 'bp' of module 'NullCache' requires 19 connections, but only 17 given [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:17169]
INFO: [Synth 8-638] synthesizing module 'OcpBurstBus' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:16709]
INFO: [Synth 8-256] done synthesizing module 'OcpBurstBus' (105#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:16709]
INFO: [Synth 8-638] synthesizing module 'WriteNoBuffer' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:16743]
INFO: [Synth 8-256] done synthesizing module 'WriteNoBuffer' (106#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:16743]
WARNING: [Synth 8-350] instance 'wc' of module 'WriteNoBuffer' requires 29 connections, but only 28 given [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:17229]
INFO: [Synth 8-256] done synthesizing module 'DataCache' (107#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:16906]
INFO: [Synth 8-638] synthesizing module 'NoMemoryManagement' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:17279]
INFO: [Synth 8-256] done synthesizing module 'NoMemoryManagement' (108#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:17279]
INFO: [Synth 8-256] done synthesizing module 'PatmosCore' (109#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:17329]
WARNING: [Synth 8-350] instance 'core' of module 'PatmosCore' requires 60 connections, but only 59 given [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:18419]
INFO: [Synth 8-638] synthesizing module 'MemBridge' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:18245]
INFO: [Synth 8-256] done synthesizing module 'MemBridge' (110#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:18245]
INFO: [Synth 8-256] done synthesizing module 'Patmos' (111#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:18280]
INFO: [Synth 8-637] synthesizing blackbox instance 'recon_matrix_inst_0' of component 'recon_matrix' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:599]
INFO: [Synth 8-3491] module 'nexys4ddr_io' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:5' bound to instance 'nexys4ddr_io_inst_0' of component 'nexys4ddr_io' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:616]
INFO: [Synth 8-638] synthesizing module 'nexys4ddr_io' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'nexys4ddr_io' (112#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:27]
INFO: [Synth 8-3491] module 'recon_buffer' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:8' bound to instance 'recon_buffer_comp' of component 'recon_buffer' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:636]
INFO: [Synth 8-638] synthesizing module 'recon_buffer' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:34]
INFO: [Synth 8-3491] module 'ocp_to_bram' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:8' bound to instance 'ocp_to_bram_comp_0' of component 'ocp_to_bram' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ocp_to_bram' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'ocp_to_bram' (113#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:35]
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_0' of component 'tdp_sc_bram' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:135]
INFO: [Synth 8-638] synthesizing module 'tdp_sc_bram' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'tdp_sc_bram' (114#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:27]
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_1' of component 'tdp_sc_bram' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:152]
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_2' of component 'tdp_sc_bram' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:169]
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_3' of component 'tdp_sc_bram' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'recon_buffer' (115#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:34]
INFO: [Synth 8-3491] module 'icap_ctrl' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:14' bound to instance 'icap_ctrl_comp' of component 'icap_ctrl' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:661]
INFO: [Synth 8-638] synthesizing module 'icap_ctrl' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:38]
INFO: [Synth 8-226] default block is never used [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'icap_ctrl' (116#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:38]
INFO: [Synth 8-113] binding component instance 'ICAPE2_inst' to cell 'ICAPE2' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:694]
INFO: [Synth 8-256] done synthesizing module 'patmos_top' (117#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:55]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][15]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][14]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][13]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][12]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][11]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][10]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][9]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][8]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][7]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][6]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][5]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][0]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][3]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][2]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][0]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[31]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[30]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[29]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[28]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[27]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[26]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[25]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[24]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[23]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[22]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[21]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[20]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[19]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[18]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[17]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[16]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[15]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[14]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[13]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[12]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[11]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[10]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[9]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[8]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[3]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[2]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[0]
WARNING: [Synth 8-3331] design recon_buffer has unconnected port bram_addr[1]
WARNING: [Synth 8-3331] design recon_buffer has unconnected port bram_addr[0]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[31]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[30]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[29]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[28]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[27]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[26]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[25]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[24]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[0]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_superMode
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_exec
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[31]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[30]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[29]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[28]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[27]
WARNING: [Synth 8-3331] design WriteNoBuffer has unconnected port io_writeMaster_M_AddrSpace[1]
WARNING: [Synth 8-3331] design WriteNoBuffer has unconnected port io_writeMaster_M_AddrSpace[0]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[31]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[30]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[29]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[28]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[27]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[26]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[25]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[24]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[23]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[22]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[21]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[20]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[19]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[18]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[17]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[16]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[15]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[14]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[13]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[12]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[11]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[10]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[9]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[8]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[7]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[6]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[5]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[4]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[3]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:06 ; elapsed = 00:23:28 . Memory (MB): peak = 2748.891 ; gain = 1818.406 ; free physical = 166 ; free virtual = 7299
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[319] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[318] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[317] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[316] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[311] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[310] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[309] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[308] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[303] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[302] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[301] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[300] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[279] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[278] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[277] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[276] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[271] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[270] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[269] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[268] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[263] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[262] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[261] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[260] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[255] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[254] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[253] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[252] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[251] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[250] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[249] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[248] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[247] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[246] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[245] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[244] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[243] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[242] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[241] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[240] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[191] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[190] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[189] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[188] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[187] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[186] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[185] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[184] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[159] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[158] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[157] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[156] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[151] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[150] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[149] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[148] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[143] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[142] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[141] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[140] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[119] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[118] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[117] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[116] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[111] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[110] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[109] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[108] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[103] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[102] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[101] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[100] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[95] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[94] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[93] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[92] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[87] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[86] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[85] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[84] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[7] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[6] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[5] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[4] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[3] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[2] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[1] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[0] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:input_sink to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[39] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[38] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[37] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[36] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[35] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[34] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[33] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[32] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[31] to constant 0 [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:11:09 ; elapsed = 00:23:30 . Memory (MB): peak = 2748.891 ; gain = 1818.406 ; free physical = 168 ; free virtual = 7299
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'recon_matrix' instantiated as 'recon_matrix_inst_0' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:599]
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc:8]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 28 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2748.891 ; gain = 0.000 ; free physical = 163 ; free virtual = 7298
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:11:24 ; elapsed = 00:23:44 . Memory (MB): peak = 2748.891 ; gain = 1818.406 ; free physical = 161 ; free virtual = 7298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:11:24 ; elapsed = 00:23:44 . Memory (MB): peak = 2748.891 ; gain = 1818.406 ; free physical = 161 ; free virtual = 7298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:11:25 ; elapsed = 00:23:44 . Memory (MB): peak = 2748.891 ; gain = 1818.406 ; free physical = 161 ; free virtual = 7298
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ocp_burst_to_ddr2_ctrl'
INFO: [Synth 8-5544] ROM "SCmdAccept" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_last_item" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:286]
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_0_tempmon'
INFO: [Synth 8-5546] ROM "sample_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sample_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temperature" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempmon_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maint_cmd1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][5][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][6][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][7][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][8][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][9][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][10][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][11][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][12][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][13][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][14][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][15][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0:0]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1:1]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1625]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3:3]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4:4]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4:4]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4:4]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4:4]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4:4]' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pi_rdval_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "regl_dqs_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_shift_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mpr_valid_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_limit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tap_limit_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idel_tap_limit_dq_pb_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal1_cnt_cpt_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal1_dlyce_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal1_dq_idel_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_sr_req_pulsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_dq_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_lvl_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_lvl_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_wrlvl_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_wrlvl_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_int_cs_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_reads" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_reads" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_wrdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_wrdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_ras_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_cas_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_we_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "cal2_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_0_ddr_phy_tempmon'
INFO: [Synth 8-5546] ROM "tempmon_state_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrEvenReg_reg' and it is trimmed from '32' to '10' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:342]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrOddReg_reg' and it is trimmed from '32' to '10' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:334]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:1897]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:3345]
WARNING: [Synth 8-3936] Found unconnected internal register 'exReg_jmpOp_reloc_reg' and it is trimmed from '32' to '30' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:5356]
WARNING: [Synth 8-3936] Found unconnected internal register 'memReg_mem_addr_reg' and it is trimmed from '32' to '2' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/Patmos.v:6473]
INFO: [Synth 8-5546] ROM "green_leds_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_segments_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_press_reg_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg_reg' in module 'icap_ctrl'
INFO: [Synth 8-5546] ROM "ram_re" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sresp_dva_fsm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RUN_CNT_down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RUN_CNT_down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_reset_btn_debounced" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            write_buffer |                              001 |                              001
           write_command |                              010 |                              010
              write_data |                              011 |                              011
            read_command |                              100 |                              100
               read_wait |                              101 |                              101
             read_buffer |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ocp_burst_to_ddr2_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             0010 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_0_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE |                           000000 |                           000000
   CAL1_MPR_NEW_DQS_WAIT |                           000001 |                           011101
     CAL1_MPR_PAT_DETECT |                           000011 |                           011111
         CAL1_VALID_WAIT |                           010010 |                           011110
       CAL1_NEW_DQS_WAIT |                           000010 |                           000001
   CAL1_STORE_FIRST_WAIT |                           000101 |                           000010
         CAL1_PAT_DETECT |                           010001 |                           000011
    CAL1_DQ_IDEL_TAP_INC |                           010100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT |                           010110 |                           000101
        CAL1_DETECT_EDGE |                           010011 |                           001000
          CAL1_CALC_IDEL |                           011001 |                           001011
        CAL1_CENTER_WAIT |                           011101 |                           100010
       CAL1_IDEL_DEC_CPT |                           000100 |                           001100
  CAL1_IDEL_DEC_CPT_WAIT |                           011110 |                           001101
           CAL1_NEXT_DQS |                           011111 |                           001110
    CAL1_NEW_DQS_PREWAIT |                           100000 |                           100000
          CAL1_REGL_LOAD |                           100010 |                           011011
               CAL1_DONE |                           100001 |                           001111
    CAL1_DQ_IDEL_TAP_DEC |                           010111 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT |                           011000 |                           000111
 CAL1_RD_STOP_FOR_PI_INC |                           011010 |                           100001
       CAL1_IDEL_INC_CPT |                           011011 |                           001001
  CAL1_IDEL_INC_CPT_WAIT |                           011100 |                           001010
          CAL1_RDLVL_ERR |                           010101 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                            00000 |                            00000
         cpu_stream_wait |                            00001 |                            01011
            cpu_stream_0 |                            00010 |                            01100
            cpu_stream_2 |                            00011 |                            01110
            cpu_stream_3 |                            00100 |                            01111
            cpu_stream_4 |                            00101 |                            10000
            cpu_stream_5 |                            00110 |                            10001
            cpu_stream_6 |                            00111 |                            10010
            cpu_stream_1 |                            01000 |                            01101
            config_abort |                            01001 |                            01010
          ready_and_fail |                            01010 |                            00010
         ram_stream_wait |                            01011 |                            01001
            ram_stream_0 |                            01100 |                            00011
            ram_stream_1 |                            01101 |                            00100
            ram_stream_2 |                            01110 |                            00101
            ram_stream_3 |                            01111 |                            00110
                wait_end |                            10000 |                            00111
           wait_icap_end |                            10001 |                            01000
          ready_and_done |                            10010 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg_reg' using encoding 'sequential' in module 'icap_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:11:41 ; elapsed = 00:24:01 . Memory (MB): peak = 2748.891 ; gain = 1818.406 ; free physical = 163 ; free virtual = 7299
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       502|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      3391|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|       115|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|     27777|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|     15095|
|7     |mig_7series_v4_0_mc                                 |           1|      4781|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       970|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       363|
|10    |PatmosCore__GB0                                     |           1|     32175|
|11    |PatmosCore__GB1                                     |           1|     11993|
|12    |patmos_top__GC0                                     |           1|      5896|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_3/mem_reg to conserve power
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_row_col0/sent_col_lcl_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_size_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_aux_out_r_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/sent_col_r1_reg' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\col_mach0/offset_pipe_0.offset_r1_reg[0] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_rank_cnt_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_odt_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[9]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[10]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[11]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[12]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[39]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[40]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[41]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[42]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[43]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[44]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[45]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[46]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[47]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[48]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[49]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[50]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/offset_pipe_0.offset_r1_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/offset_pipe_1.offset_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.wr_data_offset_reg[0] )
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (col_mach0/offset_pipe_1.offset_r2_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.wr_data_offset_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_odt_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_ras_n_reg[3]) is unused and will be removed from module mig_7series_v4_0_mc.
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r1_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r1_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r2_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r2_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_reg' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\A[2]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr /\ctl_lane_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/oclk_calib_resume_level_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\even_cwl.phy_cas_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\complex_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/\po_fine_tap_cnt_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\skip_calib_tap_off.calib_tap_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\rd_mux_sel_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_f_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_stg2_f_incdec_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_s2_incdec_f_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_stg2_incdec_c_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_s2_incdec_c_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.
WARNING: [Synth 8-3332] Sequential element (mpr_rdlvl_done_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_rdlvl_done_r2_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_cnt_cpt_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_valid_r1_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (found_edge_all_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_track_left_edge[0].pb_found_edge_last_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_dlyce_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_dlyinc_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_limit_dq_pb_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_last_byte_done_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_rank_done_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_pat_match_div4.idel_pat_data_match_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (rdlvl_assrt_common_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_dlyce_dq[0].dlyce_dq_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyinc_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[79]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[78]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[77]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[76]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[75]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[74]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[73]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[72]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[71]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[70]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[69]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[68]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[67]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[66]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[65]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[64]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[63]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[62]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[61]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[60]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[59]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[58]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[57]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[56]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[55]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[54]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[53]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_sz_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/callRetBaseReg_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (corei_8/execute/predReg_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/ocpCmdReg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_3_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_4_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_5_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_6_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_7_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_8_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_9_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_10_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_11_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_12_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_13_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_14_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_15_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/iocomp/\HwACtrl/rdDataReg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/iocomp/\BRamCtrl/respReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/iocomp/\HwACtrl/respReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/sc /\responseToCPUReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\icap_ctrl_comp/config_s_reg[SResp][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\nexys4ddr_io_inst_0/SResp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/dbg_pi_f_en_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_data_offset_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/iocomp/\CpuInfo/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/bp/slaveReg_Resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/dm/slaveReg_Resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/bp/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/dm/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/exc/R217_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_addr_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_hi_pri_r1_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/exc/\masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/ocpSlaveReg_Resp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:14:09 ; elapsed = 00:26:31 . Memory (MB): peak = 2866.082 ; gain = 1935.598 ; free physical = 170 ; free virtual = 7037
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       320|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      1809|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|        16|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|       321|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|      8362|
|7     |mig_7series_v4_0_mc                                 |           1|      2554|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       756|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       292|
|10    |PatmosCore__GB0                                     |           1|     14319|
|11    |PatmosCore__GB1                                     |           1|      7347|
|12    |patmos_top__GC0                                     |           1|      3536|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 330 of /home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc. [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc:330]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:14:14 ; elapsed = 00:26:36 . Memory (MB): peak = 2912.082 ; gain = 1981.598 ; free physical = 138 ; free virtual = 7006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:14:18 ; elapsed = 00:26:40 . Memory (MB): peak = 2932.098 ; gain = 2001.613 ; free physical = 135 ; free virtual = 6989
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       320|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      1809|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|        16|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|       321|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|      8362|
|7     |mig_7series_v4_0_mc                                 |           1|      2554|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       756|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       292|
|10    |PatmosCore__GB0                                     |           1|     14319|
|11    |PatmosCore__GB1                                     |           1|      7347|
|12    |patmos_top__GC0                                     |           1|      3536|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/icache/mem/mcacheEven/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/icache/mem/mcacheOdd/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/fetch/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/fetch/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/tagMem/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:14:36 ; elapsed = 00:26:58 . Memory (MB): peak = 3009.770 ; gain = 2079.285 ; free physical = 127 ; free virtual = 6873
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 193 to 39 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net rst. Fanout reduced from 2048 to 50 by creating 41 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_n_0 . Fanout reduced from 473 to 48 by creating 10 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:279]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:220]
WARNING: [Synth 8-5396] Clock pin DCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:341]
WARNING: [Synth 8-5396] Clock pin REFCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:348]
WARNING: [Synth 8-5396] Clock pin CLKIN1 has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:306]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:219]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:272]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:239]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:14:38 ; elapsed = 00:27:00 . Memory (MB): peak = 3009.770 ; gain = 2079.285 ; free physical = 125 ; free virtual = 6873
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:14:38 ; elapsed = 00:27:00 . Memory (MB): peak = 3009.770 ; gain = 2079.285 ; free physical = 125 ; free virtual = 6873
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:14:42 ; elapsed = 00:27:04 . Memory (MB): peak = 3009.770 ; gain = 2079.285 ; free physical = 126 ; free virtual = 6872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:14:42 ; elapsed = 00:27:04 . Memory (MB): peak = 3009.770 ; gain = 2079.285 ; free physical = 126 ; free virtual = 6872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:14:43 ; elapsed = 00:27:05 . Memory (MB): peak = 3009.770 ; gain = 2079.285 ; free physical = 126 ; free virtual = 6872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:14:43 ; elapsed = 00:27:05 . Memory (MB): peak = 3009.770 ; gain = 2079.285 ; free physical = 126 ; free virtual = 6872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |recon_matrix  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |recon_matrix_bbox_1   |     1|
|2     |BUFG                  |     6|
|3     |BUFH                  |     1|
|4     |BUFIO                 |     1|
|5     |CARRY4                |   521|
|6     |DSP48E1               |     3|
|7     |DSP48E1_2             |     1|
|8     |ICAPE2                |     1|
|9     |IDELAYCTRL            |     1|
|10    |IDELAYE2              |    16|
|11    |IN_FIFO               |     2|
|12    |ISERDESE2             |    16|
|13    |LUT1                  |  1022|
|14    |LUT2                  |   915|
|15    |LUT3                  |  1746|
|16    |LUT4                  |  1855|
|17    |LUT5                  |  1583|
|18    |LUT6                  |  3885|
|19    |MMCME2_ADV            |     2|
|20    |MUXF7                 |   117|
|21    |MUXF8                 |    21|
|22    |ODDR                  |     5|
|23    |OSERDESE2             |    22|
|24    |OSERDESE2_1           |     2|
|25    |OSERDESE2_2           |    18|
|26    |OUT_FIFO              |     2|
|27    |OUT_FIFO_1            |     2|
|28    |PHASER_IN_PHY         |     2|
|29    |PHASER_OUT_PHY        |     2|
|30    |PHASER_OUT_PHY_1      |     2|
|31    |PHASER_REF            |     1|
|32    |PHY_CONTROL           |     1|
|33    |PLLE2_ADV             |     1|
|34    |RAM32M                |   126|
|35    |RAM32X1S              |    32|
|36    |RAMB18E1              |     5|
|37    |RAMB18E1_1            |     8|
|38    |RAMB18E1_2            |     4|
|39    |RAMB36E1              |    32|
|40    |RAMB36E1_1            |    32|
|41    |SRL16E                |    18|
|42    |SRLC32E               |     1|
|43    |XADC                  |     1|
|44    |XORCY                 |     6|
|45    |FDCE                  |     2|
|46    |FDPE                  |    95|
|47    |FDRE                  |  7395|
|48    |FDSE                  |   173|
|49    |IBUF                  |    24|
|50    |IOBUFDS_INTERMDISABLE |     2|
|51    |IOBUF_INTERMDISABLE   |    16|
|52    |OBUF                  |    61|
|53    |OBUFDS                |     1|
|54    |OBUFT                 |     2|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:14:43 ; elapsed = 00:27:05 . Memory (MB): peak = 3009.770 ; gain = 2079.285 ; free physical = 126 ; free virtual = 6872
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 914 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:41 ; elapsed = 00:03:45 . Memory (MB): peak = 3009.770 ; gain = 260.879 ; free physical = 125 ; free virtual = 6872
Synthesis Optimization Complete : Time (s): cpu = 00:14:43 ; elapsed = 00:27:05 . Memory (MB): peak = 3009.777 ; gain = 2079.293 ; free physical = 123 ; free virtual = 6872
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 854 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'recon_matrix' instantiated as 'recon_matrix_inst_0' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:599]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 184 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 126 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1166 Infos, 467 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:58 ; elapsed = 00:03:59 . Memory (MB): peak = 3009.777 ; gain = 260.887 ; free physical = 146 ; free virtual = 6898
