From c7e655d568aea2463355d62d2afdeb447517f0a8 Mon Sep 17 00:00:00 2001
From: Elaine Zhang <zhangqing@rock-chips.com>
Date: Wed, 10 Oct 2018 17:50:05 +0800
Subject: [PATCH] arm64: dts: rockchip: modify the ppll freq to 200M for rk1808

ppll set 200M is better for pcie and usb.

Change-Id: If1e14aa09e6231e7cbd5cf7d6fc8947d38a8f11a
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/rk1808.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk1808.dtsi b/arch/arm64/boot/dts/rockchip/rk1808.dtsi
index 708b44b4524e..886e97c28fc1 100644
--- a/arch/arm64/boot/dts/rockchip/rk1808.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk1808.dtsi
@@ -350,7 +350,7 @@
 			<&cru LSCLK_BUS_PRE>;
 		assigned-clock-rates =
 			<1200000000>, <1000000000>,
-			<416000000>, <816000000>,
+			<200000000>, <816000000>,
 			<200000000>, <100000000>,
 			<300000000>, <200000000>,
 			<100000000>;
-- 
2.35.3

