Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/brianm/Applications/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot add_sub_display_sim_behav xil_defaultlib.add_sub_display_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux4bit2sel
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Adder_4bit
Compiling module xil_defaultlib.add_sub_struct
Compiling module xil_defaultlib.add_sub_display_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_sub_display_sim_behav
