{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 09:42:03 2011 " "Info: Processing started: Tue Nov 29 09:42:03 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pstop -c pstop " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pstop -c pstop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst4\|19 " "Warning: Node \"74373:inst4\|19\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst4\|18 " "Warning: Node \"74373:inst4\|18\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 656 232 296 736 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst4\|17 " "Warning: Node \"74373:inst4\|17\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 568 232 296 648 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst4\|16 " "Warning: Node \"74373:inst4\|16\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 480 232 296 560 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst4\|15 " "Warning: Node \"74373:inst4\|15\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst4\|14 " "Warning: Node \"74373:inst4\|14\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst4\|13 " "Warning: Node \"74373:inst4\|13\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373:inst4\|12 " "Warning: Node \"74373:inst4\|12\" is a latch" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PS2_CLK2 " "Info: Assuming node \"PS2_CLK2\" is an undefined clock" {  } { { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 192 -112 56 208 "PS2_CLK2" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "pskey:inst\|over " "Info: Detected ripple clock \"pskey:inst\|over\" as buffer" {  } { { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "pskey:inst\|over" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PS2_CLK2 register pskey:inst\|cnt4\[2\] register pskey:inst\|data\[4\] 162.71 MHz 6.146 ns Internal " "Info: Clock \"PS2_CLK2\" has Internal fmax of 162.71 MHz between source register \"pskey:inst\|cnt4\[2\]\" and destination register \"pskey:inst\|data\[4\]\" (period= 6.146 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.437 ns + Longest register register " "Info: + Longest register to register delay is 5.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pskey:inst\|cnt4\[2\] 1 REG LC_X5_Y3_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N5; Fanout = 5; REG Node = 'pskey:inst\|cnt4\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { pskey:inst|cnt4[2] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.914 ns) 1.894 ns pskey:inst\|Equal0~91 2 COMB LC_X5_Y3_N7 2 " "Info: 2: + IC(0.980 ns) + CELL(0.914 ns) = 1.894 ns; Loc. = LC_X5_Y3_N7; Fanout = 2; COMB Node = 'pskey:inst\|Equal0~91'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { pskey:inst|cnt4[2] pskey:inst|Equal0~91 } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 2.399 ns pskey:inst\|data\[7\]~288 3 COMB LC_X5_Y3_N8 8 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 2.399 ns; Loc. = LC_X5_Y3_N8; Fanout = 8; COMB Node = 'pskey:inst\|data\[7\]~288'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pskey:inst|Equal0~91 pskey:inst|data[7]~288 } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(1.243 ns) 5.437 ns pskey:inst\|data\[4\] 4 REG LC_X5_Y2_N5 1 " "Info: 4: + IC(1.795 ns) + CELL(1.243 ns) = 5.437 ns; Loc. = LC_X5_Y2_N5; Fanout = 1; REG Node = 'pskey:inst\|data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { pskey:inst|data[7]~288 pskey:inst|data[4] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 43.35 % ) " "Info: Total cell delay = 2.357 ns ( 43.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.080 ns ( 56.65 % ) " "Info: Total interconnect delay = 3.080 ns ( 56.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.437 ns" { pskey:inst|cnt4[2] pskey:inst|Equal0~91 pskey:inst|data[7]~288 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.437 ns" { pskey:inst|cnt4[2] {} pskey:inst|Equal0~91 {} pskey:inst|data[7]~288 {} pskey:inst|data[4] {} } { 0.000ns 0.980ns 0.305ns 1.795ns } { 0.000ns 0.914ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK2 destination 6.670 ns + Shortest register " "Info: + Shortest clock path from clock \"PS2_CLK2\" to destination register is 6.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PS2_CLK2 1 CLK PIN_54 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 22; CLK Node = 'PS2_CLK2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 192 -112 56 208 "PS2_CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.620 ns) + CELL(0.918 ns) 6.670 ns pskey:inst\|data\[4\] 2 REG LC_X5_Y2_N5 1 " "Info: 2: + IC(4.620 ns) + CELL(0.918 ns) = 6.670 ns; Loc. = LC_X5_Y2_N5; Fanout = 1; REG Node = 'pskey:inst\|data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.538 ns" { PS2_CLK2 pskey:inst|data[4] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.73 % ) " "Info: Total cell delay = 2.050 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.620 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.620 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[4] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK2 source 6.670 ns - Longest register " "Info: - Longest clock path from clock \"PS2_CLK2\" to source register is 6.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PS2_CLK2 1 CLK PIN_54 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 22; CLK Node = 'PS2_CLK2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 192 -112 56 208 "PS2_CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.620 ns) + CELL(0.918 ns) 6.670 ns pskey:inst\|cnt4\[2\] 2 REG LC_X5_Y3_N5 5 " "Info: 2: + IC(4.620 ns) + CELL(0.918 ns) = 6.670 ns; Loc. = LC_X5_Y3_N5; Fanout = 5; REG Node = 'pskey:inst\|cnt4\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.538 ns" { PS2_CLK2 pskey:inst|cnt4[2] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.73 % ) " "Info: Total cell delay = 2.050 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.620 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.620 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|cnt4[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|cnt4[2] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[4] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|cnt4[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|cnt4[2] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.437 ns" { pskey:inst|cnt4[2] pskey:inst|Equal0~91 pskey:inst|data[7]~288 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.437 ns" { pskey:inst|cnt4[2] {} pskey:inst|Equal0~91 {} pskey:inst|data[7]~288 {} pskey:inst|data[4] {} } { 0.000ns 0.980ns 0.305ns 1.795ns } { 0.000ns 0.914ns 0.200ns 1.243ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[4] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|cnt4[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|cnt4[2] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "PS2_CLK2 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"PS2_CLK2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "pskey:inst\|data\[0\] 74373:inst4\|12 PS2_CLK2 2.886 ns " "Info: Found hold time violation between source  pin or register \"pskey:inst\|data\[0\]\" and destination pin or register \"74373:inst4\|12\" for clock \"PS2_CLK2\" (Hold time is 2.886 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.724 ns + Largest " "Info: + Largest clock skew is 4.724 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK2 destination 11.394 ns + Longest register " "Info: + Longest clock path from clock \"PS2_CLK2\" to destination register is 11.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PS2_CLK2 1 CLK PIN_54 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 22; CLK Node = 'PS2_CLK2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 192 -112 56 208 "PS2_CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.620 ns) + CELL(1.294 ns) 7.046 ns pskey:inst\|over 2 REG LC_X2_Y3_N2 9 " "Info: 2: + IC(4.620 ns) + CELL(1.294 ns) = 7.046 ns; Loc. = LC_X2_Y3_N2; Fanout = 9; REG Node = 'pskey:inst\|over'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { PS2_CLK2 pskey:inst|over } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.608 ns) + CELL(0.740 ns) 11.394 ns 74373:inst4\|12 3 REG LC_X5_Y2_N2 1 " "Info: 3: + IC(3.608 ns) + CELL(0.740 ns) = 11.394 ns; Loc. = LC_X5_Y2_N2; Fanout = 1; REG Node = '74373:inst4\|12'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.348 ns" { pskey:inst|over 74373:inst4|12 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.166 ns ( 27.79 % ) " "Info: Total cell delay = 3.166 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.228 ns ( 72.21 % ) " "Info: Total interconnect delay = 8.228 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.394 ns" { PS2_CLK2 pskey:inst|over 74373:inst4|12 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.394 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|over {} 74373:inst4|12 {} } { 0.000ns 0.000ns 4.620ns 3.608ns } { 0.000ns 1.132ns 1.294ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK2 source 6.670 ns - Shortest register " "Info: - Shortest clock path from clock \"PS2_CLK2\" to source register is 6.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PS2_CLK2 1 CLK PIN_54 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 22; CLK Node = 'PS2_CLK2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 192 -112 56 208 "PS2_CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.620 ns) + CELL(0.918 ns) 6.670 ns pskey:inst\|data\[0\] 2 REG LC_X5_Y2_N4 1 " "Info: 2: + IC(4.620 ns) + CELL(0.918 ns) = 6.670 ns; Loc. = LC_X5_Y2_N4; Fanout = 1; REG Node = 'pskey:inst\|data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.538 ns" { PS2_CLK2 pskey:inst|data[0] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.73 % ) " "Info: Total cell delay = 2.050 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.620 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.620 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[0] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.394 ns" { PS2_CLK2 pskey:inst|over 74373:inst4|12 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.394 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|over {} 74373:inst4|12 {} } { 0.000ns 0.000ns 4.620ns 3.608ns } { 0.000ns 1.132ns 1.294ns 0.740ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[0] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.462 ns - Shortest register register " "Info: - Shortest register to register delay is 1.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pskey:inst\|data\[0\] 1 REG LC_X5_Y2_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y2_N4; Fanout = 1; REG Node = 'pskey:inst\|data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { pskey:inst|data[0] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.511 ns) 1.462 ns 74373:inst4\|12 2 REG LC_X5_Y2_N2 1 " "Info: 2: + IC(0.951 ns) + CELL(0.511 ns) = 1.462 ns; Loc. = LC_X5_Y2_N2; Fanout = 1; REG Node = '74373:inst4\|12'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { pskey:inst|data[0] 74373:inst4|12 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.511 ns ( 34.95 % ) " "Info: Total cell delay = 0.511 ns ( 34.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.951 ns ( 65.05 % ) " "Info: Total interconnect delay = 0.951 ns ( 65.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { pskey:inst|data[0] 74373:inst4|12 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.462 ns" { pskey:inst|data[0] {} 74373:inst4|12 {} } { 0.000ns 0.951ns } { 0.000ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.394 ns" { PS2_CLK2 pskey:inst|over 74373:inst4|12 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.394 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|over {} 74373:inst4|12 {} } { 0.000ns 0.000ns 4.620ns 3.608ns } { 0.000ns 1.132ns 1.294ns 0.740ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[0] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { pskey:inst|data[0] 74373:inst4|12 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.462 ns" { pskey:inst|data[0] {} 74373:inst4|12 {} } { 0.000ns 0.951ns } { 0.000ns 0.511ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "pskey:inst\|data\[4\] rst_n PS2_CLK2 0.703 ns register " "Info: tsu for register \"pskey:inst\|data\[4\]\" (data pin = \"rst_n\", clock pin = \"PS2_CLK2\") is 0.703 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.040 ns + Longest pin register " "Info: + Longest pin to register delay is 7.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 15 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 15; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 152 -144 24 168 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.130 ns) + CELL(0.740 ns) 4.002 ns pskey:inst\|data\[7\]~288 2 COMB LC_X5_Y3_N8 8 " "Info: 2: + IC(2.130 ns) + CELL(0.740 ns) = 4.002 ns; Loc. = LC_X5_Y3_N8; Fanout = 8; COMB Node = 'pskey:inst\|data\[7\]~288'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { rst_n pskey:inst|data[7]~288 } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(1.243 ns) 7.040 ns pskey:inst\|data\[4\] 3 REG LC_X5_Y2_N5 1 " "Info: 3: + IC(1.795 ns) + CELL(1.243 ns) = 7.040 ns; Loc. = LC_X5_Y2_N5; Fanout = 1; REG Node = 'pskey:inst\|data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { pskey:inst|data[7]~288 pskey:inst|data[4] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 44.25 % ) " "Info: Total cell delay = 3.115 ns ( 44.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.925 ns ( 55.75 % ) " "Info: Total interconnect delay = 3.925 ns ( 55.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.040 ns" { rst_n pskey:inst|data[7]~288 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.040 ns" { rst_n {} rst_n~combout {} pskey:inst|data[7]~288 {} pskey:inst|data[4] {} } { 0.000ns 0.000ns 2.130ns 1.795ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK2 destination 6.670 ns - Shortest register " "Info: - Shortest clock path from clock \"PS2_CLK2\" to destination register is 6.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PS2_CLK2 1 CLK PIN_54 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 22; CLK Node = 'PS2_CLK2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 192 -112 56 208 "PS2_CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.620 ns) + CELL(0.918 ns) 6.670 ns pskey:inst\|data\[4\] 2 REG LC_X5_Y2_N5 1 " "Info: 2: + IC(4.620 ns) + CELL(0.918 ns) = 6.670 ns; Loc. = LC_X5_Y2_N5; Fanout = 1; REG Node = 'pskey:inst\|data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.538 ns" { PS2_CLK2 pskey:inst|data[4] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.73 % ) " "Info: Total cell delay = 2.050 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.620 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.620 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[4] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.040 ns" { rst_n pskey:inst|data[7]~288 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.040 ns" { rst_n {} rst_n~combout {} pskey:inst|data[7]~288 {} pskey:inst|data[4] {} } { 0.000ns 0.000ns 2.130ns 1.795ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[4] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "PS2_CLK2 led\[7\] 74373:inst4\|19 16.051 ns register " "Info: tco from clock \"PS2_CLK2\" to destination pin \"led\[7\]\" through register \"74373:inst4\|19\" is 16.051 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK2 source 11.398 ns + Longest register " "Info: + Longest clock path from clock \"PS2_CLK2\" to source register is 11.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PS2_CLK2 1 CLK PIN_54 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 22; CLK Node = 'PS2_CLK2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 192 -112 56 208 "PS2_CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.620 ns) + CELL(1.294 ns) 7.046 ns pskey:inst\|over 2 REG LC_X2_Y3_N2 9 " "Info: 2: + IC(4.620 ns) + CELL(1.294 ns) = 7.046 ns; Loc. = LC_X2_Y3_N2; Fanout = 9; REG Node = 'pskey:inst\|over'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { PS2_CLK2 pskey:inst|over } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.612 ns) + CELL(0.740 ns) 11.398 ns 74373:inst4\|19 3 REG LC_X3_Y2_N6 1 " "Info: 3: + IC(3.612 ns) + CELL(0.740 ns) = 11.398 ns; Loc. = LC_X3_Y2_N6; Fanout = 1; REG Node = '74373:inst4\|19'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.352 ns" { pskey:inst|over 74373:inst4|19 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.166 ns ( 27.78 % ) " "Info: Total cell delay = 3.166 ns ( 27.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.232 ns ( 72.22 % ) " "Info: Total interconnect delay = 8.232 ns ( 72.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.398 ns" { PS2_CLK2 pskey:inst|over 74373:inst4|19 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.398 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|over {} 74373:inst4|19 {} } { 0.000ns 0.000ns 4.620ns 3.612ns } { 0.000ns 1.132ns 1.294ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.653 ns + Longest register pin " "Info: + Longest register to pin delay is 4.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74373:inst4\|19 1 REG LC_X3_Y2_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y2_N6; Fanout = 1; REG Node = '74373:inst4\|19'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74373:inst4|19 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 744 232 296 824 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.331 ns) + CELL(2.322 ns) 4.653 ns led\[7\] 2 PIN PIN_53 0 " "Info: 2: + IC(2.331 ns) + CELL(2.322 ns) = 4.653 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'led\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.653 ns" { 74373:inst4|19 led[7] } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 368 688 864 384 "led\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 49.90 % ) " "Info: Total cell delay = 2.322 ns ( 49.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.331 ns ( 50.10 % ) " "Info: Total interconnect delay = 2.331 ns ( 50.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.653 ns" { 74373:inst4|19 led[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.653 ns" { 74373:inst4|19 {} led[7] {} } { 0.000ns 2.331ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.398 ns" { PS2_CLK2 pskey:inst|over 74373:inst4|19 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.398 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|over {} 74373:inst4|19 {} } { 0.000ns 0.000ns 4.620ns 3.612ns } { 0.000ns 1.132ns 1.294ns 0.740ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.653 ns" { 74373:inst4|19 led[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.653 ns" { 74373:inst4|19 {} led[7] {} } { 0.000ns 2.331ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "pskey:inst\|over rst_n PS2_CLK2 2.183 ns register " "Info: th for register \"pskey:inst\|over\" (data pin = \"rst_n\", clock pin = \"PS2_CLK2\") is 2.183 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK2 destination 6.670 ns + Longest register " "Info: + Longest clock path from clock \"PS2_CLK2\" to destination register is 6.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PS2_CLK2 1 CLK PIN_54 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 22; CLK Node = 'PS2_CLK2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 192 -112 56 208 "PS2_CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.620 ns) + CELL(0.918 ns) 6.670 ns pskey:inst\|over 2 REG LC_X2_Y3_N2 9 " "Info: 2: + IC(4.620 ns) + CELL(0.918 ns) = 6.670 ns; Loc. = LC_X2_Y3_N2; Fanout = 9; REG Node = 'pskey:inst\|over'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.538 ns" { PS2_CLK2 pskey:inst|over } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.73 % ) " "Info: Total cell delay = 2.050 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.620 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.620 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|over } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|over {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.708 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 15 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 15; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 152 -144 24 168 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.772 ns) + CELL(0.804 ns) 4.708 ns pskey:inst\|over 2 REG LC_X2_Y3_N2 9 " "Info: 2: + IC(2.772 ns) + CELL(0.804 ns) = 4.708 ns; Loc. = LC_X2_Y3_N2; Fanout = 9; REG Node = 'pskey:inst\|over'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.576 ns" { rst_n pskey:inst|over } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 41.12 % ) " "Info: Total cell delay = 1.936 ns ( 41.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.772 ns ( 58.88 % ) " "Info: Total interconnect delay = 2.772 ns ( 58.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { rst_n pskey:inst|over } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.708 ns" { rst_n {} rst_n~combout {} pskey:inst|over {} } { 0.000ns 0.000ns 2.772ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|over } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|over {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { rst_n pskey:inst|over } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.708 ns" { rst_n {} rst_n~combout {} pskey:inst|over {} } { 0.000ns 0.000ns 2.772ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "110 " "Info: Allocated 110 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 09:42:05 2011 " "Info: Processing ended: Tue Nov 29 09:42:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
