Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
11
935
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
..|lab2|
.|
fir_compiler-library|
.|
fir_compiler-library|
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
8bitbrain
# storage
db|8bitbrain.(0).cnf
db|8bitbrain.(0).cnf
# case_insensitive
# source_file
8bitbrain.bdf
543868f6fc61354e0b6daf93fa2a8d
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
s2p
# storage
db|8bitbrain.(1).cnf
db|8bitbrain.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
s2p.vhd
b1eab1a7d2550ce2faad7381bc7a453
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
s2p:inst
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
p2s
# storage
db|8bitbrain.(2).cnf
db|8bitbrain.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
p2s.vhd
a628e410b4aa9ff84a0d74b14d25b8b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
p2s:inst5
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
filter
# storage
db|8bitbrain.(3).cnf
db|8bitbrain.(3).cnf
# case_insensitive
# source_file
filter.bdf
6b945cc48fc3eec0f5457e2dfda0309c
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
filter:inst4
}
# macro_sequence

# end
# entity
lpm_dff0
# storage
db|8bitbrain.(4).cnf
db|8bitbrain.(4).cnf
# case_insensitive
# source_file
lpm_dff0.tdf
349163ea4ca171eabce8469fa726e10
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_ff.inc
97d9d437829a4e214661a824cb57479
}
# hierarchies {
filter:inst4|lpm_dff0:inst3
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|8bitbrain.(5).cnf
db|8bitbrain.(5).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_ff.tdf
de209e4e4c83eeb56ae552a1dfde2c35
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
}
# hierarchies {
filter:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
filter2
# storage
db|8bitbrain.(6).cnf
db|8bitbrain.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
filter2.vhd
f1d5d46c13c3d6828ebc9438a74c69b8
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
filter:inst4|filter2:inst
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
filter2_ast
# storage
db|8bitbrain.(7).cnf
db|8bitbrain.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
filter2_ast.vhd
ee6d5d9982e34ad11e87f111e233dfdd
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(ast_source_data)
11 downto 0
PARAMETER_STRING
USR
 constraint(ast_sink_data)
11 downto 0
PARAMETER_STRING
USR
 constraint(ast_sink_error)
1 downto 0
PARAMETER_STRING
USR
 constraint(ast_source_error)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
fir_compiler-library|auk_dspip_math_pkg_fir_90.vhd
7a1e4119fb346154ef3566d45b20d190
fir_compiler-library|auk_dspip_lib_pkg_fir_90.vhd
ffa5f85dd63db8ca13677f24a51eec50
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_dspip_avalon_streaming_sink_fir_90
# storage
db|8bitbrain.(8).cnf
db|8bitbrain.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
fir_compiler-library|auk_dspip_avalon_streaming_sink_fir_90.vhd
de4780b7d4b89ad6b7e6282fb0f5c6
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width_g
12
PARAMETER_SIGNED_DEC
USR
packet_size_g
1
PARAMETER_SIGNED_DEC
USR
fifo_depth_g
7
PARAMETER_SIGNED_DEC
USR
min_data_count_g
2
PARAMETER_SIGNED_DEC
USR
pfc_mode_g
false
PARAMETER_ENUM
USR
sop_eop_calc_g
false
PARAMETER_ENUM
USR
family_g
Cyclone II
PARAMETER_STRING
USR
mem_type_g
Auto
PARAMETER_STRING
USR
 constraint(family_g)
1 to 10
PARAMETER_STRING
USR
 constraint(mem_type_g)
1 to 4
PARAMETER_STRING
USR
 constraint(data)
11 downto 0
PARAMETER_STRING
USR
 constraint(packet_error)
1 downto 0
PARAMETER_STRING
USR
 constraint(at_sink_data)
11 downto 0
PARAMETER_STRING
USR
 constraint(at_sink_error)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
fir_compiler-library|auk_dspip_math_pkg_fir_90.vhd
7a1e4119fb346154ef3566d45b20d190
fir_compiler-library|auk_dspip_lib_pkg_fir_90.vhd
ffa5f85dd63db8ca13677f24a51eec50
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
scfifo
# storage
db|8bitbrain.(9).cnf
db|8bitbrain.(9).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|scfifo.tdf
6651dd97ee31c14130a8de26c0bf23c7
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
14
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
7
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
3
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
5
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
1
PARAMETER_SIGNED_DEC
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wrreq
-1
3
usedw0
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
almost_full
-1
3
aclr
-1
3
sclr
-1
1
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|a_f2fifo.inc
9bc132bd4e9e2ef1fb9633f6a742f
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|a_dpfifo.inc
748303753a041187a5d4113b5f62acf
..|..|altera|90sp2|quartus|libraries|megafunctions|a_regfifo.inc
afe6bfc54c15224ce61beaea9e71dc
..|..|altera|90sp2|quartus|libraries|megafunctions|a_i2fifo.inc
ca5bb76c5a51df22b24c8b01cbcc918
..|..|altera|90sp2|quartus|libraries|megafunctions|a_fffifo.inc
ebf62e69b8fb10b5db33a57861298d55
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
}
# macro_sequence

# end
# entity
a_fffifo
# storage
db|8bitbrain.(10).cnf
db|8bitbrain.(10).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|a_fffifo.tdf
35e8cb6e392e22d79e932333d8836e
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
7
PARAMETER_UNKNOWN
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
}
# used_port {
wreq
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_ff.inc
97d9d437829a4e214661a824cb57479
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_counter.inc
7f888b135ddf66f0653c44cb18ac5
..|..|altera|90sp2|quartus|libraries|megafunctions|a_fefifo.inc
c8498561e0bdc47f87b5548333d65f50
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|8bitbrain.(11).cnf
db|8bitbrain.(11).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_ff.tdf
de209e4e4c83eeb56ae552a1dfde2c35
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|8bitbrain.(12).cnf
db|8bitbrain.(12).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_mux.tdf
7a4b3384f258c5ff904f89fe97f91077
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
14
PARAMETER_UNKNOWN
USR
LPM_SIZE
4
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
2
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_coc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data3_9
-1
3
data3_8
-1
3
data3_7
-1
3
data3_6
-1
3
data3_5
-1
3
data3_4
-1
3
data3_3
-1
3
data3_2
-1
3
data3_13
-1
3
data3_12
-1
3
data3_11
-1
3
data3_10
-1
3
data3_1
-1
3
data3_0
-1
3
data2_9
-1
3
data2_8
-1
3
data2_7
-1
3
data2_6
-1
3
data2_5
-1
3
data2_4
-1
3
data2_3
-1
3
data2_2
-1
3
data2_13
-1
3
data2_12
-1
3
data2_11
-1
3
data2_10
-1
3
data2_1
-1
3
data2_0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|bypassff.inc
8e8df160d449a63ec15dc86ecf2b373f
..|..|altera|90sp2|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
..|..|altera|90sp2|quartus|libraries|megafunctions|muxlut.inc
f172666ca13e5e31e17e3f6cb35af52
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
}
# macro_sequence

# end
# entity
mux_coc
# storage
db|8bitbrain.(13).cnf
db|8bitbrain.(13).cnf
# case_insensitive
# source_file
db|mux_coc.tdf
1315e636b80814a67d7835772e63f7c
7
# used_port {
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_coc:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_coc:auto_generated
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|8bitbrain.(14).cnf
db|8bitbrain.(14).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_mux.tdf
7a4b3384f258c5ff904f89fe97f91077
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
14
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_9oc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|bypassff.inc
8e8df160d449a63ec15dc86ecf2b373f
..|..|altera|90sp2|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
..|..|altera|90sp2|quartus|libraries|megafunctions|muxlut.inc
f172666ca13e5e31e17e3f6cb35af52
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
}
# macro_sequence

# end
# entity
mux_9oc
# storage
db|8bitbrain.(15).cnf
db|8bitbrain.(15).cnf
# case_insensitive
# source_file
db|mux_9oc.tdf
fb2922ca22ef85ad8bdbe9ca3f7057
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_9oc:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|8bitbrain.(16).cnf
db|8bitbrain.(16).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_counter.tdf
9583d6cd53fa119b14456768b85150d1
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
3
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_g6f
PARAMETER_UNKNOWN
USR
}
# used_port {
updown
-1
3
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
..|..|altera|90sp2|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_counter.inc
7f888b135ddf66f0653c44cb18ac5
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_add_sub.inc
7d9a33dd39f13aa690c3d0edd88351
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|cmpconst.inc
e61874547688138e6fc0b49ff8760
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_synch_counter.inc
09966d10c3e95c888bf8e443df34d8
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_counter_f10ke.inc
536f8da8218b4a93689416f9baea1880
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_synch_counter_f.inc
93a5aae1d8bd19c9e8e8eef93ab2177d
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_counter_stratix.inc
2251b94d26afaa53635df1aff6b6e7be
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
}
# macro_sequence

# end
# entity
cntr_g6f
# storage
db|8bitbrain.(17).cnf
db|8bitbrain.(17).cnf
# case_insensitive
# source_file
db|cntr_g6f.tdf
e37d6c79d36ec5f82586d3b167d4f9e3
7
# used_port {
updown
-1
3
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
}
# macro_sequence

# end
# entity
a_fefifo
# storage
db|8bitbrain.(18).cnf
db|8bitbrain.(18).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|a_fefifo.tdf
9a17722f28747d95635bde4fdfce4c9
7
# user_parameter {
LPM_WIDTHAD
3
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
7
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
USEDW_IN_DELAY
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wreq
-1
3
usedw_in2
-1
3
usedw_in1
-1
3
usedw_in0
-1
3
threshold
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_counter.inc
7f888b135ddf66f0653c44cb18ac5
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|8bitbrain.(19).cnf
db|8bitbrain.(19).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_compare.tdf
357cebf019b326b43a8be894c2712
7
# user_parameter {
lpm_width
3
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_mag
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab2
-1
1
datab1
-1
1
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
..|..|altera|90sp2|quartus|libraries|megafunctions|comptree.inc
da21447b8e66c26bd34c85b6cdda8169
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
}
# macro_sequence

# end
# entity
cmpr_mag
# storage
db|8bitbrain.(20).cnf
db|8bitbrain.(20).cnf
# case_insensitive
# source_file
db|cmpr_mag.tdf
fdc330589fc18aae6e7ee93cfd3658ab
7
# used_port {
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|8bitbrain.(21).cnf
db|8bitbrain.(21).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_compare.tdf
357cebf019b326b43a8be894c2712
7
# user_parameter {
lpm_width
3
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_mag
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab0
-1
1
datab2
-1
2
datab1
-1
2
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
..|..|altera|90sp2|quartus|libraries|megafunctions|comptree.inc
da21447b8e66c26bd34c85b6cdda8169
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
}
# macro_sequence

# end
# entity
auk_dspip_avalon_streaming_source_fir_90
# storage
db|8bitbrain.(22).cnf
db|8bitbrain.(22).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
fir_compiler-library|auk_dspip_avalon_streaming_source_fir_90.vhd
1dd6792c219372daf79c7ed7df0ec8f
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width_g
12
PARAMETER_SIGNED_DEC
USR
packet_size_g
1
PARAMETER_SIGNED_DEC
USR
have_counter_g
false
PARAMETER_ENUM
USR
counter_limit_g
4
PARAMETER_SIGNED_DEC
USR
multi_channel_g
true
PARAMETER_ENUM
USR
 constraint(data)
11 downto 0
PARAMETER_STRING
USR
 constraint(data_count)
0 downto 0
PARAMETER_STRING
USR
 constraint(packet_error)
1 downto 0
PARAMETER_STRING
USR
 constraint(at_source_data)
11 downto 0
PARAMETER_STRING
USR
 constraint(at_source_channel)
0 downto 0
PARAMETER_STRING
USR
 constraint(at_source_error)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
fir_compiler-library|auk_dspip_math_pkg_fir_90.vhd
7a1e4119fb346154ef3566d45b20d190
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_dspip_avalon_streaming_controller_fir_90
# storage
db|8bitbrain.(23).cnf
db|8bitbrain.(23).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
fir_compiler-library|auk_dspip_avalon_streaming_controller_fir_90.vhd
c0dae4a17fd9b85e86ea111ac14a9ba7
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sink_packet_error)
1 downto 0
PARAMETER_STRING
USR
 constraint(source_packet_error)
1 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
filter2_st
# storage
db|8bitbrain.(24).cnf
db|8bitbrain.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
filter2_st.v
7acfa684fea416d738173cdce48138d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
12
PARAMETER_SIGNED_DEC
DEF
COEF_WIDTH
12
PARAMETER_SIGNED_DEC
DEF
ACCUM_WIDTH
27
PARAMETER_SIGNED_DEC
DEF
MSB_RM
0
PARAMETER_SIGNED_DEC
DEF
LSB_RM
15
PARAMETER_SIGNED_DEC
DEF
WIDTH_SAT
12
PARAMETER_SIGNED_DEC
DEF
TOT_WIDTH
27
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore
}
# macro_sequence

# end
# entity
tdl_da_lc
# storage
db|8bitbrain.(25).cnf
db|8bitbrain.(25).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|tdl_da_lc.v
342aa61bab2567356e6d8ab63bbbb076
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
12
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc0n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc1n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc2n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc3n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc4n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc5n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc6n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc7n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc8n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc9n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc10n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc11n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc12n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc13n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc14n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc15n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc16n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc17n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc18n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc19n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc20n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc21n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc22n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc23n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc24n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc25n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc26n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc27n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc28n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc29n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc30n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc31n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc32n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc33n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc34n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc35n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc36n
}
# macro_sequence

# end
# entity
uadd_cen
# storage
db|8bitbrain.(26).cnf
db|8bitbrain.(26).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|uadd_cen.v
83327fa06eee78f44790638a9b66f453
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
12
PARAMETER_SIGNED_DEC
USR
PIPE_DEPTH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_0_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_1_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_2_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_3_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_4_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_5_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_6_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_7_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_8_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add
}
# macro_sequence

# end
# entity
ram_lut_cen
# storage
db|8bitbrain.(27).cnf
db|8bitbrain.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|ram_lut_cen.v
968abfb1235d4d8cfc7b857f640c2ca
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
data_width
9
PARAMETER_SIGNED_DEC
USR
addr_width
8
PARAMETER_SIGNED_DEC
USR
depth
256
PARAMETER_SIGNED_DEC
USR
init_file
filter2_coef_0.hex
PARAMETER_STRING
USR
mem_core
M4K
PARAMETER_STRING
USR
device_family
STRATIX
PARAMETER_STRING
USR
READ_DURING_WRITE_MODE
OLD_DATA
PARAMETER_STRING
DEF
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp
}
# macro_sequence

# end
# entity
ram_2pt_var_cen
# storage
db|8bitbrain.(28).cnf
db|8bitbrain.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|ram_2pt_var_cen.v
51e6b5cb1e6edd8f5d5ac05e44c720
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEPTH
256
PARAMETER_SIGNED_DEC
USR
DEPTH_ADDR
8
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
9
PARAMETER_SIGNED_DEC
USR
INIT_FILE
filter2_coef_0.hex
PARAMETER_STRING
USR
MEM_CORE
M4K
PARAMETER_STRING
USR
device_family
STRATIX
PARAMETER_STRING
USR
READ_DURING_WRITE_MODE
OLD_DATA
PARAMETER_STRING
USR
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|8bitbrain.(29).cnf
db|8bitbrain.(29).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|altsyncram.tdf
e1c0875fc8dd5deec51527c0c9dd83be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
9
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
9
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
M4K
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
filter2_coef_0.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
STRATIX
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_i1t1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
rden_b
-1
2
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|altera|90sp2|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|altera|90sp2|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
..|..|altera|90sp2|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|altera|90sp2|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
..|..|altera|90sp2|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
..|..|altera|90sp2|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_i1t1
# storage
db|8bitbrain.(30).cnf
db|8bitbrain.(30).cnf
# case_insensitive
# source_file
db|altsyncram_i1t1.tdf
8b4ce4af4dcf5c26788857265aae364
7
# used_port {
wren_a
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram_ljr1
# storage
db|8bitbrain.(31).cnf
db|8bitbrain.(31).cnf
# case_insensitive
# source_file
db|altsyncram_ljr1.tdf
b9b3adbcf464acff13589eb64ce2df94
7
# used_port {
wren_b
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b1
-1
3
data_b0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
1
data_a8
-1
2
data_a7
-1
2
data_a6
-1
2
data_a5
-1
2
data_a4
-1
2
data_a3
-1
2
data_a2
-1
2
data_a1
-1
2
data_a0
-1
2
}
# memory_file {
filter2_coef_0.hex
7f6c753105722d85b74d8717961e36
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
}
# macro_sequence

# end
# entity
ram_lut_cen
# storage
db|8bitbrain.(32).cnf
db|8bitbrain.(32).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|ram_lut_cen.v
968abfb1235d4d8cfc7b857f640c2ca
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
data_width
13
PARAMETER_SIGNED_DEC
USR
addr_width
8
PARAMETER_SIGNED_DEC
USR
depth
256
PARAMETER_SIGNED_DEC
USR
init_file
filter2_coef_1.hex
PARAMETER_STRING
USR
mem_core
M4K
PARAMETER_STRING
USR
device_family
STRATIX
PARAMETER_STRING
USR
READ_DURING_WRITE_MODE
OLD_DATA
PARAMETER_STRING
DEF
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp
}
# macro_sequence

# end
# entity
ram_2pt_var_cen
# storage
db|8bitbrain.(33).cnf
db|8bitbrain.(33).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|ram_2pt_var_cen.v
51e6b5cb1e6edd8f5d5ac05e44c720
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEPTH
256
PARAMETER_SIGNED_DEC
USR
DEPTH_ADDR
8
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
13
PARAMETER_SIGNED_DEC
USR
INIT_FILE
filter2_coef_1.hex
PARAMETER_STRING
USR
MEM_CORE
M4K
PARAMETER_STRING
USR
device_family
STRATIX
PARAMETER_STRING
USR
READ_DURING_WRITE_MODE
OLD_DATA
PARAMETER_STRING
USR
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|8bitbrain.(34).cnf
db|8bitbrain.(34).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|altsyncram.tdf
e1c0875fc8dd5deec51527c0c9dd83be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
13
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
13
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
M4K
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
filter2_coef_1.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
STRATIX
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_94t1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
rden_b
-1
2
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|altera|90sp2|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|altera|90sp2|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
..|..|altera|90sp2|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|altera|90sp2|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
..|..|altera|90sp2|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
..|..|altera|90sp2|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_94t1
# storage
db|8bitbrain.(35).cnf
db|8bitbrain.(35).cnf
# case_insensitive
# source_file
db|altsyncram_94t1.tdf
8df3303b4e94ddbc39813d3361cf6291
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram_cmr1
# storage
db|8bitbrain.(36).cnf
db|8bitbrain.(36).cnf
# case_insensitive
# source_file
db|altsyncram_cmr1.tdf
fea63060fe84c9c3a6f95822d6c85f59
7
# used_port {
wren_b
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
1
data_a9
-1
2
data_a8
-1
2
data_a7
-1
2
data_a6
-1
2
data_a5
-1
2
data_a4
-1
2
data_a3
-1
2
data_a2
-1
2
data_a12
-1
2
data_a11
-1
2
data_a10
-1
2
data_a1
-1
2
data_a0
-1
2
}
# memory_file {
filter2_coef_1.hex
8269b6d220152757ab6cb53db9f75ead
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
}
# macro_sequence

# end
# entity
ram_lut_cen
# storage
db|8bitbrain.(37).cnf
db|8bitbrain.(37).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|ram_lut_cen.v
968abfb1235d4d8cfc7b857f640c2ca
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
data_width
13
PARAMETER_SIGNED_DEC
USR
addr_width
2
PARAMETER_SIGNED_DEC
USR
depth
4
PARAMETER_SIGNED_DEC
USR
init_file
filter2_coef_2.hex
PARAMETER_STRING
USR
mem_core
M4K
PARAMETER_STRING
USR
device_family
STRATIX
PARAMETER_STRING
USR
READ_DURING_WRITE_MODE
OLD_DATA
PARAMETER_STRING
DEF
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp
}
# macro_sequence

# end
# entity
ram_2pt_var_cen
# storage
db|8bitbrain.(38).cnf
db|8bitbrain.(38).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|ram_2pt_var_cen.v
51e6b5cb1e6edd8f5d5ac05e44c720
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEPTH
4
PARAMETER_SIGNED_DEC
USR
DEPTH_ADDR
2
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
13
PARAMETER_SIGNED_DEC
USR
INIT_FILE
filter2_coef_2.hex
PARAMETER_STRING
USR
MEM_CORE
M4K
PARAMETER_STRING
USR
device_family
STRATIX
PARAMETER_STRING
USR
READ_DURING_WRITE_MODE
OLD_DATA
PARAMETER_STRING
USR
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp|ram_2pt_var_cen:ram
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp|ram_2pt_var_cen:ram
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|8bitbrain.(39).cnf
db|8bitbrain.(39).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|altsyncram.tdf
e1c0875fc8dd5deec51527c0c9dd83be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
13
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
2
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
13
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
2
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
4
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
M4K
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
filter2_coef_2.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
STRATIX
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_cts1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
rden_b
-1
2
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|altera|90sp2|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|altera|90sp2|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
..|..|altera|90sp2|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|altera|90sp2|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
..|..|altera|90sp2|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
..|..|altera|90sp2|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_cts1
# storage
db|8bitbrain.(40).cnf
db|8bitbrain.(40).cnf
# case_insensitive
# source_file
db|altsyncram_cts1.tdf
906b78aad45dcfc32e1b7cdb3f887b0
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b1
-1
3
address_b0
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
filter2_coef_2.hex
39251856e3423a81f42eda1328cd2432
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
}
# macro_sequence

# end
# entity
sadd_lpm_cen
# storage
db|8bitbrain.(41).cnf
db|8bitbrain.(41).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|sadd_lpm_cen.v
825ef3be90a04d2ef006b901258
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
25
PARAMETER_SIGNED_DEC
USR
PIPE_DEPTH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n
}
# macro_sequence

# end
# entity
sadd_lpm_cen
# storage
db|8bitbrain.(42).cnf
db|8bitbrain.(42).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|sadd_lpm_cen.v
825ef3be90a04d2ef006b901258
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
26
PARAMETER_SIGNED_DEC
USR
PIPE_DEPTH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n
}
# macro_sequence

# end
# entity
sadd_lpm_cen
# storage
db|8bitbrain.(43).cnf
db|8bitbrain.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|sadd_lpm_cen.v
825ef3be90a04d2ef006b901258
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
27
PARAMETER_SIGNED_DEC
USR
PIPE_DEPTH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n
}
# macro_sequence

# end
# entity
sadd_lpm_cen
# storage
db|8bitbrain.(44).cnf
db|8bitbrain.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|sadd_lpm_cen.v
825ef3be90a04d2ef006b901258
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
28
PARAMETER_SIGNED_DEC
USR
PIPE_DEPTH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n
}
# macro_sequence

# end
# entity
sadd_lpm_cen
# storage
db|8bitbrain.(45).cnf
db|8bitbrain.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|sadd_lpm_cen.v
825ef3be90a04d2ef006b901258
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
29
PARAMETER_SIGNED_DEC
USR
PIPE_DEPTH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n
}
# macro_sequence

# end
# entity
sadd_lpm_cen
# storage
db|8bitbrain.(46).cnf
db|8bitbrain.(46).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|sadd_lpm_cen.v
825ef3be90a04d2ef006b901258
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
30
PARAMETER_SIGNED_DEC
USR
PIPE_DEPTH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n
}
# macro_sequence

# end
# entity
mac_tl
# storage
db|8bitbrain.(47).cnf
db|8bitbrain.(47).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|mac_tl.v
bb94114acf1d2b891ef9615cd19699
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
31
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|mac_tl:Umtl
}
# macro_sequence

# end
# entity
rnd_dat
# storage
db|8bitbrain.(48).cnf
db|8bitbrain.(48).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|rnd_dat.v
868366212ad5ff6063bcdc9145f03fd
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
27
PARAMETER_SIGNED_DEC
USR
LOSE_BITS
15
PARAMETER_SIGNED_DEC
USR
IN_1
26
PARAMETER_SIGNED_DEC
DEF
LOSE_B_1
14
PARAMETER_SIGNED_DEC
DEF
LOSE_B_2
13
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|rnd_dat:Urnd
}
# macro_sequence

# end
# entity
par_ctrl
# storage
db|8bitbrain.(49).cnf
db|8bitbrain.(49).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|par_ctrl.v
a72d59568712773fd2a38530b7eb99b
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_LEN
10
PARAMETER_SIGNED_DEC
USR
REG_BIT
4
PARAMETER_SIGNED_DEC
USR
CH_WIDTH
0
PARAMETER_SIGNED_DEC
USR
NUM_CH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|par_ctrl:Uctrl
}
# macro_sequence

# end
# entity
mixer
# storage
db|8bitbrain.(50).cnf
db|8bitbrain.(50).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
mixer.vhd
868861ff7b50b37c817ce84ffa5e22c6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
mixer:inst2
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
modulator
# storage
db|8bitbrain.(51).cnf
db|8bitbrain.(51).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
modulator.vhd
da9e58f1818b7cf3ab62784f6238c22a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
modulator:inst3
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
controller
# storage
db|8bitbrain.(52).cnf
db|8bitbrain.(52).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
controller.vhd
ae8a75a8bea72b1a127b979948118c8
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
controller:inst1
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
wavegenerator
# storage
db|8bitbrain.(53).cnf
db|8bitbrain.(53).cnf
# case_insensitive
# source_file
wavegenerator.bdf
6e7611d374df22d4b6e3fde8a63ec5b
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
wavegenerator:inst6
}
# macro_sequence

# end
# entity
altsyncram0
# storage
db|8bitbrain.(54).cnf
db|8bitbrain.(54).cnf
# case_insensitive
# source_file
altsyncram0.tdf
2ba5f04d33be8e970257c5fdc6bc711
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
address6
-1
3
address5
-1
3
address4
-1
3
address3
-1
3
address2
-1
3
address1
-1
3
address0
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|altsyncram.inc
1b5760dd55919ddb45bfb2c0e896218b
}
# hierarchies {
wavegenerator:inst6|altsyncram0:inst3
wavegenerator:inst6|altsyncram0:inst4
wavegenerator:inst6|altsyncram0:inst5
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|8bitbrain.(55).cnf
db|8bitbrain.(55).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|altsyncram.tdf
e1c0875fc8dd5deec51527c0c9dd83be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
12
PARAMETER_UNKNOWN
USR
WIDTHAD_A
7
PARAMETER_UNKNOWN
USR
NUMWORDS_A
128
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
square.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_pra1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|altera|90sp2|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|altera|90sp2|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
..|..|altera|90sp2|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|altera|90sp2|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
..|..|altera|90sp2|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
..|..|altera|90sp2|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
}
# hierarchies {
wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component
wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component
wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_pra1
# storage
db|8bitbrain.(56).cnf
db|8bitbrain.(56).cnf
# case_insensitive
# source_file
db|altsyncram_pra1.tdf
c27660a1eec3c5da17b7c457ccb82cf
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
square.mif
14aab7249a44978fa3a2a46cb84514e
}
# hierarchies {
wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
}
# macro_sequence

# end
# entity
addrgen
# storage
db|8bitbrain.(57).cnf
db|8bitbrain.(57).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
addrgen.vhd
369f734a77a57b7268ddbc582262fbf4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
lpm_divide0.vhd
5572825ac1964d4018b570bf7ac89481
}
# hierarchies {
wavegenerator:inst6|addrgen:inst
wavegenerator:inst6|addrgen:inst6
wavegenerator:inst6|addrgen:inst7
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
lpm_divide0
# storage
db|8bitbrain.(58).cnf
db|8bitbrain.(58).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_divide0.vhd
5572825ac1964d4018b570bf7ac89481
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(denom)
12 downto 0
PARAMETER_STRING
USR
 constraint(numer)
17 downto 0
PARAMETER_STRING
USR
 constraint(quotient)
17 downto 0
PARAMETER_STRING
USR
 constraint(remain)
12 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
wavegenerator:inst6|addrgen:inst|lpm_divide0:div1
wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1
wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
lpm_divide
# storage
db|8bitbrain.(59).cnf
db|8bitbrain.(59).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_divide.tdf
e4fcec742d96d6ff3648b15f4aba5a
7
# user_parameter {
LPM_WIDTHN
18
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHD
13
PARAMETER_SIGNED_DEC
USR
LPM_NREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
LPM_REMAINDERPOSITIVE
TRUE
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
lpm_divide_gft
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
remain9
-1
3
remain8
-1
3
remain7
-1
3
remain6
-1
3
remain5
-1
3
remain4
-1
3
remain3
-1
3
remain2
-1
3
remain12
-1
3
remain11
-1
3
remain10
-1
3
remain1
-1
3
remain0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient17
-1
3
quotient16
-1
3
quotient15
-1
3
quotient14
-1
3
quotient13
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer17
-1
3
numer16
-1
3
numer15
-1
3
numer14
-1
3
numer13
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom9
-1
3
denom8
-1
3
denom7
-1
3
denom6
-1
3
denom5
-1
3
denom4
-1
3
denom3
-1
3
denom2
-1
3
denom12
-1
3
denom11
-1
3
denom10
-1
3
denom1
-1
3
denom0
-1
3
clock
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|abs_divider.inc
cdfefd53e136b3a8e541899b82db37d
..|..|altera|90sp2|quartus|libraries|megafunctions|sign_div_unsign.inc
c1e17922387cb5d0c88d7fb673544bb4
}
# hierarchies {
wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component
wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component
wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component
}
# macro_sequence

# end
# entity
lpm_divide_gft
# storage
db|8bitbrain.(60).cnf
db|8bitbrain.(60).cnf
# case_insensitive
# source_file
db|lpm_divide_gft.tdf
a3bf8188bb8c3242db3d9e59bc2f9ce3
7
# used_port {
remain9
-1
3
remain8
-1
3
remain7
-1
3
remain6
-1
3
remain5
-1
3
remain4
-1
3
remain3
-1
3
remain2
-1
3
remain12
-1
3
remain11
-1
3
remain10
-1
3
remain1
-1
3
remain0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient17
-1
3
quotient16
-1
3
quotient15
-1
3
quotient14
-1
3
quotient13
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer17
-1
3
numer16
-1
3
numer15
-1
3
numer14
-1
3
numer13
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom9
-1
3
denom8
-1
3
denom7
-1
3
denom6
-1
3
denom5
-1
3
denom4
-1
3
denom3
-1
3
denom2
-1
3
denom12
-1
3
denom11
-1
3
denom10
-1
3
denom1
-1
3
denom0
-1
3
clock
-1
3
}
# hierarchies {
wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated
wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated
wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated
}
# macro_sequence

# end
# entity
sign_div_unsign_q8i
# storage
db|8bitbrain.(61).cnf
db|8bitbrain.(61).cnf
# case_insensitive
# source_file
db|sign_div_unsign_q8i.tdf
e3ac23a141b2eb2ee0cf63b58c22bd
7
# used_port {
remainder9
-1
3
remainder8
-1
3
remainder7
-1
3
remainder6
-1
3
remainder5
-1
3
remainder4
-1
3
remainder3
-1
3
remainder2
-1
3
remainder12
-1
3
remainder11
-1
3
remainder10
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient17
-1
3
quotient16
-1
3
quotient15
-1
3
quotient14
-1
3
quotient13
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator17
-1
3
numerator16
-1
3
numerator15
-1
3
numerator14
-1
3
numerator13
-1
3
numerator12
-1
3
numerator11
-1
3
numerator10
-1
3
numerator1
-1
3
numerator0
-1
3
denominator9
-1
3
denominator8
-1
3
denominator7
-1
3
denominator6
-1
3
denominator5
-1
3
denominator4
-1
3
denominator3
-1
3
denominator2
-1
3
denominator12
-1
3
denominator11
-1
3
denominator10
-1
3
denominator1
-1
3
denominator0
-1
3
clock
-1
3
}
# hierarchies {
wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider
wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider
wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider
}
# macro_sequence

# end
# entity
alt_u_div_8nf
# storage
db|8bitbrain.(62).cnf
db|8bitbrain.(62).cnf
# case_insensitive
# source_file
db|alt_u_div_8nf.tdf
38d430e361cca12fb042c49e9011e24f
7
# used_port {
remainder9
-1
3
remainder8
-1
3
remainder7
-1
3
remainder6
-1
3
remainder5
-1
3
remainder4
-1
3
remainder3
-1
3
remainder2
-1
3
remainder12
-1
3
remainder11
-1
3
remainder10
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient17
-1
3
quotient16
-1
3
quotient15
-1
3
quotient14
-1
3
quotient13
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator17
-1
3
numerator16
-1
3
numerator15
-1
3
numerator14
-1
3
numerator13
-1
3
numerator12
-1
3
numerator11
-1
3
numerator10
-1
3
numerator1
-1
3
numerator0
-1
3
denominator9
-1
3
denominator8
-1
3
denominator7
-1
3
denominator6
-1
3
denominator5
-1
3
denominator4
-1
3
denominator3
-1
3
denominator2
-1
3
denominator12
-1
3
denominator11
-1
3
denominator10
-1
3
denominator1
-1
3
denominator0
-1
3
clock
-1
3
}
# hierarchies {
wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
}
# macro_sequence

# end
# entity
add_sub_lkc
# storage
db|8bitbrain.(63).cnf
db|8bitbrain.(63).cnf
# case_insensitive
# source_file
db|add_sub_lkc.tdf
202fc43ea6845c884eef12da638a807f
7
# used_port {
result0
-1
3
datab0
-1
3
dataa0
-1
3
cout
-1
3
}
# hierarchies {
wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_lkc:add_sub_0
wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_lkc:add_sub_0
wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_lkc:add_sub_0
}
# macro_sequence

# end
# entity
add_sub_mkc
# storage
db|8bitbrain.(64).cnf
db|8bitbrain.(64).cnf
# case_insensitive
# source_file
db|add_sub_mkc.tdf
fa265ca518c053da62b2cf73859858d
7
# used_port {
result1
-1
3
result0
-1
3
datab1
-1
3
datab0
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
}
# hierarchies {
wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_mkc:add_sub_1
wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_mkc:add_sub_1
wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_mkc:add_sub_1
}
# macro_sequence

# end
# entity
pzdyqx
# storage
db|8bitbrain.(65).cnf
db|8bitbrain.(65).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|pzdyqx.vhd
ec51a0b8caadeff8b875d251dd674cc7
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pzdyqx0
8
PARAMETER_UNKNOWN
USR
pzdyqx9
1
PARAMETER_SIGNED_DEC
DEF
SLD_NODE_INFO
552448
PARAMETER_SIGNED_DEC
DEF
pzdyqx5
1
PARAMETER_UNKNOWN
USR
pzdyqx6
01101010111101110000000000010010
PARAMETER_UNKNOWN
USR
pzdyqx1
3600
PARAMETER_UNKNOWN
USR
pzdyqx3
12
PARAMETER_UNKNOWN
USR
pzdyqx2
0
PARAMETER_UNKNOWN
USR
pzdyqx4
1
PARAMETER_UNKNOWN
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
pzdyqx_impl
# storage
db|8bitbrain.(66).cnf
db|8bitbrain.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|pzdyqx.vhd
ec51a0b8caadeff8b875d251dd674cc7
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pzdyqx0
8
PARAMETER_SIGNED_DEC
USR
pzdyqx9
1
PARAMETER_SIGNED_DEC
USR
pzdyqx5
1
PARAMETER_SIGNED_DEC
USR
pzdyqx6
01101010111101110000000000010010
PARAMETER_UNSIGNED_BIN
USR
pzdyqx1
3600
PARAMETER_SIGNED_DEC
USR
pzdyqx3
12
PARAMETER_SIGNED_DEC
USR
pzdyqx2
0
PARAMETER_SIGNED_DEC
USR
pzdyqx4
1
PARAMETER_SIGNED_DEC
USR
 constraint(pzdyqx6)
0 to 31
PARAMETER_STRING
USR
 constraint(ir_in)
1 downto 0
PARAMETER_STRING
USR
 constraint(ir_out)
1 downto 0
PARAMETER_STRING
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
MDCK2395
# storage
db|8bitbrain.(67).cnf
db|8bitbrain.(67).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|pzdyqx.vhd
ec51a0b8caadeff8b875d251dd674cc7
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
osc_stages
13
PARAMETER_SIGNED_DEC
USR
osc_prescaler
8
PARAMETER_SIGNED_DEC
USR
clk_gen_width
27
PARAMETER_SIGNED_DEC
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
CJQJ5354
# storage
db|8bitbrain.(68).cnf
db|8bitbrain.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|pzdyqx.vhd
ec51a0b8caadeff8b875d251dd674cc7
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width
19
PARAMETER_SIGNED_DEC
USR
modulus
0
PARAMETER_SIGNED_DEC
USR
 constraint(kvqq4224)
18 downto 0
PARAMETER_STRING
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
CJQJ5354
# storage
db|8bitbrain.(69).cnf
db|8bitbrain.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|pzdyqx.vhd
ec51a0b8caadeff8b875d251dd674cc7
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width
12
PARAMETER_SIGNED_DEC
USR
modulus
3600
PARAMETER_SIGNED_DEC
USR
 constraint(kvqq4224)
11 downto 0
PARAMETER_STRING
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
PZMU7345
# storage
db|8bitbrain.(70).cnf
db|8bitbrain.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|pzdyqx.vhd
ec51a0b8caadeff8b875d251dd674cc7
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width
13
PARAMETER_SIGNED_DEC
USR
 constraint(yjoq9945)
12 downto 0
PARAMETER_STRING
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
VELJ8121
# storage
db|8bitbrain.(71).cnf
db|8bitbrain.(71).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|pzdyqx.vhd
ec51a0b8caadeff8b875d251dd674cc7
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n_bits
72
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(gisa9786)
71 downto 0
PARAMETER_STRING
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_signaltap
# storage
db|8bitbrain.(72).cnf
db|8bitbrain.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_signaltap.vhd
58abb482fe7bd6fdfbde293d3ceefe
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_type
sld_signaltap
PARAMETER_STRING
DEF
sld_node_info
805334528
PARAMETER_UNKNOWN
USR
SLD_IP_VERSION
6
PARAMETER_SIGNED_DEC
DEF
SLD_IP_MINOR_VERSION
0
PARAMETER_SIGNED_DEC
DEF
SLD_COMMON_IP_VERSION
0
PARAMETER_SIGNED_DEC
DEF
sld_data_bits
20
PARAMETER_UNKNOWN
USR
sld_trigger_bits
20
PARAMETER_UNKNOWN
USR
SLD_NODE_CRC_BITS
32
PARAMETER_SIGNED_DEC
DEF
sld_node_crc_hiword
31610
PARAMETER_UNKNOWN
USR
sld_node_crc_loword
15383
PARAMETER_UNKNOWN
USR
SLD_INCREMENTAL_ROUTING
0
PARAMETER_SIGNED_DEC
DEF
sld_sample_depth
128
PARAMETER_UNKNOWN
USR
sld_segment_size
128
PARAMETER_UNKNOWN
USR
SLD_RAM_BLOCK_TYPE
AUTO
PARAMETER_STRING
DEF
sld_state_bits
11
PARAMETER_UNKNOWN
USR
sld_buffer_full_stop
1
PARAMETER_UNKNOWN
USR
SLD_MEM_ADDRESS_BITS
7
PARAMETER_SIGNED_DEC
DEF
SLD_DATA_BIT_CNTR_BITS
4
PARAMETER_SIGNED_DEC
DEF
sld_trigger_level
1
PARAMETER_UNKNOWN
USR
sld_trigger_in_enabled
0
PARAMETER_UNKNOWN
USR
sld_advanced_trigger_entity
basic,1,
PARAMETER_UNKNOWN
USR
sld_trigger_level_pipeline
1
PARAMETER_UNKNOWN
USR
sld_enable_advanced_trigger
0
PARAMETER_UNKNOWN
USR
SLD_ADVANCED_TRIGGER_1
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_2
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_3
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_4
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_5
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_6
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_7
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_8
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_9
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_10
NONE
PARAMETER_STRING
DEF
sld_inversion_mask_length
81
PARAMETER_UNKNOWN
USR
sld_inversion_mask
000000000000000000000000000000000000000000000000000000000000000000000000000000000
PARAMETER_UNKNOWN
USR
sld_power_up_trigger
0
PARAMETER_UNKNOWN
USR
SLD_STATE_FLOW_MGR_ENTITY
state_flow_mgr_entity.vhd
PARAMETER_STRING
DEF
sld_state_flow_use_generated
0
PARAMETER_UNKNOWN
USR
sld_current_resource_width
1
PARAMETER_UNKNOWN
USR
sld_attribute_mem_mode
OFF
PARAMETER_UNKNOWN
USR
SLD_STORAGE_QUALIFIER_BITS
1
PARAMETER_SIGNED_DEC
DEF
SLD_STORAGE_QUALIFIER_GAP_RECORD
0
PARAMETER_SIGNED_DEC
DEF
SLD_STORAGE_QUALIFIER_MODE
OFF
PARAMETER_STRING
DEF
SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION
0
PARAMETER_SIGNED_DEC
DEF
sld_storage_qualifier_inversion_mask_length
0
PARAMETER_UNKNOWN
USR
SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY
basic
PARAMETER_STRING
DEF
SLD_STORAGE_QUALIFIER_PIPELINE
0
PARAMETER_SIGNED_DEC
DEF
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_signaltap_impl
# storage
db|8bitbrain.(73).cnf
db|8bitbrain.(73).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_signaltap.vhd
58abb482fe7bd6fdfbde293d3ceefe
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_ip_version
6
PARAMETER_SIGNED_DEC
USR
sld_ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
sld_common_ip_version
0
PARAMETER_SIGNED_DEC
USR
sld_data_bits
20
PARAMETER_SIGNED_DEC
USR
sld_trigger_bits
20
PARAMETER_SIGNED_DEC
USR
sld_node_crc_bits
32
PARAMETER_SIGNED_DEC
USR
sld_node_crc_hiword
31610
PARAMETER_SIGNED_DEC
USR
sld_node_crc_loword
15383
PARAMETER_SIGNED_DEC
USR
sld_incremental_routing
0
PARAMETER_SIGNED_DEC
USR
sld_sample_depth
128
PARAMETER_SIGNED_DEC
USR
sld_segment_size
128
PARAMETER_SIGNED_DEC
USR
sld_ram_block_type
AUTO
PARAMETER_STRING
USR
sld_state_bits
11
PARAMETER_SIGNED_DEC
USR
sld_buffer_full_stop
1
PARAMETER_SIGNED_DEC
USR
sld_trigger_level
1
PARAMETER_SIGNED_DEC
USR
sld_trigger_in_enabled
0
PARAMETER_SIGNED_DEC
USR
sld_advanced_trigger_entity
basic,1,
PARAMETER_STRING
USR
sld_trigger_level_pipeline
1
PARAMETER_SIGNED_DEC
USR
sld_enable_advanced_trigger
0
PARAMETER_SIGNED_DEC
USR
sld_advanced_trigger_1
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_2
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_3
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_4
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_5
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_6
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_7
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_8
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_9
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_10
NONE
PARAMETER_STRING
USR
sld_inversion_mask_length
81
PARAMETER_SIGNED_DEC
USR
sld_inversion_mask
000000000000000000000000000000000000000000000000000000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
USR
sld_power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
sld_state_flow_mgr_entity
state_flow_mgr_entity.vhd
PARAMETER_STRING
USR
sld_state_flow_use_generated
0
PARAMETER_SIGNED_DEC
USR
sld_current_resource_width
1
PARAMETER_SIGNED_DEC
USR
sld_attribute_mem_mode
OFF
PARAMETER_STRING
USR
sld_storage_qualifier_bits
1
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_gap_record
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_mode
OFF
PARAMETER_STRING
USR
sld_storage_qualifier_enable_advanced_condition
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_inversion_mask_length
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_advanced_condition_entity
basic
PARAMETER_STRING
USR
sld_storage_qualifier_pipeline
0
PARAMETER_SIGNED_DEC
USR
 constraint(sld_ram_block_type)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_entity)
1 to 8
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_1)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_2)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_3)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_4)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_5)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_6)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_7)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_8)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_9)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_10)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_inversion_mask)
0 to 80
PARAMETER_STRING
USR
 constraint(sld_state_flow_mgr_entity)
1 to 25
PARAMETER_STRING
USR
 constraint(sld_attribute_mem_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(sld_storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(sld_storage_qualifier_advanced_condition_entity)
1 to 5
PARAMETER_STRING
USR
 constraint(acq_data_in)
19 downto 0
PARAMETER_STRING
USR
 constraint(acq_trigger_in)
19 downto 0
PARAMETER_STRING
USR
 constraint(acq_storage_qualifier_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(crc)
31 downto 0
PARAMETER_STRING
USR
 constraint(ir_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(ir_out)
7 downto 0
PARAMETER_STRING
USR
 constraint(acq_data_out)
19 downto 0
PARAMETER_STRING
USR
 constraint(acq_trigger_out)
19 downto 0
PARAMETER_STRING
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_ela_control
# storage
db|8bitbrain.(74).cnf
db|8bitbrain.(74).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_ela_control.vhd
cc4f55722bf980a73b64351fd65a1b
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_input_width
20
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
trigger_in_enabled
0
PARAMETER_SIGNED_DEC
USR
advanced_trigger_entity
basic,1,
PARAMETER_STRING
USR
enable_advanced_trigger
0
PARAMETER_SIGNED_DEC
USR
trigger_level_pipeline
1
PARAMETER_SIGNED_DEC
USR
ela_status_bits
4
PARAMETER_SIGNED_DEC
USR
mem_address_bits
7
PARAMETER_SIGNED_DEC
USR
sample_depth
128
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
state_bits
11
PARAMETER_SIGNED_DEC
USR
segment_size_bits
7
PARAMETER_SIGNED_DEC
USR
state_flow_mgr_entity
state_flow_mgr_entity.vhd
PARAMETER_STRING
USR
state_flow_use_generated
0
PARAMETER_SIGNED_DEC
USR
current_resource_width
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_width
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_mode
OFF
PARAMETER_STRING
USR
storage_qualifier_enable_advanced_condition
0
PARAMETER_SIGNED_DEC
USR
storage_qualifier_inversion_mask_length
0
PARAMETER_SIGNED_DEC
USR
storage_qualifier_advanced_condition_entity
basic
PARAMETER_STRING
USR
storage_qualifier_pipeline
0
PARAMETER_SIGNED_DEC
USR
 constraint(advanced_trigger_entity)
1 to 8
PARAMETER_STRING
USR
 constraint(inversion_mask)
80 downto 80
PARAMETER_STRING
USR
 constraint(state_flow_mgr_entity)
1 to 25
PARAMETER_STRING
USR
 constraint(storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(storage_qualifier_advanced_condition_entity)
1 to 5
PARAMETER_STRING
USR
 constraint(acq_trigger_in)
19 downto 0
PARAMETER_STRING
USR
 constraint(storage_qualifier_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(post_fill_count)
6 downto 0
PARAMETER_STRING
USR
 constraint(current_state)
10 downto 0
PARAMETER_STRING
USR
 constraint(trigger_out_mode)
0 downto 0
PARAMETER_STRING
USR
 constraint(current_resource_value)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_signaltap.vhd
58abb482fe7bd6fdfbde293d3ceefe
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|8bitbrain.(75).cnf
db|8bitbrain.(75).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|LPM_SHIFTREG.tdf
4484de7f9cdd7d9ee54d819a78fadb23
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
}
# macro_sequence

# end
# entity
sld_ela_basic_multi_level_trigger
# storage
db|8bitbrain.(76).cnf
db|8bitbrain.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_ela_control.vhd
cc4f55722bf980a73b64351fd65a1b
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
data_bits
20
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
 constraint(inversion_mask)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_in)
19 downto 0
PARAMETER_STRING
USR
 constraint(trigger_level_match_out)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_signaltap.vhd
58abb482fe7bd6fdfbde293d3ceefe
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|8bitbrain.(77).cnf
db|8bitbrain.(77).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|LPM_SHIFTREG.tdf
4484de7f9cdd7d9ee54d819a78fadb23
7
# user_parameter {
LPM_WIDTH
60
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q9
-1
3
Q8
-1
3
Q7
-1
3
Q6
-1
3
Q59
-1
3
Q58
-1
3
Q57
-1
3
Q56
-1
3
Q55
-1
3
Q54
-1
3
Q53
-1
3
Q52
-1
3
Q51
-1
3
Q50
-1
3
Q5
-1
3
Q49
-1
3
Q48
-1
3
Q47
-1
3
Q46
-1
3
Q45
-1
3
Q44
-1
3
Q43
-1
3
Q42
-1
3
Q41
-1
3
Q40
-1
3
Q4
-1
3
Q39
-1
3
Q38
-1
3
Q37
-1
3
Q36
-1
3
Q35
-1
3
Q34
-1
3
Q33
-1
3
Q32
-1
3
Q31
-1
3
Q30
-1
3
Q3
-1
3
Q29
-1
3
Q28
-1
3
Q27
-1
3
Q26
-1
3
Q25
-1
3
Q24
-1
3
Q23
-1
3
Q22
-1
3
Q21
-1
3
Q20
-1
3
Q2
-1
3
Q19
-1
3
Q18
-1
3
Q17
-1
3
Q16
-1
3
Q15
-1
3
Q14
-1
3
Q13
-1
3
Q12
-1
3
Q11
-1
3
Q10
-1
3
Q1
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
}
# macro_sequence

# end
# entity
sld_mbpmg
# storage
db|8bitbrain.(78).cnf
db|8bitbrain.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_mbpmg.vhd
bc9b453cb436421f4559f56d9f6ac41
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
data_bits
20
PARAMETER_SIGNED_DEC
USR
pattern_bits
3
PARAMETER_SIGNED_DEC
USR
async_enabled
0
PARAMETER_SIGNED_DEC
USR
sync_enabled
1
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
 constraint(data_in)
19 downto 0
PARAMETER_STRING
USR
 constraint(pattern_in)
59 downto 0
PARAMETER_STRING
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_sbpmg
# storage
db|8bitbrain.(79).cnf
db|8bitbrain.(79).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_mbpmg.vhd
bc9b453cb436421f4559f56d9f6ac41
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
async_enabled
0
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_ela_trigger_flow_mgr
# storage
db|8bitbrain.(80).cnf
db|8bitbrain.(80).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_ela_trigger_flow_mgr.vhd
54b4e96651b97ec28a57c8b6d87fce
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
segment_size_bits
7
PARAMETER_SIGNED_DEC
USR
state_bits
11
PARAMETER_SIGNED_DEC
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
 constraint(inversion_mask)
0 downto 0
PARAMETER_STRING
USR
 constraint(condition_met)
0 downto 0
PARAMETER_STRING
USR
 constraint(post_fill_count)
6 downto 0
PARAMETER_STRING
USR
 constraint(current_state)
10 downto 0
PARAMETER_STRING
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|8bitbrain.(81).cnf
db|8bitbrain.(81).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|LPM_SHIFTREG.tdf
4484de7f9cdd7d9ee54d819a78fadb23
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
}
# macro_sequence

# end
# entity
sld_buffer_manager
# storage
db|8bitbrain.(82).cnf
db|8bitbrain.(82).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_buffer_manager.vhd
e8afb15e5c11d51786e9737b6e9d49
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
address_bits
7
PARAMETER_SIGNED_DEC
USR
segment_size_bits
7
PARAMETER_SIGNED_DEC
USR
num_segments_bits
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_mode
OFF
PARAMETER_STRING
USR
 constraint(storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(address)
6 downto 0
PARAMETER_STRING
USR
 constraint(post_count)
6 downto 0
PARAMETER_STRING
USR
 constraint(current_segment)
0 downto 0
PARAMETER_STRING
USR
 constraint(current_offset)
6 downto 0
PARAMETER_STRING
USR
 constraint(last_trigger_address)
6 downto 0
PARAMETER_STRING
USR
 constraint(last_buffer_write_address)
6 downto 0
PARAMETER_STRING
USR
 constraint(trigger_write_address)
6 downto 0
PARAMETER_STRING
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|8bitbrain.(83).cnf
db|8bitbrain.(83).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|LPM_SHIFTREG.tdf
4484de7f9cdd7d9ee54d819a78fadb23
7
# user_parameter {
LPM_WIDTH
7
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|8bitbrain.(84).cnf
db|8bitbrain.(84).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|altsyncram.tdf
e1c0875fc8dd5deec51527c0c9dd83be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
20
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
0
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
20
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
0
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_SIGNED_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
USR
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
USR
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_bps3
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|altera|90sp2|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|altera|90sp2|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
..|..|altera|90sp2|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|altera|90sp2|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
..|..|altera|90sp2|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
..|..|altera|90sp2|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
}
# macro_sequence

# end
# entity
altsyncram_bps3
# storage
db|8bitbrain.(85).cnf
db|8bitbrain.(85).cnf
# case_insensitive
# source_file
db|altsyncram_bps3.tdf
714c6746702e4176f064de7d5b79a4a7
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altdpram
# storage
db|8bitbrain.(86).cnf
db|8bitbrain.(86).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|altdpram.tdf
4dfbb84cf25aeea4b253a50cbbdfe7
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
WIDTH
15
PARAMETER_SIGNED_DEC
USR
WIDTHAD
1
PARAMETER_SIGNED_DEC
USR
NUMWORDS
0
PARAMETER_SIGNED_DEC
USR
FILE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INDATA_REG
INCLOCK
PARAMETER_UNKNOWN
USR
INDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRADDRESS_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRCONTROL_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG
OUTCLOCK
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG
UNREGISTERED
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG
OUTCLOCK
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
APEX20KE
PARAMETER_UNKNOWN
DEF
ENABLE_RAM_BENCHMARKING_MODE
OFF
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
BYTE_SIZE
0
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA
1
PARAMETER_SIGNED_DEC
USR
DISABLE_LE_RAM_LIMIT_CHECK
on
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
wren
-1
3
wraddress0
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclocken
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|altera|90sp2|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|altsyncram.inc
1b5760dd55919ddb45bfb2c0e896218b
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_le_rden_reg.inc
7591066e9fa6e1ee16e5ba18b60506f
..|..|altera|90sp2|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|altera|90sp2|quartus|libraries|megafunctions|a_hdffe.inc
6e1dd1dda0dcf1122cd2b84d66c10b3
..|..|altera|90sp2|quartus|libraries|others|maxplus2|memmodes.inc
44d4551a35f349f0dbacaf799d39950
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|8bitbrain.(87).cnf
db|8bitbrain.(87).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_mux.tdf
7a4b3384f258c5ff904f89fe97f91077
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
15
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_aoc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|bypassff.inc
8e8df160d449a63ec15dc86ecf2b373f
..|..|altera|90sp2|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
..|..|altera|90sp2|quartus|libraries|megafunctions|muxlut.inc
f172666ca13e5e31e17e3f6cb35af52
}
# macro_sequence

# end
# entity
mux_aoc
# storage
db|8bitbrain.(88).cnf
db|8bitbrain.(88).cnf
# case_insensitive
# source_file
db|mux_aoc.tdf
1c8341cbbc9f9c5aba553bd9ab714b2e
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|8bitbrain.(89).cnf
db|8bitbrain.(89).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_decode.tdf
31f44cf7ce754b5b6f8734a96dc62c71
7
# user_parameter {
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_DECODES
2
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_rqf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|declut.inc
b1d5939399e5c04dfe1d209af8cc490
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
..|..|altera|90sp2|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
}
# macro_sequence

# end
# entity
decode_rqf
# storage
db|8bitbrain.(90).cnf
db|8bitbrain.(90).cnf
# case_insensitive
# source_file
db|decode_rqf.tdf
d7fd2f31437cb47b54f8a5a9686757a
7
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
sld_offload_buffer_mgr
# storage
db|8bitbrain.(91).cnf
db|8bitbrain.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_buffer_manager.vhd
e8afb15e5c11d51786e9737b6e9d49
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
buffer_depth
128
PARAMETER_SIGNED_DEC
USR
segment_count
1
PARAMETER_SIGNED_DEC
USR
mem_address_bits
7
PARAMETER_SIGNED_DEC
USR
status_address_bits
1
PARAMETER_SIGNED_DEC
USR
data_bits
20
PARAMETER_SIGNED_DEC
USR
status_bits
15
PARAMETER_SIGNED_DEC
USR
data_bit_cntr_bits
5
PARAMETER_SIGNED_DEC
USR
status_bit_cntr_bits
4
PARAMETER_SIGNED_DEC
USR
ela_status_bits
4
PARAMETER_SIGNED_DEC
USR
 constraint(buffer_read_data_out)
19 downto 0
PARAMETER_STRING
USR
 constraint(status_read_data_out)
14 downto 0
PARAMETER_STRING
USR
 constraint(trigger_write_address)
6 downto 0
PARAMETER_STRING
USR
 constraint(last_buffer_write_address)
6 downto 0
PARAMETER_STRING
USR
 constraint(buffer_read_address)
6 downto 0
PARAMETER_STRING
USR
 constraint(status_read_address)
0 downto 0
PARAMETER_STRING
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
lpm_counter
# storage
db|8bitbrain.(92).cnf
db|8bitbrain.(92).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_counter.tdf
9583d6cd53fa119b14456768b85150d1
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
5
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
20
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_pbi
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
..|..|altera|90sp2|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_counter.inc
7f888b135ddf66f0653c44cb18ac5
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_add_sub.inc
7d9a33dd39f13aa690c3d0edd88351
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|cmpconst.inc
e61874547688138e6fc0b49ff8760
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_synch_counter.inc
09966d10c3e95c888bf8e443df34d8
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_counter_f10ke.inc
536f8da8218b4a93689416f9baea1880
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_synch_counter_f.inc
93a5aae1d8bd19c9e8e8eef93ab2177d
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_counter_stratix.inc
2251b94d26afaa53635df1aff6b6e7be
}
# macro_sequence

# end
# entity
cntr_pbi
# storage
db|8bitbrain.(93).cnf
db|8bitbrain.(93).cnf
# case_insensitive
# source_file
db|cntr_pbi.tdf
b8d68f286b125093e5c1268ce8ca672
7
# used_port {
sclr
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cmpr_9cc
# storage
db|8bitbrain.(94).cnf
db|8bitbrain.(94).cnf
# case_insensitive
# source_file
db|cmpr_9cc.tdf
f96fac1b29b7775adb16396a2da61f
7
# used_port {
datab3
-1
3
datab2
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
2
datab1
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|8bitbrain.(95).cnf
db|8bitbrain.(95).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_counter.tdf
9583d6cd53fa119b14456768b85150d1
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
7
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
128
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_02j
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
CLK_EN
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
..|..|altera|90sp2|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_counter.inc
7f888b135ddf66f0653c44cb18ac5
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_add_sub.inc
7d9a33dd39f13aa690c3d0edd88351
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|cmpconst.inc
e61874547688138e6fc0b49ff8760
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_synch_counter.inc
09966d10c3e95c888bf8e443df34d8
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_counter_f10ke.inc
536f8da8218b4a93689416f9baea1880
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_synch_counter_f.inc
93a5aae1d8bd19c9e8e8eef93ab2177d
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_counter_stratix.inc
2251b94d26afaa53635df1aff6b6e7be
}
# macro_sequence

# end
# entity
cntr_02j
# storage
db|8bitbrain.(96).cnf
db|8bitbrain.(96).cnf
# case_insensitive
# source_file
db|cntr_02j.tdf
6c4977d92a4db858b2dbbffc9c867896
7
# used_port {
sclr
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|8bitbrain.(97).cnf
db|8bitbrain.(97).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|LPM_SHIFTREG.tdf
4484de7f9cdd7d9ee54d819a78fadb23
7
# user_parameter {
LPM_WIDTH
20
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
LOAD
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA2
-1
3
DATA19
-1
3
DATA18
-1
3
DATA17
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
SHIFTIN
-1
2
ENABLE
-1
2
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|8bitbrain.(98).cnf
db|8bitbrain.(98).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|LPM_SHIFTREG.tdf
4484de7f9cdd7d9ee54d819a78fadb23
7
# user_parameter {
LPM_WIDTH
15
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
LOAD
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA2
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
ENABLE
-1
2
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|8bitbrain.(99).cnf
db|8bitbrain.(99).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_counter.tdf
9583d6cd53fa119b14456768b85150d1
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
15
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_sbi
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
..|..|altera|90sp2|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_counter.inc
7f888b135ddf66f0653c44cb18ac5
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_add_sub.inc
7d9a33dd39f13aa690c3d0edd88351
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|cmpconst.inc
e61874547688138e6fc0b49ff8760
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_synch_counter.inc
09966d10c3e95c888bf8e443df34d8
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_counter_f10ke.inc
536f8da8218b4a93689416f9baea1880
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_synch_counter_f.inc
93a5aae1d8bd19c9e8e8eef93ab2177d
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_counter_stratix.inc
2251b94d26afaa53635df1aff6b6e7be
}
# macro_sequence

# end
# entity
cntr_sbi
# storage
db|8bitbrain.(100).cnf
db|8bitbrain.(100).cnf
# case_insensitive
# source_file
db|cntr_sbi.tdf
4deb71fe7bcb770bda05c9d51b26f92
7
# used_port {
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cmpr_8cc
# storage
db|8bitbrain.(101).cnf
db|8bitbrain.(101).cnf
# case_insensitive
# source_file
db|cmpr_8cc.tdf
aa48cea090f3876c785b14cd26c802c
7
# used_port {
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab3
-1
2
datab2
-1
2
datab1
-1
2
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|8bitbrain.(102).cnf
db|8bitbrain.(102).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_counter.tdf
9583d6cd53fa119b14456768b85150d1
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
1
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_gui
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q0
-1
3
CLOCK
-1
3
CLK_EN
-1
3
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
..|..|altera|90sp2|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_counter.inc
7f888b135ddf66f0653c44cb18ac5
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_add_sub.inc
7d9a33dd39f13aa690c3d0edd88351
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|cmpconst.inc
e61874547688138e6fc0b49ff8760
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_synch_counter.inc
09966d10c3e95c888bf8e443df34d8
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_counter_f10ke.inc
536f8da8218b4a93689416f9baea1880
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_synch_counter_f.inc
93a5aae1d8bd19c9e8e8eef93ab2177d
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
..|..|altera|90sp2|quartus|libraries|megafunctions|alt_counter_stratix.inc
2251b94d26afaa53635df1aff6b6e7be
}
# macro_sequence

# end
# entity
cntr_gui
# storage
db|8bitbrain.(103).cnf
db|8bitbrain.(103).cnf
# case_insensitive
# source_file
db|cntr_gui.tdf
9be48ac7836573f0524bb49aeca54aa9
7
# used_port {
sclr
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_5cc
# storage
db|8bitbrain.(104).cnf
db|8bitbrain.(104).cnf
# case_insensitive
# source_file
db|cmpr_5cc.tdf
7a36a93691dfb8bb3971e9a67f90ad5e
7
# used_port {
datab0
-1
3
dataa0
-1
3
aeb
-1
3
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|8bitbrain.(105).cnf
db|8bitbrain.(105).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|LPM_SHIFTREG.tdf
4484de7f9cdd7d9ee54d819a78fadb23
7
# user_parameter {
LPM_WIDTH
15
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
LOAD
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA2
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
SHIFTIN
-1
2
ENABLE
-1
2
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|8bitbrain.(106).cnf
db|8bitbrain.(106).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_rom_sr.vhd
67a48ce05026be1f40259ea22e33647e
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
32
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
31 downto 0
PARAMETER_STRING
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|8bitbrain.(107).cnf
db|8bitbrain.(107).cnf
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|LPM_SHIFTREG.tdf
4484de7f9cdd7d9ee54d819a78fadb23
7
# user_parameter {
LPM_WIDTH
17
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
LOAD
-1
3
ENABLE
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA2
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
DATA3
-1
1
}
# include_file {
..|..|altera|90sp2|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
..|..|altera|90sp2|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
..|..|altera|90sp2|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
}
# macro_sequence

# end
# entity
sld_hub
# storage
db|8bitbrain.(108).cnf
db|8bitbrain.(108).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_hub.vhd
8755ee61493febd718056c41abe2b6
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone II
PARAMETER_UNKNOWN
USR
n_nodes
2
PARAMETER_UNKNOWN
USR
n_sel_bits
2
PARAMETER_UNKNOWN
USR
n_node_ir_bits
8
PARAMETER_UNKNOWN
USR
node_info
0011000000000000011011100000000000000000000010000110111000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|8bitbrain.(109).cnf
db|8bitbrain.(109).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_hub.vhd
8755ee61493febd718056c41abe2b6
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|8bitbrain.(110).cnf
db|8bitbrain.(110).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|altera|90sp2|quartus|libraries|megafunctions|sld_rom_sr.vhd
67a48ce05026be1f40259ea22e33647e
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
OFF
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
96
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
95 downto 0
PARAMETER_STRING
USR
}
# lmf
..|..|altera|90sp2|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# complete
