Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 10.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p011.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.12-s181_1 (64bit) 07/28/2011 22:52 (Linux 2.6)
@(#)CDS: NanoRoute v10.12-s010 NR110720-1815/10_10_USR2-UB (database version 2.30, 124.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v10.12-s013_1 (64bit) 07/27/2011 04:14:35 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.12-s001 (64bit) 07/28/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.12-s010_1 (64bit) Jul 18 2011 22:58:43 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.12-s007
--- Starting "Encounter v10.12-s181_1" on Fri Oct  9 16:11:15 2015 (mem=59.2M) ---
--- Running on co2046-04.ece.iastate.edu (x86_64 w/Linux 2.6.32-573.3.1.el6.x86_64) ---
This version was compiled on Thu Jul 28 22:52:33 PDT 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> win
*** Memory pool thread-safe mode activated.
Finished RTL import.
**WARNING: **WARN: (ENCRTLC-3029):	Running post-synthesis placement without specifying either floorplan or def file.

<CMD> compileDesign
Prepare to launch compileDesign.
      synEffort = medium
      mapEffort = high
      incrEffort = high
      opCond = 
      wlmName = 
      wlmLibrary = 
      wlmMode = 
      rcVar = 
      rcAttr = 
      preloadInclude = 
      postloadInclude = 
      prewriteInclude = 
      endInclude = 
      report = all
      outDir = ./r2g_output
      setupOnly = 0
      removeTempFiles = 0

Launching rc -f ./r2g_input/r2g.tcl -logfile /dev/null ...

                       Cadence Encounter(R) RTL Compiler
               Version v10.10-s209_1 (64-bit), built Feb  3 2011


Copyright notice: Copyright 1997-2010 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 
6807651; 6832357; 7007247 


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  dp_perform_rewriting_operations
       design  lp_optimize_dynamic_power_first
       design  multipass_mux_optimization
       design  name_mapping_record_name_changes
       design  name_mapping_version
       design  output_name_mapping_file
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  dp_area_mode
         root  dp_perform_csa_operations
         root  dp_perform_rewriting_operations
         root  dp_perform_sharing_operations
         root  dp_perform_speculation_operations
         root  exact_match_seqs_async_controls
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  ple_parameter_source_priority
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_no_exit
         root  wlec_old_lp_ec_flow
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_skip_iso_check_hier_compare
         root  wlec_skip_lvl_check_hier_compare
         root  wlec_verbose
    subdesign  allow_csa_subdesign
    subdesign  allow_sharing_subdesign
    subdesign  allow_speculation_subdesign
    subdesign  dp_perform_rewriting_operations
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
================================================================================

Sourcing './r2g_input/r2g.tcl' (Fri Oct 09 16:12:50 -0500 2015)...
Start at: 10/09/2015 16:12:50
Sourcing '/usr/local/cadence/EDI101/tools.lnx86/lib/etc/load_etc.tcl' (Fri Oct 09 16:12:50 -0500 2015)...
Sourcing '/usr/local/cadence/EDI101/tools.lnx86/lib/etc/toolbox/insert_io_buffers.tcl' (Fri Oct 09 16:12:50 -0500 2015)...
Warning : Potential variable name conflict. [TUI-666]
        : A variable that controls the tool's behavior was set. The 'iopt_stats' variable has the same name as an internal variable.
        : Some Tcl variables are used internally to enable features that are not officially supported. If this variable was set as a part of a script that was not intended to change the tool's behavior (perhaps as a temporary variable to store a command result), choose another variable name. Otherwise, this variable name could produce unintended results. If you are setting this variable to change the tool's behavior, this warning can be ignored.
  Setting attribute of root '/': 'information_level' = 9
  Setting attribute of root '/': 'hdl_max_loop_limit' = 1024
  Setting attribute of root '/': 'hdl_reg_naming_style' = %s_reg%s
  Setting attribute of root '/': 'gen_module_prefix' = G2C_DP_
  Setting attribute of root '/': 'optimize_constant_0_flops' = false
  Setting attribute of root '/': 'optimize_constant_1_flops' = false
  Setting attribute of root '/': 'input_pragma_keyword' = cadence synopsys get2chip g2c
  Setting attribute of root '/': 'synthesis_off_command' = translate_off
  Setting attribute of root '/': 'synthesis_on_command' = translate_on
  Setting attribute of root '/': 'input_case_cover_pragma' = full_case
  Setting attribute of root '/': 'input_case_decode_pragma' = parallel_case
  Setting attribute of root '/': 'input_synchro_reset_pragma' = sync_set_reset
  Setting attribute of root '/': 'input_synchro_reset_blk_pragma' = sync_set_reset_local
  Setting attribute of root '/': 'input_asynchro_reset_pragma' = async_set_reset
  Setting attribute of root '/': 'input_asynchro_reset_blk_pragma' = async_set_reset_local
  Setting attribute of root '/': 'script_begin' = dc_script_begin
  Setting attribute of root '/': 'script_end' = dc_script_end
  Setting attribute of message 'LBR-30': 'max_print' = 0
  Setting attribute of message 'LBR-31': 'max_print' = 0
  Setting attribute of root '/': 'shrink_factor' = 1.0
  Setting attribute of root '/': 'hdl_search_path' = ./
  Setting attribute of root '/': 'lib_search_path' = ./
            Reading file '/home/abp250/Documents/EE465/Lab6/lab6/run_dir/../encounter/libdir/lib/tcbn65gpluswc.lib'
    Loading library ../encounter/libdir/lib/tcbn65gpluswc.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:65:20: Construct 'define_cell_area' is not supported.
        : Check to see if this construct is really needed for synthesis.  Many liberty constructs are not actually required.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:67:20: Construct 'library_features' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:70:17: Construct 'input_voltage' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:106:18: Construct 'output_voltage' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:428:29: Construct 'slew_lower_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:429:29: Construct 'slew_upper_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:435:29: Construct 'slew_lower_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:436:29: Construct 'slew_upper_threshold_pct_fall' is not supported.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD1', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 56834, column 29.
        : Currently, state tables are only supported for scan cells for the clocked LSSD scan style and for clock-gating cells whose Liberty attribute 'clock_gating_integrated_cell' is set to 'generic'.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD2', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57098, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD3', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57362, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD4', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57626, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD6', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57890, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD8', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58154, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD12', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58418, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD16', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58682, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD20', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58948, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD24', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 59214, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD1', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 59478, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD2', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 59742, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD3', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60006, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD4', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60270, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD6', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60534, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD8', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60798, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD12', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61062, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD16', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61326, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD20', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61592, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD24', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61858, column 28.
        Cell 'ANTENNA' has no outputs.
        Cell 'ANTENNA' has no outputs.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHD/Z' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
        Cell 'DCAP' has no outputs.
        Cell 'DCAP' has no outputs.
        Cell 'DCAP4' has no outputs.
        Cell 'DCAP4' has no outputs.
        Cell 'DCAP8' has no outputs.
        Cell 'DCAP8' has no outputs.
        Cell 'DCAP16' has no outputs.
        Cell 'DCAP16' has no outputs.
        Cell 'DCAP32' has no outputs.
        Cell 'DCAP32' has no outputs.
        Cell 'DCAP64' has no outputs.
        Cell 'DCAP64' has no outputs.
        Cell 'GDCAP' has no outputs.
        Cell 'GDCAP' has no outputs.
        Cell 'GDCAP2' has no outputs.
        Cell 'GDCAP2' has no outputs.
        Cell 'GDCAP3' has no outputs.
        Cell 'GDCAP3' has no outputs.
        Cell 'GDCAP4' has no outputs.
        Cell 'GDCAP4' has no outputs.
        Cell 'GDCAP10' has no outputs.
        Cell 'GDCAP10' has no outputs.
        Cell 'OD18DCAP16' has no outputs.
        Cell 'OD18DCAP16' has no outputs.
        Cell 'OD18DCAP32' has no outputs.
        Cell 'OD18DCAP32' has no outputs.
        Cell 'OD18DCAP64' has no outputs.
        Cell 'OD18DCAP64' has no outputs.
  Setting attribute of root '/': 'library' = ../encounter/libdir/lib/tcbn65gpluswc.lib
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'CO' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'CO' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'CO' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIX' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'D' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'CO' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'CO' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'CO' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIX' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'D' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN0' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN1' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN0' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN1' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI0' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI1' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI0' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI1' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'FICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'FICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FIICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FIICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'FIICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FIICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FIICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'FIICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'GMUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'GMUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'GMUX2ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'GMUX2ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'GXNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'GXNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'GXNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'GXNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'GXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'GXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'GXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'GXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HCOSCIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HCOSCIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HCOSCOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HCOSCOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D4'.
  Library has 432 usable logic and 280 usable sequential lib-cells.

  According to lef_library, there are total 8 routing layers [ V(4) / H(4) ]

  Setting attribute of root '/': 'lef_library' = /home/abp250/Documents/EE465/Lab6/lab6/run_dir/../encounter/libdir/lef/tcbn65gplus_8lmT2.lef

EC INFO: Total cpu-time and memory after SETUP: 3 sec., 103.69 MBytes.

            Reading Verilog file './../design_mapped.v'

EC INFO: Total cpu-time and memory after LOAD: 3 sec., 105.70 MBytes.

  Elaborating top-level block 'ALT_MULTADD' from file './../design_mapped.v'.
    Elaborating block 'csa_tree' from file './../design_mapped.v'.
    Elaborating block 'csa_tree_add_25_30_group_50' from file './../design_mapped.v'.
    Elaborating block 'csa_tree_mul_25_40_group_52' from file './../design_mapped.v'.
    Elaborating block 'add_unsigned_108' from file './../design_mapped.v'.
    Elaborating block 'mult_unsigned' from file './../design_mapped.v'.
  Done elaborating 'ALT_MULTADD'.
  Setting attribute of root '/': 'remove_assigns' = true

EC INFO: Total cpu-time and memory after ELAB: 4 sec., 109.47 MBytes.

Warning : In PLE mode. This attribute will be ignored. [LBR-93]
        : Cannot set the 'wireload_mode' attribute.
        : If you want, set attribute 'interconnect_mode' to 'wireload' first.
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "current_design"          - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"              - successful     32 , failed      0 (runtime  0.00)
 "get_lib_cells"           - successful     81 , failed      0 (runtime  0.00)
 "get_ports"               - successful     33 , failed      0 (runtime  0.00)
 "set_clock_gating_check"  - successful      1 , failed      0 (runtime  0.00)
 "set_dont_use"            - successful     81 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful     32 , failed      0 (runtime  0.00)
 "set_max_leakage_power"   - successful      1 , failed      0 (runtime  0.00)
 "set_units"               - successful      2 , failed      0 (runtime  0.00)
 "set_wire_load_mode"      - successful      1 , failed      0 (runtime  0.00)
 "set_wire_load_selection_group" - successful      1 , failed      0 (runtime  0.00)
Total runtime 0

EC INFO: Total cpu-time and memory after CONSTRAINT: 4 sec., 109.47 MBytes.


EC INFO: Total numbers of exceptions: 5


EC INFO: Total cpu-time and memory after POST-SDC: 5 sec., 109.47 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
        : Use 'report timing -lint' for more information.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.

EC INFO: Reporting Initial QoR below...

============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Oct 09 2015  04:12:53 pm
  Module:                 ALT_MULTADD
  Technology libraries:   tcbn65gpluswc 121
                          physical_cells 
  Operating conditions:   WCCOM 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

Timing
--------

Clock Period 
-------------
iCLK  4000.0 


  Cost    Critical           Violating 
 Group   Path Slack   TNS      Paths   
---------------------------------------
default    No paths       0            
iCLK       No paths       0            
I2C          3974.3       0          0 
C2O        No paths       0            
C2C          -429.4   -1427          5 
I2O        No paths       0            
---------------------------------------
Total                 -1427          5 

Instance Count
--------------
Leaf Instance Count            1018 
Sequential Instance Count        49 
Combinational Instance Count    969 
Hierarchical Instance Count       5 

Area & Power
------------
Total Area                         5508.594
Cell Area                          4103.640
Leakage Power                      39915.304 nW
Dynamic Power                      597780.876 nW
Total Power                        637696.180 nW


Max Fanout                         49 (iCLK)
Min Fanout                         0 (n_22)
Average Fanout                     2.3
Terms to net ratio                 3.3
Terms to instance ratio            4.1
Runtime                            5 seconds
Hostname                           co2046-04.ece.iastate.edu

EC INFO: Reporting Initial Summary below...

============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Oct 09 2015  04:12:54 pm
  Module:                 ALT_MULTADD
  Technology libraries:   tcbn65gpluswc 121
                          physical_cells 
  Operating conditions:   WCCOM 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

	Timing
	------

 Slack    Endpoint   Cost Group 
-------------------------------------
 -429ps oR_reg[16]/D C2C        


	Area
	----

  Instance   Cells  Cell Area  Net Area  
-----------------------------------------
ALT_MULTADD   1018       4104      1405  

	Design Rule Check
	-----------------

Max_transition design rule: no violations.

Max_capacitance design rule: no violations.


Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 2.00 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         1.00        0.000192  
M2              V         1.00        0.000179  
M3              H         1.00        0.000179  
M4              V         1.00        0.000179  
M5              H         1.00        0.000179  
M6              V         1.00        0.000179  
M7              H         1.00        0.000208  
M8              V         1.00        0.000217  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         1.00         1.777778  
M2              V         1.00         1.400000  
M3              H         1.00         1.400000  
M4              V         1.00         1.400000  
M5              H         1.00         1.400000  
M6              V         1.00         1.400000  
M7              H         1.00         0.055000  
M8              V         1.00         0.055000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.090000  
M2              V         1.00         0.100000  
M3              H         1.00         0.100000  
M4              V         1.00         0.100000  
M5              H         1.00         0.100000  
M6              V         1.00         0.100000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  

    Unmapping 'ALT_MULTADD' ...
  Done unmapping 'ALT_MULTADD'
  Synthesis succeeded.

EC INFO: Total cpu-time and memory after SYN2GEN: 5 sec., 112.94 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 2.00 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         1.00        0.000192  
M2              V         1.00        0.000179  
M3              H         1.00        0.000179  
M4              V         1.00        0.000179  
M5              H         1.00        0.000179  
M6              V         1.00        0.000179  
M7              H         1.00        0.000208  
M8              V         1.00        0.000217  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         1.00         1.777778  
M2              V         1.00         1.400000  
M3              H         1.00         1.400000  
M4              V         1.00         1.400000  
M5              H         1.00         1.400000  
M6              V         1.00         1.400000  
M7              H         1.00         0.055000  
M8              V         1.00         0.055000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.090000  
M2              V         1.00         0.100000  
M3              H         1.00         0.100000  
M4              V         1.00         0.100000  
M5              H         1.00         0.100000  
M6              V         1.00         0.100000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  

      Removing temporary intermediate hierarchies under ALT_MULTADD
Mapping ALT_MULTADD to gates.
      Mapping 'ALT_MULTADD'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) ALT_MULTADD...
          Done structuring (delay-based) ALT_MULTADD
          Structuring (delay-based) csa_tree...
            Starting partial collapsing (xors only) csa_tree
            Finished partial collapsing.
            Starting partial collapsing  csa_tree
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) csa_tree
        Mapping component csa_tree...
          Structuring (delay-based) mult_unsigned...
            Starting partial collapsing (xors only) mult_unsigned
            Finished partial collapsing.
            Starting partial collapsing  mult_unsigned
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) mult_unsigned
        Mapping component mult_unsigned...
          Structuring (delay-based) add_unsigned_108...
            Starting partial collapsing (xors only) add_unsigned_108
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_108
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) add_unsigned_108
        Mapping component add_unsigned_108...
          Structuring (delay-based) csa_tree_mul_25_40_group_52...
            Starting partial collapsing (xors only) csa_tree_mul_25_40_group_52
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_mul_25_40_group_52
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) csa_tree_mul_25_40_group_52
        Mapping component csa_tree_mul_25_40_group_52...
          Structuring (delay-based) csa_tree_add_25_30_group_50...
            Starting partial collapsing (xors only) csa_tree_add_25_30_group_50
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_add_25_30_group_50
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) csa_tree_add_25_30_group_50
        Mapping component csa_tree_add_25_30_group_50...
          Structuring (delay-based) logic partition in ALT_MULTADD...
            Starting partial collapsing  mux_ctl_0x
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) logic partition in ALT_MULTADD
        Mapping logic partition in ALT_MULTADD...
 
Global mapping target info
==========================
Cost Group 'I2C' target slack:   119 ps
Target path end-point (Pin: A1_reg[0]/d)

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
           Pin                       Type         Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock iCLK)                <<<  launch                             0 R 
(design_mapped.sdc_line_40)      ext delay                              
iA1[0]                      (u)  in port               1  5.0           
mux_ctl_0xi/iA1[0] 
  A1_reg[0]/d               <<<  unmapped_d_flop                        
  A1_reg[0]/clk                  setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock iCLK)                     capture                         4000 R 
------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : iA1[0]
End-point    : mux_ctl_0xi/A1_reg[0]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 3976ps.
 
Cost Group 'C2C' target slack:   119 ps
Target path end-point (Pin: oR_reg[16]/d)

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
      Pin                  Type          Fanout Load Arrival   
                                                (fF)   (ps)    
---------------------------------------------------------------
(clock iCLK)     <<<  launch                               0 R 
mux_ctl_0xi
  A1_reg[1]/clk                                                
  A1_reg[1]/q    (u)  unmapped_d_flop        16 20.0           
mux_ctl_0xi/csa_tree_add_22_19_in_2[1] 
mul_25_35/B[1] 
  g4072/in_1                                                   
  g4072/z        (u)  unmapped_nand2          2 10.0           
  g4049/in_1                                                   
  g4049/z        (u)  unmapped_or2            5 25.0           
  g4050/in_1                                                   
  g4050/z        (u)  unmapped_nand2          3 15.0           
  g4101/in_1                                                   
  g4101/z        (u)  unmapped_complex2       1  5.0           
  g3961/in_1                                                   
  g3961/z        (u)  unmapped_nand2          4 20.0           
  g3901/in_1                                                   
  g3901/z        (u)  unmapped_nand2          1  5.0           
  g3842/in_0                                                   
  g3842/z        (u)  unmapped_complex2       1  5.0           
  g3807/in_0                                                   
  g3807/z        (u)  unmapped_nand2          4 20.0           
  g4138/in_0                                                   
  g4138/z        (u)  unmapped_complex2       1  5.0           
  g3751/in_0                                                   
  g3751/z        (u)  unmapped_nand2          1  5.0           
  g3747/in_0                                                   
  g3747/z        (u)  unmapped_nand2          3 15.0           
  g3709/in_1                                                   
  g3709/z        (u)  unmapped_nand2          1  5.0           
  g3691/in_0                                                   
  g3691/z        (u)  unmapped_nand2          3 15.0           
  g3681/in_1                                                   
  g3681/z        (u)  unmapped_nand2          1  5.0           
  g3669/in_0                                                   
  g3669/z        (u)  unmapped_nand2          3 15.0           
  g3658/in_1                                                   
  g3658/z        (u)  unmapped_nand2          1  5.0           
  g3657/in_0                                                   
  g3657/z        (u)  unmapped_nand2          3 15.0           
  g3653/in_1                                                   
  g3653/z        (u)  unmapped_nand2          1  5.0           
  g3652/in_0                                                   
  g3652/z        (u)  unmapped_nand2          3 15.0           
  g3648/in_1                                                   
  g3648/z        (u)  unmapped_nand2          1  5.0           
  g3647/in_0                                                   
  g3647/z        (u)  unmapped_nand2          3 15.0           
  g3646/in_1                                                   
  g3646/z        (u)  unmapped_nand2          1  5.0           
  g3642/in_0                                                   
  g3642/z        (u)  unmapped_nand2          3 15.0           
  g3641/in_1                                                   
  g3641/z        (u)  unmapped_nand2          1  5.0           
  g3637/in_0                                                   
  g3637/z        (u)  unmapped_nand2          3 15.0           
  g3636/in_1                                                   
  g3636/z        (u)  unmapped_nand2          1  5.0           
  g3632/in_0                                                   
  g3632/z        (u)  unmapped_nand2          3 15.0           
  g3628/in_1                                                   
  g3628/z        (u)  unmapped_nand2          1  5.0           
  g3624/in_0                                                   
  g3624/z        (u)  unmapped_nand2          3 15.0           
  g4159/in_1                                                   
  g4159/z        (u)  unmapped_complex2       1  5.0           
  g3622/in_1                                                   
  g3622/z        (u)  unmapped_nand2          2 10.0           
  g3617/in_1                                                   
  g3617/z        (u)  unmapped_or2            1  5.0           
  g3618/in_1                                                   
  g3618/z        (u)  unmapped_nand2          4 20.0           
mul_25_35/Z[14] 
csa_tree_mul_25_40_groupi/in_0[14] 
  g6513/in_0                                                   
  g6513/z        (u)  unmapped_complex2       1  5.0           
  g6337/in_1                                                   
  g6337/z        (u)  unmapped_nand2          2 10.0           
  g6534/in_0                                                   
  g6534/z        (u)  unmapped_complex2       1  5.0           
  g6218/in_0                                                   
  g6218/z        (u)  unmapped_nand2          4 20.0           
  g5880/in_1                                                   
  g5880/z        (u)  unmapped_or2            1  5.0           
  g5881/in_1                                                   
  g5881/z        (u)  unmapped_nand2          4 20.0           
  g5824/in_1                                                   
  g5824/z        (u)  unmapped_or2            1  5.0           
  g5825/in_1                                                   
  g5825/z        (u)  unmapped_nand2          2 10.0           
  g5788/in_0                                                   
  g5788/z        (u)  unmapped_complex2       1  5.0           
  g5789/in_1                                                   
  g5789/z        (u)  unmapped_nand2          4 20.0           
  g5079/in_0                                                   
  g5079/z        (u)  unmapped_or2            1  5.0           
  g5694/in_0                                                   
  g5694/z        (u)  unmapped_nand2          1  5.0           
  g5693/in_0                                                   
  g5693/z        (u)  unmapped_nand2          2 10.0           
  g6603/in_0                                                   
  g6603/z        (u)  unmapped_complex2       1  5.0           
  g5689/in_1                                                   
  g5689/z        (u)  unmapped_nand2          2 10.0           
  g5685/in_0                                                   
  g5685/z        (u)  unmapped_complex2       1  5.0           
  g5686/in_1                                                   
  g5686/z        (u)  unmapped_nand2          2 10.0           
  g5682/in_0                                                   
  g5682/z        (u)  unmapped_complex2       1  5.0           
  g5683/in_1                                                   
  g5683/z        (u)  unmapped_nand2          2 10.0           
csa_tree_mul_25_40_groupi/out_0[16] 
csa_tree_add_25_30_groupi/in_0[16] 
  g8677/in_0                                                   
  g8677/z        (u)  unmapped_complex2       1  5.0           
  g8678/in_1                                                   
  g8678/z        (u)  unmapped_nand2          1  5.0           
  g8617/in_0                                                   
  g8617/z        (u)  unmapped_nand2          1  5.0           
  g8494/in_0                                                   
  g8494/z        (u)  unmapped_nand2          2 10.0           
  g8365/in_0                                                   
  g8365/z        (u)  unmapped_or2            1  5.0           
  g8366/in_1                                                   
  g8366/z        (u)  unmapped_nand2          2 10.0           
  g8203/in_1                                                   
  g8203/z        (u)  unmapped_or2            1  5.0           
  g8204/in_1                                                   
  g8204/z        (u)  unmapped_nand2          2 10.0           
  g8190/in_1                                                   
  g8190/z        (u)  unmapped_or2            1  5.0           
  g8191/in_1                                                   
  g8191/z        (u)  unmapped_nand2          2 10.0           
  g8969/in_1                                                   
  g8969/z        (u)  unmapped_complex2       1  5.0           
  g7947/in_1                                                   
  g7947/z        (u)  unmapped_nand2          2 10.0           
  g8983/in_0                                                   
  g8983/z        (u)  unmapped_complex2       1  5.0           
  g7904/in_1                                                   
  g7904/z        (u)  unmapped_nand2          2 10.0           
  g7882/in_1                                                   
  g7882/z        (u)  unmapped_or2            1  5.0           
  g7883/in_1                                                   
  g7883/z        (u)  unmapped_nand2          2 10.0           
  g9007/in_0                                                   
  g9007/z        (u)  unmapped_complex2       1  5.0           
  g7839/in_1                                                   
  g7839/z        (u)  unmapped_nand2          2 10.0           
  g7748/in_1                                                   
  g7748/z        (u)  unmapped_or2            1  5.0           
  g7749/in_1                                                   
  g7749/z        (u)  unmapped_nand2          1  5.0           
csa_tree_add_25_30_groupi/out_0[16] 
mux_ctl_0xi/csa_tree_add_25_30_groupi_out_0[16] 
  g733/in_1                                                    
  g733/z         (u)  unmapped_complex2       1  5.0           
  g695/in_1                                                    
  g695/z         (u)  unmapped_nand2          1  5.0           
  oR_reg[16]/d   <<<  unmapped_d_flop                          
  oR_reg[16]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock iCLK)          capture                           4000 R 
---------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : mux_ctl_0xi/A1_reg[1]/clk
End-point    : mux_ctl_0xi/oR_reg[16]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1507ps.
 
          Restructuring (delay-based) logic partition in ALT_MULTADD...
          Done restructuring (delay-based) logic partition in ALT_MULTADD
        Optimizing logic partition in ALT_MULTADD...
          Restructuring (delay-based) csa_tree_add_25_30_group_50...
          Done restructuring (delay-based) csa_tree_add_25_30_group_50
        Optimizing component csa_tree_add_25_30_group_50...
          Restructuring (delay-based) csa_tree_mul_25_40_group_52...
          Done restructuring (delay-based) csa_tree_mul_25_40_group_52
        Optimizing component csa_tree_mul_25_40_group_52...
          Restructuring (delay-based) add_unsigned_108...
          Done restructuring (delay-based) add_unsigned_108
        Optimizing component add_unsigned_108...
          Restructuring (delay-based) csa_tree...
          Done restructuring (delay-based) csa_tree
        Optimizing component csa_tree...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...

Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock iCLK)                     launch                                  0 R 
(design_mapped.sdc_line_41)      ext delay                      +1       1 R 
iB1[7]                           in port         1  1.7    0    +0       1 R 
mux_ctl_0xi/iB1[7] 
  B1_reg[7]/D               <<<  DFQD4                          +0       1   
  B1_reg[7]/CP                   setup                     0   +28      29 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock iCLK)                     capture                              4000 R 
-----------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    3971ps 
Start-point  : iB1[7]
End-point    : mux_ctl_0xi/B1_reg[7]/D

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
     Pin              Type      Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock iCLK)         launch                                  0 R 
mux_ctl_0xi
  A0_reg[1]/CP                                 0             0 R 
  A0_reg[1]/Q        DFQD2           9 16.6   79  +142     142 R 
mux_ctl_0xi/csa_tree_add_22_19_in_0[1] 
mul_25_35/A[1] 
  g5574/A2                                          +0     142   
  g5574/ZN           ND2D1           2  4.3   59   +57     199 F 
  g5513/A2                                          +0     199   
  g5513/Z            CKXOR2D1        2  3.7   48  +121     320 F 
  g5488/B2                                          +0     320   
  g5488/ZN           MOAI22D1        2  5.1   71   +87     407 F 
  g5469/A2                                          +0     407   
  g5469/ZN           OAI21D2         1  2.8   54   +53     459 R 
  g5453/B                                           +0     459   
  g5453/CO           FA1D1           3  8.5   85  +157     616 R 
  g5448/A1                                          +0     616   
  g5448/ZN           MOAI22D1        1  2.9   49   +48     665 F 
  g5441/CI                                          +0     665   
  g5441/CO           FA1D1           1  2.9   38   +75     740 F 
  g5439/CI                                          +0     740   
  g5439/CO           FA1D1           3  6.5   56   +86     826 F 
  g5436/A1                                          +0     826   
  g5436/ZN           AOI22D1         1  1.8   74   +56     882 R 
  g5435/I                                           +0     882   
  g5435/ZN           INVD1           1  1.8   27   +28     909 F 
  g5433/CI                                          +0     909   
  g5433/CO           FA1D0           3  9.2  112  +142    1051 F 
  g5430/A                                           +0    1051   
  g5430/ZN           MAOI222D1       1  1.8  119   +88    1139 R 
  g5429/I                                           +0    1139   
  g5429/ZN           INVD1           1  1.8   36   +33    1172 F 
  g5427/CI                                          +0    1172   
  g5427/CO           FA1D0           1  1.8   43   +94    1266 F 
  g5425/CI                                          +0    1266   
  g5425/S            FA1D0           1  1.8   44  +108    1374 F 
  g5424/I                                           +0    1374   
  g5424/ZN           INVD1           3  7.2   68   +50    1425 R 
mul_25_35/Z[12] 
csa_tree_mul_25_40_groupi/in_0[12] 
  g8880/S                                           +0    1425   
  g8880/ZN           MUX2ND0         2  3.1   83   +99    1524 F 
  g8814/B1                                          +0    1524   
  g8814/ZN           OAI22D1         1  1.8   92   +74    1598 R 
  g8763/CI                                          +0    1598   
  g8763/S            FA1D0           2  2.7   53  +128    1726 F 
  g8758/A2                                          +0    1726   
  g8758/ZN           CKND2D0         2  3.0   85   +64    1789 R 
  g8756/A1                                          +0    1789   
  g8756/ZN           INR2D0          1  2.2  106  +105    1894 R 
  g8748/A1                                          +0    1894   
  g8748/Z            CKXOR2D0        1  1.8   51  +116    2011 F 
  g8727/A                                           +0    2011   
  g8727/CO           FA1D0           1  1.8   43  +174    2185 F 
  g8726/I                                           +0    2185   
  g8726/ZN           INVD1           1  1.8   26   +26    2211 R 
  g8724/CI                                          +0    2211   
  g8724/CO           FA1D0           1  1.4   42   +77    2288 R 
  g8723/A3                                          +0    2288   
  g8723/ZN           XNR4D0          1  1.4   61  +196    2484 F 
  g8722/A3                                          +0    2484   
  g8722/Z            XOR3D0          1  2.4   51  +135    2619 F 
csa_tree_mul_25_40_groupi/out_0[16] 
csa_tree_add_25_30_groupi/in_0[16] 
  g12286/S                                          +0    2619   
  g12286/ZN          MUX2ND0         1  1.4   55   +78    2697 F 
  g12260/B1                                         +0    2697   
  g12260/ZN          AOI22D0         1  1.5  112   +92    2789 R 
  g12188/A3                                         +0    2789   
  g12188/Z           XOR3D0          1  1.4   41  +136    2926 F 
  g12166/A3                                         +0    2926   
  g12166/Z           XOR3D0          1  1.4   41  +121    3047 F 
  g12112/A3                                         +0    3047   
  g12112/Z           XOR3D0          1  1.4   41  +121    3168 F 
  g12102/A3                                         +0    3168   
  g12102/Z           XOR3D0          1  1.4   41  +121    3289 F 
  g12078/A3                                         +0    3289   
  g12078/Z           XOR3D0          1  1.4   45  +114    3404 R 
csa_tree_add_25_30_groupi/out_0[16] 
mux_ctl_0xi/csa_tree_add_25_30_groupi_out_0[16] 
  g914/A1                                           +0    3404   
  g914/Z             AO22D0          1  1.7   59   +82    3486 R 
  oR_reg[16]/D  <<<  DFQD1                          +0    3486   
  oR_reg[16]/CP      setup                     0   +38    3524 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock iCLK)         capture                              4000 R 
-----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     476ps 
Start-point  : mux_ctl_0xi/A0_reg[1]/CP
End-point    : mux_ctl_0xi/oR_reg[16]/D

 
 
Global mapping status
=====================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_map       5739       0  N/A
 
Global incremental target info
==============================
Cost Group 'I2C' target slack:    79 ps
Target path end-point (Pin: B1_reg[5]/D (DFQD4/D))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
           Pin                    Type      Fanout Load Arrival   
                                                   (fF)   (ps)    
------------------------------------------------------------------
(clock iCLK)                <<<  launch                       0 R 
(design_mapped.sdc_line_43)      ext delay                        
iB1[5]                           in port         1  1.7           
mux_ctl_0xi/iB1[5] 
  B1_reg[5]/D               <<<  DFQD4                            
  B1_reg[5]/CP                   setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock iCLK)                     capture                   4000 R 
------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : iB1[5]
End-point    : mux_ctl_0xi/B1_reg[5]/D

The global mapper estimates a slack for this path of 3971ps.
 
Cost Group 'C2C' target slack:    79 ps
Target path end-point (Pin: oR_reg[16]/D (DFQD1/D))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
     Pin              Type      Fanout Load Arrival   
                                       (fF)   (ps)    
------------------------------------------------------
(clock iCLK)    <<<  launch                       0 R 
mux_ctl_0xi
  A0_reg[1]/CP                                        
  A0_reg[1]/Q        DFQD2           9 16.6           
mux_ctl_0xi/csa_tree_add_22_19_in_0[1] 
mul_25_35/A[1] 
  g5574/A2                                            
  g5574/ZN           ND2D1           2  4.3           
  g5513/A2                                            
  g5513/Z            CKXOR2D1        2  3.7           
  g5488/B2                                            
  g5488/ZN           MOAI22D1        2  5.1           
  g5469/A2                                            
  g5469/ZN           OAI21D2         1  2.8           
  g5453/B                                             
  g5453/CO           FA1D1           3  8.5           
  g5448/A1                                            
  g5448/ZN           MOAI22D1        1  2.9           
  g5441/CI                                            
  g5441/CO           FA1D1           1  2.9           
  g5439/CI                                            
  g5439/CO           FA1D1           3  6.5           
  g5436/A1                                            
  g5436/ZN           AOI22D1         1  1.8           
  g5435/I                                             
  g5435/ZN           INVD1           1  1.8           
  g5433/CI                                            
  g5433/CO           FA1D0           3  9.2           
  g5430/A                                             
  g5430/ZN           MAOI222D1       1  1.8           
  g5429/I                                             
  g5429/ZN           INVD1           1  1.8           
  g5427/CI                                            
  g5427/CO           FA1D0           1  1.8           
  g5425/CI                                            
  g5425/S            FA1D0           1  1.8           
  g5424/I                                             
  g5424/ZN           INVD1           3  7.2           
mul_25_35/Z[12] 
csa_tree_mul_25_40_groupi/in_0[12] 
  g8880/S                                             
  g8880/ZN           MUX2ND0         2  3.1           
  g8814/B1                                            
  g8814/ZN           OAI22D1         1  1.8           
  g8763/CI                                            
  g8763/S            FA1D0           2  2.7           
  g8758/A2                                            
  g8758/ZN           CKND2D0         2  3.0           
  g8756/A1                                            
  g8756/ZN           INR2D0          1  2.2           
  g8748/A1                                            
  g8748/Z            CKXOR2D0        1  1.8           
  g8727/A                                             
  g8727/CO           FA1D0           1  1.8           
  g8726/I                                             
  g8726/ZN           INVD1           1  1.8           
  g8724/CI                                            
  g8724/CO           FA1D0           1  1.4           
  g8723/A3                                            
  g8723/ZN           XNR4D0          1  1.4           
  g8722/A3                                            
  g8722/Z            XOR3D0          1  2.4           
csa_tree_mul_25_40_groupi/out_0[16] 
csa_tree_add_25_30_groupi/in_0[16] 
  g12286/S                                            
  g12286/ZN          MUX2ND0         1  1.4           
  g12260/B1                                           
  g12260/ZN          AOI22D0         1  1.5           
  g12188/A3                                           
  g12188/Z           XOR3D0          1  1.4           
  g12166/A3                                           
  g12166/Z           XOR3D0          1  1.4           
  g12112/A3                                           
  g12112/Z           XOR3D0          1  1.4           
  g12102/A3                                           
  g12102/Z           XOR3D0          1  1.4           
  g12078/A3                                           
  g12078/Z           XOR3D0          1  1.4           
csa_tree_add_25_30_groupi/out_0[16] 
mux_ctl_0xi/csa_tree_add_25_30_groupi_out_0[16] 
  g914/A1                                             
  g914/Z             AO22D0          1  1.7           
  oR_reg[16]/D  <<<  DFQD1                            
  oR_reg[16]/CP      setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock iCLK)         capture                   4000 R 
------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : mux_ctl_0xi/A0_reg[1]/CP
End-point    : mux_ctl_0xi/oR_reg[16]/D

The global mapper estimates a slack for this path of 349ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock iCLK)                     launch                                  0 R 
(design_mapped.sdc_line_38)      ext delay                      +1       1 R 
iA1[2]                           in port         1  1.6    0    +0       1 R 
mux_ctl_0xi/iA1[2] 
  A1_reg[2]/D               <<<  DFQD1                          +0       1   
  A1_reg[2]/CP                   setup                     0   +25      26 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock iCLK)                     capture                              4000 R 
-----------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    3974ps 
Start-point  : iA1[2]
End-point    : mux_ctl_0xi/A1_reg[2]/D

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
     Pin              Type      Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock iCLK)         launch                                  0 R 
mux_ctl_0xi
  A0_reg[2]/CP                                 0             0 R 
  A0_reg[2]/Q        DFQD1           9 11.5   70  +157     157 F 
mux_ctl_0xi/csa_tree_add_22_19_in_0[2] 
mul_25_35/A[2] 
  g5580/A2                                          +0     157   
  g5580/ZN           ND2D0           2  3.3   73   +62     219 R 
  g5525/A2                                          +0     219   
  g5525/ZN           NR2XD0          3  5.0   66   +62     281 F 
  g5514/B                                           +0     281   
  g5514/ZN           AOI21D1         3  4.5  110   +90     371 R 
  g5488/B1                                          +0     371   
  g5488/ZN           MOAI22D0        2  4.1  178  +122     493 R 
  g5469/A2                                          +0     493   
  g5469/ZN           OAI21D1         1  2.8   72   +70     563 F 
  g5453/B                                           +0     563   
  g5453/CO           FA1D1           3  5.4   51  +153     715 F 
  g5448/A1                                          +0     715   
  g5448/ZN           MOAI22D0        1  1.8  101   +74     789 R 
  g5441/CI                                          +0     789   
  g5441/S            FA1D0           1  1.3   39  +120     909 F 
  g5440/I                                           +0     909   
  g5440/ZN           CKND0           5  7.6  137   +86     995 R 
mul_25_35/Z[6] 
csa_tree_mul_25_40_groupi/in_0[6] 
  g8961/I                                           +0     995   
  g8961/ZN           CKND0           3  4.5   77   +80    1075 F 
  g8905/A1                                          +0    1075   
  g8905/ZN           AOI22D0         2  2.8  155  +105    1180 R 
  g8860/B1                                          +0    1180   
  g8860/ZN           MAOI22D0        1  1.8  107  +126    1306 R 
  g8767/CI                                          +0    1306   
  g8767/S            FA1D0           1  1.8   50  +131    1436 R 
  g8744/A                                           +0    1436   
  g8744/S            FA1D0           1  1.7   43  +166    1603 F 
  g8743/I                                           +0    1603   
  g8743/ZN           CKND1           5  9.7   89   +61    1664 R 
csa_tree_mul_25_40_groupi/out_0[6] 
csa_tree_add_25_30_groupi/in_0[6] 
  g12315/S                                          +0    1664   
  g12315/ZN          MUX2ND0         2  2.8   87  +102    1766 F 
  g12270/B2                                         +0    1766   
  g12270/Z           AO22D0          2  4.6   70  +145    1911 F 
  g12204/A1                                         +0    1911   
  g12204/Z           CKXOR2D0        3  5.1   88  +136    2047 F 
  g12101/A2                                         +0    2047   
  g12101/Z           XOR3D0          2  4.1   66  +221    2268 F 
  g12094/A                                          +0    2268   
  g12094/CO          FCICIND1        1  1.8   43  +101    2369 F 
  g12092/A                                          +0    2369   
  g12092/CO          FA1D0           2  3.5   59  +185    2553 F 
  g12090/A                                          +0    2553   
  g12090/ZN          MAOI222D0       1  1.8  163  +106    2659 R 
  g12089/I                                          +0    2659   
  g12089/ZN          INVD1           2  3.9   55   +52    2711 F 
  g12087/A                                          +0    2711   
  g12087/ZN          MAOI222D0       1  1.8  163  +105    2816 R 
  g12084/CI                                         +0    2816   
  g12084/CO          FA1D0           1  1.8   49  +116    2932 R 
  g12083/A                                          +0    2932   
  g12083/CO          FA1D0           1  1.8   48  +158    3090 R 
  g12082/CI                                         +0    3090   
  g12082/CO          FA1D0           1  1.8   48   +87    3177 R 
  g12081/CI                                         +0    3177   
  g12081/CO          FA1D0           1  1.8   48   +87    3264 R 
  g12080/CI                                         +0    3264   
  g12080/CO          FA1D0           1  1.8   48   +87    3351 R 
  g12079/CI                                         +0    3351   
  g12079/CO          FA1D0           1  1.4   42   +83    3434 R 
  g12078/A1                                         +0    3434   
  g12078/Z           XOR3D0          1  1.4   41  +201    3636 F 
csa_tree_add_25_30_groupi/out_0[16] 
mux_ctl_0xi/csa_tree_add_25_30_groupi_out_0[16] 
  g914/A1                                           +0    3636   
  g914/Z             AO22D0          1  1.6   46   +93    3728 F 
  oR_reg[16]/D  <<<  DFQD1                          +0    3728   
  oR_reg[16]/CP      setup                     0   +20    3748 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock iCLK)         capture                              4000 R 
-----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     252ps 
Start-point  : mux_ctl_0xi/A0_reg[2]/CP
End-point    : mux_ctl_0xi/oR_reg[16]/D

 
 
Global incremental optimization status
======================================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_inc       5622       0  N/A
Info    : 'Conformal LEC9.1-s400' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC9.1-s400' or later builds is recommended to get better verification results.
Generating a dofile for design 'ALT_MULTADD' in file 'fv/ALT_MULTADD/rtl_to_g1.do' ...
Warning : Internal Tcl control variable has been changed. [TUI-668]
        : Variable 'incremental_opto', value: '0' (default: '1')
        : Some Tcl variables are used internally to enable features that are not officially supported.

  Done mapping ALT_MULTADD
  Synthesis succeeded.

EC INFO: Total cpu-time and memory after SYN2MAP: 29 sec., 123.56 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 2.00 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         1.00        0.000192  
M2              V         1.00        0.000179  
M3              H         1.00        0.000179  
M4              V         1.00        0.000179  
M5              H         1.00        0.000179  
M6              V         1.00        0.000179  
M7              H         1.00        0.000208  
M8              V         1.00        0.000217  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         1.00         1.777778  
M2              V         1.00         1.400000  
M3              H         1.00         1.400000  
M4              V         1.00         1.400000  
M5              H         1.00         1.400000  
M6              V         1.00         1.400000  
M7              H         1.00         0.055000  
M8              V         1.00         0.055000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.090000  
M2              V         1.00         0.100000  
M3              H         1.00         0.100000  
M4              V         1.00         0.100000  
M5              H         1.00         0.100000  
M6              V         1.00         0.100000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  

  Incrementally optimizing ALT_MULTADD
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt        5622       0         0        0
 const_prop       5622       0         0        0
 simp_cc_in       5580       0         0        0
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       5580       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   crit_msz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
  crit_swap         0  (        0 /        0 )  0
  mux2_swap         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  load_swap         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
      phase         0  (        0 /        0 )  0
   in_phase         0  (        0 /        0 )  0
  merge_bit         0  (        0 /        0 )  0
 merge_idrvr         0  (        0 /        0 )  0
 merge_iload         0  (        0 /        0 )  0
 merge_idload         0  (        0 /        0 )  0
 merge_drvr         0  (        0 /        0 )  0
 merge_load         0  (        0 /        0 )  0
     decomp         0  (        0 /        0 )  0
   p_decomp         0  (        0 /        0 )  0
   levelize         0  (        0 /        0 )  0
   mb_split         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
 mux_retime         0  (        0 /        0 )  0
        exp         0  (        0 /        0 )  0
  gate_deco         0  (        0 /        0 )  0
  gcomp_tim         0  (        0 /        0 )  0

Warning : Internal Tcl control variable has been changed. [TUI-668]
        : Variable 'crr_max_tries', value: '300' (default: '62')

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
    crr_220         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_200         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_300         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_400         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_111         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_210         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_110         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_101         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_201         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_211         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
   crit_msz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
  crit_swap         0  (        0 /        0 )  0
  mux2_swap         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  load_swap         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
  merge_bit         0  (        0 /        0 )  0
 merge_idrvr         0  (        0 /        0 )  0
 merge_iload         0  (        0 /        0 )  0
 merge_idload         0  (        0 /        0 )  0
 merge_drvr         0  (        0 /        0 )  0
 merge_load         0  (        0 /        0 )  0
      phase         0  (        0 /        0 )  0
     decomp         0  (        0 /        0 )  0
   p_decomp         0  (        0 /        0 )  0
   levelize         0  (        0 /        0 )  0
   mb_split         0  (        0 /        0 )  0
   in_phase         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
 mux_retime         0  (        0 /        0 )  0
        exp         0  (        0 /        0 )  0
  gate_deco         0  (        0 /        0 )  0
  gcomp_tim         0  (        0 /        0 )  0

 init_drc         5580       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0

                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max     Leakage  
Operation         Area   Slacks    Trans      Cap      Power  
-------------------------------------------------------------------------------
 init_power       5580       0         0        0      37579 
 io_phase         5578       0         0        0      37601 
 gate_comp        5555       0         0        0      37868 
 gcomp_mog        5476       0         0        0      38777 

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
  p_rem_buf         0  (        0 /        0 )  0
  p_rem_inv         0  (        0 /        0 )  0
 p_merge_bi         0  (        0 /        0 )  0
   io_phase        13  (        1 /        1 )  22
  gate_comp        30  (       15 /       15 )  93
  gcomp_mog        59  (       39 /       39 )  198
 glob_power         0  (        0 /        0 )  0
 power_down         0  (        0 /        0 )  0
  p_rem_buf         0  (        0 /        0 )  0
  p_rem_inv         0  (        0 /        0 )  0
 p_merge_bi         0  (        0 /        0 )  0

 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       5476       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
    crr_220         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_200         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_300         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_400         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_111         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_210         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_110         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_101         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_201         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_211         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
   crit_msz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
  crit_swap         0  (        0 /        0 )  0
  mux2_swap         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  load_swap         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
  merge_bit         0  (        0 /        0 )  0
 merge_idrvr         0  (        0 /        0 )  0
 merge_iload         0  (        0 /        0 )  0
 merge_idload         0  (        0 /        0 )  0
 merge_drvr         0  (        0 /        0 )  0
 merge_load         0  (        0 /        0 )  0
      phase         0  (        0 /        0 )  0
     decomp         0  (        0 /        0 )  0
   p_decomp         0  (        0 /        0 )  0
   levelize         0  (        0 /        0 )  0
   mb_split         0  (        0 /        0 )  0
   in_phase         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
 mux_retime         0  (        0 /        0 )  0
        exp         0  (        0 /        0 )  0
  gate_deco         0  (        0 /        0 )  0
  gcomp_tim         0  (        0 /        0 )  0

 init_drc         5476       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0

                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max     Leakage  
Operation         Area   Slacks    Trans      Cap      Power  
-------------------------------------------------------------------------------
 init_power       5476       0         0        0      38777 
 gcomp_mog        5474       0         0        0      38794 

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
  p_rem_buf         0  (        0 /        0 )  0
  p_rem_inv         0  (        0 /        0 )  0
 p_merge_bi         0  (        0 /        0 )  0
   io_phase        10  (        0 /        0 )  17
  gate_comp        13  (        0 /        0 )  52
  gcomp_mog        16  (        1 /        1 )  66
 glob_power         0  (        0 /        0 )  0
 power_down         0  (        0 /        0 )  0

 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       5474       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   crit_msz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
  crit_swap         0  (        0 /        0 )  0
  mux2_swap         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  load_swap         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
      phase         0  (        0 /        0 )  0
   in_phase         0  (        0 /        0 )  0
  merge_bit         0  (        0 /        0 )  0
 merge_idrvr         0  (        0 /        0 )  0
 merge_iload         0  (        0 /        0 )  0
 merge_idload         0  (        0 /        0 )  0
 merge_drvr         0  (        0 /        0 )  0
 merge_load         0  (        0 /        0 )  0
     decomp         0  (        0 /        0 )  0
   p_decomp         0  (        0 /        0 )  0
   levelize         0  (        0 /        0 )  0
   mb_split         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
 mux_retime         0  (        0 /        0 )  0
        exp         0  (        0 /        0 )  0
  gate_deco         0  (        0 /        0 )  0
  gcomp_tim         0  (        0 /        0 )  0

 init_drc         5474       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0

  Inserting buffers to remove assign statements...
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       5474       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   crit_msz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
  crit_swap         0  (        0 /        0 )  0
  mux2_swap         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  load_swap         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
      phase         0  (        0 /        0 )  0
   in_phase         0  (        0 /        0 )  0
     decomp         0  (        0 /        0 )  0
   p_decomp         0  (        0 /        0 )  0
   levelize         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
 mux_retime         0  (        0 /        0 )  0
        exp         0  (        0 /        0 )  0

 init_drc         5474       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


  Done mapping ALT_MULTADD
  Synthesis succeeded.

EC INFO: Total cpu-time and memory after INCR: 30 sec., 124.42 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.

EC INFO: Total cpu-time and memory after ASSIGN: 30 sec., 124.42 MBytes.

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.

EC INFO: Total cpu-time and memory after WRITE: 31 sec., 124.42 MBytes.

  Setting attribute of root '/': 'interconnect_mode' = wireload
  Setting attribute of design 'ALT_MULTADD': 'force_wireload' = none
  Setting attribute of root '/': 'wireload_mode' = top
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Oct 09 2015  04:13:23 pm
  Module:                 ALT_MULTADD
  Technology libraries:   tcbn65gpluswc 121
                          physical_cells 
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

               Pin                     Type     Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock iCLK)                          launch                                 0 R 
A0_reg[2]/CP                                                   0             0 R 
A0_reg[2]/Q                           DFQD1          9  6.8   46  +143     143 F 
mul_25_35/A[2] 
mul_25_35/g5580/A2                                                  +0     143   
mul_25_35/g5580/ZN                    ND2D0          2  2.1   53   +44     187 R 
mul_25_35/g5525/A2                                                  +0     187   
mul_25_35/g5525/ZN                    NR2XD0         3  3.2   49   +46     233 F 
mul_25_35/g5514/B                                                   +0     233   
mul_25_35/g5514/ZN                    AOI21D1        2  2.3   72   +65     299 R 
mul_25_35/g5597/A1                                                  +0     299   
mul_25_35/g5597/ZN                    XNR3D1         2  3.0   45  +202     501 R 
mul_25_35/g5593/CIN                                                 +0     501   
mul_25_35/g5593/CO                    FCICIND1       1  2.2   45  +118     619 F 
mul_25_35/g5453/B                                                   +0     619   
mul_25_35/g5453/CO                    FA1D1          2  2.4   35  +131     750 F 
mul_25_35/g5592/CIN                                                 +0     750   
mul_25_35/g5592/CO                    FCICIND1       1  1.2   41  +109     859 R 
mul_25_35/g5441/CI                                                  +0     859   
mul_25_35/g5441/CO                    FA1D0          1  2.3   56   +90     949 R 
mul_25_35/g5439/CI                                                  +0     949   
mul_25_35/g5439/CO                    FA1D1          2  2.0   35   +65    1014 R 
mul_25_35/g5598/A1                                                  +0    1014   
mul_25_35/g5598/ZN                    XNR3D2         5  7.0   55  +197    1211 F 
mul_25_35/Z[8] 
csa_tree_mul_25_40_groupi/in_0[8] 
csa_tree_mul_25_40_groupi/g8897/S                                   +0    1211   
csa_tree_mul_25_40_groupi/g8897/ZN    MUX2ND0        2  1.5   56   +80    1291 F 
csa_tree_mul_25_40_groupi/g8858/B2                                  +0    1291   
csa_tree_mul_25_40_groupi/g8858/Z     OA22D0         1  2.2   55  +123    1413 F 
csa_tree_mul_25_40_groupi/g8978/D                                   +0    1413   
csa_tree_mul_25_40_groupi/g8978/S     CMPE42D1       1  1.2   33  +199    1612 F 
csa_tree_mul_25_40_groupi/g8739/A                                   +0    1612   
csa_tree_mul_25_40_groupi/g8739/CO    FA1D0          1  1.2   37  +164    1777 F 
csa_tree_mul_25_40_groupi/g8737/CI                                  +0    1777   
csa_tree_mul_25_40_groupi/g8737/CO    FA1D0          1  1.2   37   +89    1866 F 
csa_tree_mul_25_40_groupi/g8735/CI                                  +0    1866   
csa_tree_mul_25_40_groupi/g8735/CO    FA1D0          1  2.2   47   +98    1964 F 
csa_tree_mul_25_40_groupi/g8982/D                                   +0    1964   
csa_tree_mul_25_40_groupi/g8982/CO    CMPE42D1       1  1.2   31  +123    2087 F 
csa_tree_mul_25_40_groupi/g8731/CI                                  +0    2087   
csa_tree_mul_25_40_groupi/g8731/CO    FA1D0          1  2.2   47   +96    2183 F 
csa_tree_mul_25_40_groupi/g8975/D                                   +0    2183   
csa_tree_mul_25_40_groupi/g8975/S     CMPE42D1       1  0.7   30  +194    2377 F 
csa_tree_mul_25_40_groupi/g3/I                                      +0    2377   
csa_tree_mul_25_40_groupi/g3/ZN       CKND0          2  3.6   70   +48    2426 R 
csa_tree_mul_25_40_groupi/out_0[13] 
csa_tree_add_25_30_groupi/in_0[13] 
csa_tree_add_25_30_groupi/g12290/S                                  +0    2426   
csa_tree_add_25_30_groupi/g12290/ZN   MUX2ND0        2  1.6   62   +85    2511 F 
csa_tree_add_25_30_groupi/g12263/B2                                 +0    2511   
csa_tree_add_25_30_groupi/g12263/Z    AO22D0         1  1.2   39  +113    2624 F 
csa_tree_add_25_30_groupi/g12185/CI                                 +0    2624   
csa_tree_add_25_30_groupi/g12185/S    FA1D0          1  2.2   56  +116    2739 R 
csa_tree_add_25_30_groupi/g12405/D                                  +0    2739   
csa_tree_add_25_30_groupi/g12405/S    CMPE42D1       1  1.2   33  +199    2938 F 
csa_tree_add_25_30_groupi/g12119/CI                                 +0    2938   
csa_tree_add_25_30_groupi/g12119/S    FA1D0          1  1.2   38  +100    3038 F 
csa_tree_add_25_30_groupi/g12081/A                                  +0    3038   
csa_tree_add_25_30_groupi/g12081/CO   FA1D0          1  1.2   37  +166    3204 F 
csa_tree_add_25_30_groupi/g12080/CI                                 +0    3204   
csa_tree_add_25_30_groupi/g12080/CO   FA1D0          1  2.2   47   +98    3302 F 
csa_tree_add_25_30_groupi/g12399/D                                  +0    3302   
csa_tree_add_25_30_groupi/g12399/CO   CMPE42D1       1  0.8   29  +121    3423 F 
csa_tree_add_25_30_groupi/g12078/A1                                 +0    3423   
csa_tree_add_25_30_groupi/g12078/Z    XOR3D0         1  0.8   34  +192    3615 F 
csa_tree_add_25_30_groupi/out_0[16] 
g914/A1                                                             +0    3615   
g914/Z                                AO22D0         1  1.1   39   +87    3702 F 
oR_reg[16]/D                          DFQD1                         +0    3702   
oR_reg[16]/CP                         setup                    0   +18    3720 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock iCLK)                          capture                             4000 R 
---------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     280ps 
Start-point  : A0_reg[2]/CP
End-point    : oR_reg[16]/D


EC INFO: Total cpu-time and memory after FINAL: 31 sec., 124.42 MBytes.


EC INFO: End at: 10/09/2015 16:13:23

EC INFO: Elapsed-time: 33 seconds

Normal exit.
Finished compileDesign (elapsed-time: 35 seconds, or 0:0:35).

Loading Lef file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (ENCLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Fri Oct  9 16:13:23 2015
viaInitial ends at Fri Oct  9 16:13:23 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './r2g_output/r2g.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v#8 (Current mem = 472.305M, initial mem = 59.188M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=472.3M) ***
Top level cell is ALT_MULTADD.
Reading max timing library './../encounter/libdir/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 811 cells in library 'tcbn65gpluswc' 
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.02min, mem=35.5M, fe_cpu=0.21min, fe_mem=507.8M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ALT_MULTADD ...
*** Netlist is unique.
** info: there are 852 modules.
** info: there are 1011 stdCell insts.

*** Memory Usage v#8 (Current mem = 511.031M, initial mem = 59.188M) ***
*info - Done with setDoAssign with 2 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file './r2g_output/r2g.sdc' ...
ALT_MULTADD
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 353 of File ./r2g_output/r2g.sdc : Skipped unsupported command: set_max_leakage_power


WARNING (CTE-25): Line: 9, 10 of File ./r2g_output/r2g.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=522.5M) ***
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
<CMD> placeDesign -noPrePlaceOpt
*** Starting placeDesign default flow ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#18 (mem=524.8M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.8 mem=542.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=563.0M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=1011 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1284 #term=3983 #term/net=3.10, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=52
stdCell: 1011 single + 0 double + 0 multi
Total standard cell length = 2.3204 (mm), area = 0.0042 (mm^2)
Average module density = 0.701.
Density for the design = 0.701.
       = stdcell_area 11602 (4177 um^2) / alloc_area 16548 (5957 um^2).
Pin Density = 0.343.
            = total # of pins 3983 / total Instance area 11602.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.056e-11 (0.00e+00 1.06e-11)
              Est.  stn bbox = 1.056e-11 (0.00e+00 1.06e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 580.8M
Iteration  2: Total net bbox = 1.056e-11 (0.00e+00 1.06e-11)
              Est.  stn bbox = 1.056e-11 (0.00e+00 1.06e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 580.8M
Iteration  3: Total net bbox = 3.231e+02 (1.54e+02 1.69e+02)
              Est.  stn bbox = 3.231e+02 (1.54e+02 1.69e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 581.0M
Iteration  4: Total net bbox = 8.254e+03 (4.33e+03 3.92e+03)
              Est.  stn bbox = 8.254e+03 (4.33e+03 3.92e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 581.0M
Iteration  5: Total net bbox = 1.202e+04 (6.64e+03 5.38e+03)
              Est.  stn bbox = 1.202e+04 (6.64e+03 5.38e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 581.0M
Iteration  6: Total net bbox = 1.263e+04 (7.06e+03 5.56e+03)
              Est.  stn bbox = 1.263e+04 (7.06e+03 5.56e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 580.9M
Iteration  7: Total net bbox = 1.261e+04 (6.93e+03 5.67e+03)
              Est.  stn bbox = 1.261e+04 (6.93e+03 5.67e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 580.9M
Iteration  8: Total net bbox = 1.316e+04 (7.21e+03 5.95e+03)
              Est.  stn bbox = 1.316e+04 (7.21e+03 5.95e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 580.9M
Iteration  9: Total net bbox = 1.330e+04 (7.31e+03 5.99e+03)
              Est.  stn bbox = 1.330e+04 (7.31e+03 5.99e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 580.9M
Iteration 10: Total net bbox = 1.406e+04 (7.94e+03 6.12e+03)
              Est.  stn bbox = 1.668e+04 (9.41e+03 7.27e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 580.5M
Iteration 11: Total net bbox = 1.406e+04 (7.94e+03 6.12e+03)
              Est.  stn bbox = 1.668e+04 (9.41e+03 7.27e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 580.5M
Iteration 12: Total net bbox = 1.585e+04 (9.61e+03 6.24e+03)
              Est.  stn bbox = 1.852e+04 (1.11e+04 7.38e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 580.5M
*** cost = 1.585e+04 (9.61e+03 6.24e+03) (cpu for global=0:00:00.7) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.7 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 424 insts, mean move: 0.63 um, max move: 5.00 um
	max move on inst (B0_reg[7]): (5.80, 23.40) --> (9.00, 25.20)
Placement tweakage begins.
wire length = 1.591e+04 = 9.619e+03 H + 6.289e+03 V
wire length = 1.366e+04 = 7.418e+03 H + 6.238e+03 V
Placement tweakage ends.
move report: tweak moves 382 insts, mean move: 3.65 um, max move: 22.20 um
	max move on inst (csa_tree_add_22_19/g10765): (48.60, 50.40) --> (31.80, 45.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 616 insts, mean move: 2.47 um, max move: 22.00 um
	max move on inst (csa_tree_add_22_19/g10765): (48.40, 50.40) --> (31.80, 45.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        22.00 um
  inst (csa_tree_add_22_19/g10765) with max move: (48.4, 50.4) -> (31.8, 45)
  mean    (X+Y) =         2.47 um
Total instances flipped for WireLenOpt: 21
Total instances flipped, including legalization: 311
Total instances moved : 616
*** cpu=0:00:00.1   mem=580.5M  mem(used)=0.0M***
Total net length = 1.359e+04 (7.419e+03 6.176e+03) (ext = 4.864e+02)
*** End of Placement (cpu=0:00:02.9, real=0:00:03.0, mem=580.5M) ***
default core: bins with density >  0.75 =   28 % ( 7 / 25 )
*** Free Virtual Timing Model ...(mem=537.4M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=537.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (-1600 -1600) (159450 152800)
coreBox:    (0 0) (157850 151200)
Number of multi-gpin terms=59, multi-gpins=118, moved blk term=0/0

Phase 1a route (0:00:00.0 539.1M):
Est net length = 1.569e+04um = 8.486e+03H + 7.201e+03V
Usage: (14.8%H 13.8%V) = (9.945e+03um 1.344e+04um) = (9919 7430)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 541.6M):
Usage: (14.8%H 13.8%V) = (9.920e+03um 1.344e+04um) = (9894 7430)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 541.6M):
Usage: (14.8%H 13.8%V) = (9.909e+03um 1.344e+04um) = (9883 7431)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 541.6M):
Usage: (14.8%H 13.8%V) = (9.909e+03um 1.344e+04um) = (9883 7431)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 542.3M):
Usage: (14.8%H 13.8%V) = (9.909e+03um 1.344e+04um) = (9883 7431)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (14.8%H 13.8%V) = (9.909e+03um 1.344e+04um) = (9883 7431)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.03%
  8:	0	 0.00%	9	 0.27%
  9:	0	 0.00%	22	 0.66%
 10:	3	 0.09%	63	 1.90%
 11:	16	 0.48%	154	 4.64%
 12:	55	 1.66%	343	10.34%
 13:	88	 2.65%	557	16.79%
 14:	148	 4.46%	776	23.39%
 15:	334	10.07%	773	23.30%
 16:	473	14.26%	501	15.10%
 17:	619	18.66%	119	 3.59%
 18:	654	19.71%	0	 0.00%
 19:	464	13.98%	0	 0.00%
 20:	464	13.98%	0	 0.00%

Global route (cpu=0.0s real=0.0s 539.8M)
Phase 1l route (0:00:00.0 539.6M):


*** After '-updateRemainTrks' operation: 

Usage: (14.9%H 14.0%V) = (1.002e+04um 1.363e+04um) = (9988 7537)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	2	 0.06%
  6:	0	 0.00%	1	 0.03%
  7:	0	 0.00%	6	 0.18%
  8:	0	 0.00%	8	 0.24%
  9:	0	 0.00%	25	 0.75%
 10:	4	 0.12%	66	 1.99%
 11:	17	 0.51%	165	 4.97%
 12:	58	 1.75%	334	10.07%
 13:	93	 2.80%	558	16.82%
 14:	146	 4.40%	770	23.21%
 15:	344	10.37%	762	22.97%
 16:	478	14.41%	502	15.13%
 17:	612	18.44%	119	 3.59%
 18:	650	19.59%	0	 0.00%
 19:	461	13.89%	0	 0.00%
 20:	455	13.71%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 537.7M) ***


Total length: 1.611e+04um, number of vias: 7780
M1(H) length: 1.203e+00um, number of vias: 3931
M2(V) length: 6.736e+03um, number of vias: 3559
M3(H) length: 8.210e+03um, number of vias: 260
M4(V) length: 1.008e+03um, number of vias: 24
M5(H) length: 1.494e+02um, number of vias: 4
M6(V) length: 3.400e+00um, number of vias: 2
M7(H) length: 5.000e-02um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 537.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=537.8M) ***
Peak Memory Usage was 547.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=537.8M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 537.8M **
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType .1 2
row spacing should be multiple first horizontal routing layer pitch.
adjust row spacing to 0.2.
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.957871396896 0.700002 20.0 20.0 20.0 20.0
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 1 -width_left 9 -width_bottom 9 -width_top 9 -spacing_top 1 -layer_bottom M1 -center 1 -stacked_via_top_layer M8 -width_right 9 -around core -jog_distance 0.1 -offset_bottom 0.1 -layer_top M1 -threshold 0.1 -offset_left 0.1 -spacing_right 1 -spacing_left 1 -offset_right 0.1 -offset_top 0.1 -layer_right M2 -stacked_via_bottom_layer M1 -layer_left M2

**WARN: (ENCPP-136):	The currently specified top spacing 1.0000 is less than the required spacing 1.5000 for widths specified as 9.0000 and 9.0000.
**WARN: (ENCPP-136):	The currently specified bottom spacing 1.0000 is less than the required spacing 1.5000 for widths specified as 9.0000 and 9.0000.
**WARN: (ENCPP-136):	The currently specified left spacing 1.0000 is less than the required spacing 1.5000 for widths specified as 9.0000 and 9.0000.
**WARN: (ENCPP-136):	The currently specified right spacing 1.0000 is less than the required spacing 1.5000 for widths specified as 9.0000 and 9.0000.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=541.7M) ***
<CMD> saveDesign ALT_MULTADD.enc
Writing Netlist "ALT_MULTADD.enc.dat/ALT_MULTADD.v.gz" ...
Saving configuration ...
Saving preference file ALT_MULTADD.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=545.2M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=545.2M) ***
Writing DEF file 'ALT_MULTADD.enc.dat/ALT_MULTADD.def.gz', current time is Fri Oct  9 16:15:08 2015 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'ALT_MULTADD.enc.dat/ALT_MULTADD.def.gz' is written, current time is Fri Oct  9 16:15:08 2015 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
<CMD> setPlaceMode -fp false
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Extraction called for design 'ALT_MULTADD' of instances=1011 and nets=1288 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design ALT_MULTADD.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 546.234M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 555.7M, InitMEM = 555.7M)
Start delay calculation (mem=555.652M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=555.977M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 556.0M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 13 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v#18 (mem=556.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.8 mem=570.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=589.4M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=998 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1271 #term=3957 #term/net=3.11, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=52
stdCell: 998 single + 0 double + 0 multi
Total standard cell length = 2.3100 (mm), area = 0.0042 (mm^2)
**WARN: (ENCSP-368):	Found 39  mis-aligned rows. May cause illegal placement.
Average module density = 0.696.
Density for the design = 0.696.
       = stdcell_area 11550 (4158 um^2) / alloc_area 16600 (5976 um^2).
Pin Density = 0.343.
            = total # of pins 3957 / total Instance area 11550.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.142e+03 (3.30e+03 2.84e+03)
              Est.  stn bbox = 6.142e+03 (3.30e+03 2.84e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.7M
Iteration  2: Total net bbox = 6.142e+03 (3.30e+03 2.84e+03)
              Est.  stn bbox = 6.142e+03 (3.30e+03 2.84e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.7M
Iteration  3: Total net bbox = 6.874e+03 (3.69e+03 3.18e+03)
              Est.  stn bbox = 6.874e+03 (3.69e+03 3.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.9M
Iteration  4: Total net bbox = 1.227e+04 (6.80e+03 5.47e+03)
              Est.  stn bbox = 1.227e+04 (6.80e+03 5.47e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.9M
Iteration  5: Total net bbox = 1.474e+04 (8.14e+03 6.60e+03)
              Est.  stn bbox = 1.474e+04 (8.14e+03 6.60e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 590.9M
Iteration  6: Total net bbox = 1.494e+04 (8.15e+03 6.79e+03)
              Est.  stn bbox = 1.494e+04 (8.15e+03 6.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.8M
Iteration  7: Total net bbox = 1.510e+04 (8.21e+03 6.89e+03)
              Est.  stn bbox = 1.510e+04 (8.21e+03 6.89e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.8M
Iteration  8: Total net bbox = 1.520e+04 (8.12e+03 7.08e+03)
              Est.  stn bbox = 1.520e+04 (8.12e+03 7.08e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 590.8M
Iteration  9: Total net bbox = 1.577e+04 (8.58e+03 7.19e+03)
              Est.  stn bbox = 1.577e+04 (8.58e+03 7.19e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 590.8M
Iteration 10: Total net bbox = 1.589e+04 (8.94e+03 6.95e+03)
              Est.  stn bbox = 1.903e+04 (1.07e+04 8.35e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 591.4M
Iteration 11: Total net bbox = 1.589e+04 (8.94e+03 6.95e+03)
              Est.  stn bbox = 1.903e+04 (1.07e+04 8.35e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 591.4M
Iteration 12: Total net bbox = 1.809e+04 (1.09e+04 7.19e+03)
              Est.  stn bbox = 2.126e+04 (1.27e+04 8.61e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 591.4M
*** cost = 1.809e+04 (1.09e+04 7.19e+03) (cpu for global=0:00:00.4) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.3 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 345 insts, mean move: 0.74 um, max move: 4.80 um
	max move on inst (csa_tree_add_22_19/g10763): (50.80, 63.60) --> (46.00, 63.60)
Placement tweakage begins.
wire length = 1.816e+04 = 1.090e+04 H + 7.261e+03 V
wire length = 1.527e+04 = 8.137e+03 H + 7.135e+03 V
Placement tweakage ends.
move report: tweak moves 528 insts, mean move: 3.99 um, max move: 14.20 um
	max move on inst (csa_tree_add_22_19/g10757): (76.20, 80.80) --> (90.40, 80.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 694 insts, mean move: 3.23 um, max move: 14.20 um
	max move on inst (csa_tree_add_22_19/g10757): (76.20, 80.80) --> (90.40, 80.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        14.20 um
  inst (csa_tree_add_22_19/g10757) with max move: (76.2, 80.8) -> (90.4, 80.8)
  mean    (X+Y) =         3.23 um
Total instances flipped for WireLenOpt: 10
Total instances flipped, including legalization: 249
Total instances moved : 694
*** cpu=0:00:00.1   mem=591.4M  mem(used)=0.0M***
Total net length = 1.523e+04 (8.137e+03 7.095e+03) (ext = 1.354e+03)
*** End of Placement (cpu=0:00:02.5, real=0:00:02.0, mem=591.4M) ***
default core: bins with density >  0.75 =   30 % ( 6 / 20 )
*** Free Virtual Timing Model ...(mem=550.3M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
Connected to co2046-04.ece.iastate.edu 48750 0
*** Finished dispatch of slaves (cpu=0:00:00.1) (real=0:00:03.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 562.2M **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Starting trialRoute (mem=562.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (246180 231600)
coreBox:    (40000 40000) (206180 191600)
Number of multi-gpin terms=76, multi-gpins=152, moved blk term=0/0

Phase 1a route (0:00:00.0 564.2M):
Est net length = 1.768e+04um = 9.319e+03H + 8.358e+03V
Usage: (7.7%H 7.0%V) = (1.073e+04um 1.487e+04um) = (10486 7850)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 566.7M):
Usage: (7.7%H 7.0%V) = (1.071e+04um 1.487e+04um) = (10468 7850)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 566.7M):
Usage: (7.7%H 7.0%V) = (1.070e+04um 1.486e+04um) = (10459 7845)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 566.7M):
Usage: (7.7%H 7.0%V) = (1.070e+04um 1.486e+04um) = (10459 7845)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 567.4M):
Usage: (7.7%H 7.0%V) = (1.070e+04um 1.486e+04um) = (10459 7845)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.7%H 7.0%V) = (1.070e+04um 1.486e+04um) = (10459 7845)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	4	 0.06%
  8:	2	 0.03%	14	 0.22%
  9:	2	 0.03%	28	 0.43%
 10:	6	 0.09%	116	 1.78%
 11:	12	 0.18%	212	 3.26%
 12:	36	 0.55%	367	 5.64%
 13:	86	 1.32%	536	 8.23%
 14:	125	 1.92%	736	11.31%
 15:	182	 2.80%	923	14.18%
 16:	278	 4.27%	1702	26.14%
 17:	401	 6.16%	508	 7.80%
 18:	730	11.21%	0	 0.00%
 19:	697	10.71%	0	 0.00%
 20:	3953	60.72%	1364	20.95%

Global route (cpu=0.0s real=0.0s 564.9M)
Phase 1l route (0:00:00.0 564.6M):


*** After '-updateRemainTrks' operation: 

Usage: (7.8%H 7.2%V) = (1.087e+04um 1.517e+04um) = (10618 8007)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.02%
  7:	0	 0.00%	6	 0.09%
  8:	2	 0.03%	23	 0.35%
  9:	2	 0.03%	55	 0.84%
 10:	6	 0.09%	119	 1.83%
 11:	17	 0.26%	198	 3.04%
 12:	41	 0.63%	355	 5.45%
 13:	80	 1.23%	531	 8.16%
 14:	130	 2.00%	733	11.26%
 15:	190	 2.92%	916	14.07%
 16:	270	 4.15%	1701	26.13%
 17:	419	 6.44%	508	 7.80%
 18:	726	11.15%	0	 0.00%
 19:	692	10.63%	0	 0.00%
 20:	3935	60.45%	1364	20.95%



*** Completed Phase 1 route (0:00:00.0 562.6M) ***


Total length: 1.822e+04um, number of vias: 7846
M1(H) length: 1.137e+00um, number of vias: 3905
M2(V) length: 7.625e+03um, number of vias: 3552
M3(H) length: 9.046e+03um, number of vias: 359
M4(V) length: 1.359e+03um, number of vias: 30
M5(H) length: 1.899e+02um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 562.7M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=562.7M) ***
Peak Memory Usage was 572.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=562.7M) ***

Extraction called for design 'ALT_MULTADD' of instances=998 and nets=1275 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design ALT_MULTADD.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 562.711M)
*** Starting optimizing excluded clock nets MEM= 562.7M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 572.0M) ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 572.1M, InitMEM = 572.1M)
Start delay calculation (mem=572.129M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=572.453M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 572.5M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:25.9 mem=573.1M) ***
*** Finished delays update (0:00:26.0 mem=573.1M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 572.8M **
*** Starting optFanout (572.8M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 4 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=572.8M) ***
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.695783
Start fixing timing ... (0:00:00.1 573.2M)
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.2 573.6M)

Summary:
13 buffers added on 13 nets (with 0 driver resized)

Density after buffering = 0.702831
*** Completed optFanout (0:00:00.2 573.6M)

Re-routed 0 nets
Extraction called for design 'ALT_MULTADD' of instances=1011 and nets=1288 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design ALT_MULTADD.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 573.352M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 572.8M, InitMEM = 572.8M)
Start delay calculation (mem=572.773M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=573.098M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 573.1M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 573.4M **
*** Timing NOT met, worst failing slack is -0.132
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 70.283% **

*** starting 1-st resizing pass: 1200 instances 
*** starting 2-nd resizing pass: 1177 instances 
*** starting 3-rd resizing pass: 473 instances 
*** starting 4-th resizing pass: 316 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 34 Upsize = 76 **
** Density Change = -0.193% **
** Density after transform = 70.476% **
*** Finish transform (0:00:00.4) ***
*** Starting sequential cell resizing ***
density before resizing = 70.476%
*summary:      0 instances changed cell type
density after resizing = 70.476%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=573.6M) ***
density before resizing = 70.476%
density after resizing = 70.476%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
*** Starting trialRoute (mem=573.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (246180 231600)
coreBox:    (40000 40000) (206180 191600)
Number of multi-gpin terms=71, multi-gpins=142, moved blk term=0/0

Phase 1a route (0:00:00.0 575.1M):
Est net length = 1.769e+04um = 9.349e+03H + 8.344e+03V
Usage: (7.7%H 7.0%V) = (1.077e+04um 1.491e+04um) = (10523 7873)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 577.6M):
Usage: (7.7%H 7.0%V) = (1.075e+04um 1.491e+04um) = (10503 7873)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 577.6M):
Usage: (7.7%H 7.0%V) = (1.074e+04um 1.490e+04um) = (10497 7869)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 577.6M):
Usage: (7.7%H 7.0%V) = (1.074e+04um 1.490e+04um) = (10497 7869)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 578.3M):
Usage: (7.7%H 7.0%V) = (1.074e+04um 1.490e+04um) = (10497 7869)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.7%H 7.0%V) = (1.074e+04um 1.490e+04um) = (10497 7869)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	4	 0.06%
  8:	2	 0.03%	13	 0.20%
  9:	2	 0.03%	27	 0.41%
 10:	6	 0.09%	115	 1.77%
 11:	12	 0.18%	214	 3.29%
 12:	40	 0.61%	364	 5.59%
 13:	92	 1.41%	565	 8.68%
 14:	125	 1.92%	724	11.12%
 15:	172	 2.64%	906	13.92%
 16:	273	 4.19%	1707	26.22%
 17:	400	 6.14%	507	 7.79%
 18:	741	11.38%	0	 0.00%
 19:	704	10.81%	0	 0.00%
 20:	3941	60.54%	1364	20.95%

Global route (cpu=0.0s real=0.0s 575.8M)
Phase 1l route (0:00:00.0 575.5M):


*** After '-updateRemainTrks' operation: 

Usage: (7.8%H 7.2%V) = (1.090e+04um 1.518e+04um) = (10653 8014)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.02%
  7:	0	 0.00%	6	 0.09%
  8:	2	 0.03%	23	 0.35%
  9:	2	 0.03%	49	 0.75%
 10:	6	 0.09%	122	 1.87%
 11:	17	 0.26%	198	 3.04%
 12:	44	 0.68%	353	 5.42%
 13:	87	 1.34%	557	 8.56%
 14:	130	 2.00%	718	11.03%
 15:	176	 2.70%	906	13.92%
 16:	274	 4.21%	1706	26.21%
 17:	409	 6.28%	507	 7.79%
 18:	743	11.41%	0	 0.00%
 19:	697	10.71%	0	 0.00%
 20:	3923	60.26%	1364	20.95%



*** Completed Phase 1 route (0:00:00.1 573.6M) ***


Total length: 1.825e+04um, number of vias: 7874
M1(H) length: 1.038e+00um, number of vias: 3931
M2(V) length: 7.639e+03um, number of vias: 3558
M3(H) length: 9.077e+03um, number of vias: 355
M4(V) length: 1.348e+03um, number of vias: 30
M5(H) length: 1.903e+02um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 573.7M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=573.7M) ***
Peak Memory Usage was 583.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=573.7M) ***

Extraction called for design 'ALT_MULTADD' of instances=1011 and nets=1288 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design ALT_MULTADD.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 573.746M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 573.0M, InitMEM = 573.0M)
Start delay calculation (mem=573.039M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=573.363M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 573.4M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 573.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 573.8M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** Starting "NanoPlace(TM) placement v#18 (mem=569.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.8 mem=569.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=588.4M) ***
Options: timingDriven clkGateAware ignoreSpare pinGuide gpeffort=medium 
#std cell=1011 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1284 #term=3983 #term/net=3.10, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=52
stdCell: 1011 single + 0 double + 0 multi
Total standard cell length = 2.3398 (mm), area = 0.0042 (mm^2)
Average module density = 0.705.
Density for the design = 0.705.
       = stdcell_area 11699 (4212 um^2) / alloc_area 16600 (5976 um^2).
Pin Density = 0.340.
            = total # of pins 3983 / total Instance area 11699.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration 12: Total net bbox = 1.654e+04 (9.53e+03 7.01e+03)
              Est.  stn bbox = 1.971e+04 (1.13e+04 8.41e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 599.0M
Iteration 13: Total net bbox = 1.819e+04 (1.11e+04 7.13e+03)
              Est.  stn bbox = 2.135e+04 (1.28e+04 8.54e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 599.0M
*** cost = 1.819e+04 (1.11e+04 7.13e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 248 insts, mean move: 0.67 um, max move: 4.20 um
	max move on inst (csa_tree_mul_25_40_groupi/g8764): (35.80, 20.00) --> (40.00, 20.00)
Placement tweakage begins.
wire length = 1.820e+04 = 1.104e+04 H + 7.167e+03 V
wire length = 1.551e+04 = 8.354e+03 H + 7.161e+03 V
Placement tweakage ends.
move report: tweak moves 494 insts, mean move: 3.80 um, max move: 20.80 um
	max move on inst (csa_tree_add_22_19/g10609): (88.00, 75.00) --> (72.80, 69.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 621 insts, mean move: 3.17 um, max move: 20.80 um
	max move on inst (csa_tree_add_22_19/g10609): (88.00, 75.00) --> (72.80, 69.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        20.80 um
  inst (csa_tree_add_22_19/g10609) with max move: (88, 75) -> (72.8, 69.4)
  mean    (X+Y) =         3.17 um
Total instances flipped for WireLenOpt: 16
Total instances flipped, including legalization: 314
Total instances moved : 621
*** cpu=0:00:00.1   mem=599.1M  mem(used)=0.1M***
Total net length = 1.546e+04 (8.353e+03 7.110e+03) (ext = 1.366e+03)
*** End of Placement (cpu=0:00:02.3, real=0:00:02.0, mem=599.1M) ***
default core: bins with density >  0.75 =   30 % ( 6 / 20 )
*** Free Virtual Timing Model ...(mem=560.4M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=560.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (246180 231600)
coreBox:    (40000 40000) (206180 191600)
Number of multi-gpin terms=80, multi-gpins=160, moved blk term=0/0

Phase 1a route (0:00:00.0 560.4M):
Est net length = 1.796e+04um = 9.578e+03H + 8.379e+03V
Usage: (7.9%H 7.1%V) = (1.103e+04um 1.495e+04um) = (10797 7895)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 562.9M):
Usage: (7.9%H 7.1%V) = (1.101e+04um 1.495e+04um) = (10773 7895)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 562.9M):
Usage: (7.9%H 7.1%V) = (1.100e+04um 1.494e+04um) = (10766 7892)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 562.9M):
Usage: (7.9%H 7.1%V) = (1.100e+04um 1.494e+04um) = (10766 7892)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 563.5M):
Usage: (7.9%H 7.1%V) = (1.100e+04um 1.494e+04um) = (10766 7892)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.9%H 7.1%V) = (1.100e+04um 1.494e+04um) = (10766 7892)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.02%
  7:	0	 0.00%	3	 0.05%
  8:	4	 0.06%	12	 0.18%
  9:	5	 0.08%	41	 0.63%
 10:	14	 0.22%	106	 1.63%
 11:	27	 0.41%	221	 3.39%
 12:	43	 0.66%	360	 5.53%
 13:	79	 1.21%	548	 8.42%
 14:	117	 1.80%	724	11.12%
 15:	213	 3.27%	904	13.89%
 16:	315	 4.84%	1739	26.71%
 17:	392	 6.02%	487	 7.48%
 18:	702	10.78%	0	 0.00%
 19:	606	 9.31%	0	 0.00%
 20:	3993	61.34%	1364	20.95%

Global route (cpu=0.0s real=0.0s 561.0M)
Phase 1l route (0:00:00.0 561.0M):


*** After '-updateRemainTrks' operation: 

Usage: (8.0%H 7.2%V) = (1.117e+04um 1.526e+04um) = (10927 8063)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	3	 0.05%
  6:	0	 0.00%	2	 0.03%
  7:	0	 0.00%	3	 0.05%
  8:	5	 0.08%	26	 0.40%
  9:	7	 0.11%	64	 0.98%
 10:	13	 0.20%	95	 1.46%
 11:	29	 0.45%	218	 3.35%
 12:	42	 0.65%	356	 5.47%
 13:	81	 1.24%	543	 8.34%
 14:	124	 1.90%	709	10.89%
 15:	222	 3.41%	900	13.82%
 16:	305	 4.69%	1740	26.73%
 17:	399	 6.13%	487	 7.48%
 18:	710	10.91%	0	 0.00%
 19:	605	 9.29%	0	 0.00%
 20:	3968	60.95%	1364	20.95%



*** Completed Phase 1 route (0:00:00.1 560.4M) ***


Total length: 1.853e+04um, number of vias: 7942
M1(H) length: 8.525e-01um, number of vias: 3931
M2(V) length: 7.613e+03um, number of vias: 3613
M3(H) length: 9.400e+03um, number of vias: 367
M4(V) length: 1.371e+03um, number of vias: 29
M5(H) length: 1.453e+02um, number of vias: 2
M6(V) length: 2.200e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 560.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=560.4M) ***
Peak Memory Usage was 569.0M 
*** Finished trialRoute (cpu=0:00:00.1 mem=560.4M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0:36, mem = 560.4M **
<CMD> setDrawView place
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Connected to co2046-04.ece.iastate.edu 51368 0
*** Finished dispatch of slaves (cpu=0:00:00.1) (real=0:00:03.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 570.8M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=571.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=571.6M) ***

Extraction called for design 'ALT_MULTADD' of instances=1011 and nets=1288 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design ALT_MULTADD.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 571.637M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.111  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.476%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 581.7M **
*** Starting optimizing excluded clock nets MEM= 581.7M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 581.7M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=591.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.111  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.476%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 591.7M **
*** Starting optFanout (591.7M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 4 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=591.7M) ***
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.704759
Start fixing timing ... (0:00:00.0 592.0M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 592.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.704759
*** Completed optFanout (0:00:00.1 592.0M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=591.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.111  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.476%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 591.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 70.476% **

*** starting 1-st resizing pass: 1200 instances 
*** starting 2-nd resizing pass: 1197 instances 
*** starting 3-rd resizing pass: 114 instances 
*** starting 4-th resizing pass: 17 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 8 Upsize = 0 **
** Density Change = 0.163% **
** Density after transform = 70.313% **
*** Finish transform (0:00:00.2) ***
density before resizing = 70.313%
density after resizing = 70.313%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 =   30 % ( 6 / 20 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=591.8M  mem(used)=0.0M***
*** Starting trialRoute (mem=591.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (246180 231600)
coreBox:    (40000 40000) (206180 191600)
Number of multi-gpin terms=80, multi-gpins=160, moved blk term=0/0

Phase 1a route (0:00:00.0 593.4M):
Est net length = 1.796e+04um = 9.577e+03H + 8.379e+03V
Usage: (7.9%H 7.1%V) = (1.104e+04um 1.495e+04um) = (10798 7895)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 595.9M):
Usage: (7.9%H 7.1%V) = (1.101e+04um 1.495e+04um) = (10774 7895)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 595.9M):
Usage: (7.9%H 7.1%V) = (1.100e+04um 1.494e+04um) = (10767 7892)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 595.9M):
Usage: (7.9%H 7.1%V) = (1.100e+04um 1.494e+04um) = (10767 7892)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 596.5M):
Usage: (7.9%H 7.1%V) = (1.100e+04um 1.494e+04um) = (10767 7892)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.9%H 7.1%V) = (1.100e+04um 1.494e+04um) = (10767 7892)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.02%
  7:	0	 0.00%	3	 0.05%
  8:	4	 0.06%	12	 0.18%
  9:	5	 0.08%	39	 0.60%
 10:	14	 0.22%	105	 1.61%
 11:	27	 0.41%	226	 3.47%
 12:	43	 0.66%	358	 5.50%
 13:	79	 1.21%	550	 8.45%
 14:	117	 1.80%	723	11.11%
 15:	213	 3.27%	903	13.87%
 16:	315	 4.84%	1739	26.71%
 17:	391	 6.01%	487	 7.48%
 18:	702	10.78%	0	 0.00%
 19:	612	 9.40%	0	 0.00%
 20:	3988	61.26%	1364	20.95%

Global route (cpu=0.0s real=0.0s 594.0M)
Phase 1l route (0:00:00.0 593.7M):


*** After '-updateRemainTrks' operation: 

Usage: (8.0%H 7.2%V) = (1.117e+04um 1.527e+04um) = (10928 8064)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	3	 0.05%
  6:	0	 0.00%	2	 0.03%
  7:	0	 0.00%	3	 0.05%
  8:	5	 0.08%	25	 0.38%
  9:	7	 0.11%	63	 0.97%
 10:	13	 0.20%	94	 1.44%
 11:	29	 0.45%	224	 3.44%
 12:	42	 0.65%	353	 5.42%
 13:	81	 1.24%	546	 8.39%
 14:	124	 1.90%	707	10.86%
 15:	222	 3.41%	899	13.81%
 16:	305	 4.69%	1740	26.73%
 17:	398	 6.11%	487	 7.48%
 18:	710	10.91%	0	 0.00%
 19:	611	 9.39%	0	 0.00%
 20:	3963	60.88%	1364	20.95%



*** Completed Phase 1 route (0:00:00.1 591.8M) ***


Total length: 1.853e+04um, number of vias: 7945
M1(H) length: 9.225e-01um, number of vias: 3931
M2(V) length: 7.608e+03um, number of vias: 3616
M3(H) length: 9.402e+03um, number of vias: 367
M4(V) length: 1.377e+03um, number of vias: 29
M5(H) length: 1.453e+02um, number of vias: 2
M6(V) length: 2.200e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 591.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=591.8M) ***
Peak Memory Usage was 602.0M 
*** Finished trialRoute (cpu=0:00:00.1 mem=591.8M) ***

Extraction called for design 'ALT_MULTADD' of instances=1011 and nets=1288 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design ALT_MULTADD.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 591.781M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 591.1M, InitMEM = 591.1M)
Start delay calculation (mem=591.074M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=591.398M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 591.4M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=591.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.102  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.313%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 591.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 591.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  3.454  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   49    |   17    |   49    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.313%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 592.4M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 588.5M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 INVD0 INVD1 INVD12 INVD16 INVD2 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 INVD0 INVD1 INVD12 INVD16 INVD2 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: iCLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=598.6M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=598.6M) ***
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 598.6M **
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 598.6M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: iCLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=598.6M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (49) instances, and (0) nets in Clock iCLK.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=598.6M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-157):	Cell BUFFD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD24]' in order to delete the buffers in clock tree.
*** Removed (0) buffers and (0) inverters in Clock iCLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 598.551M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=598.6M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 598.551M)

Start to trace clock trees ...
*** Begin Tracer (mem=598.6M) ***
Tracing Clock iCLK ...
*** End Tracer (mem=599.6M) ***
***** Allocate Obstruction Memory  Finished (MEM: 598.551M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          5.4(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (iCLK) Diagnostic check Parameters
Assumed driver input transition                   :          17.9(ps) (derived from INVD24)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock iCLK has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          40(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          40(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)


****** Clock (iCLK) Diagnostic check Parameters
Assumed driver input transition                   :          17.9(ps) (derived from INVD24)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          2.895000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (iCLK) Structure
Max. Skew           : 160(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVD0) (BUFFD0) (BUFFD1) (INVD1) (INVD2) (BUFFD2) (BUFFD3) (INVD3) (BUFFD4) (INVD4) (INVD6) (BUFFD6) (INVD8) (BUFFD8) (BUFFD12) (INVD12) (BUFFD16) (INVD16) (BUFFD20) (INVD20) (BUFFD24) (INVD24) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 49
Nr.          Rising  Sync Pins  : 49
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (iCLK)
Output_Net: (iCLK)   
**** CK_START: TopDown Tree Construction for iCLK (49-leaf) (mem=598.6M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=3[41,44*] N49 B3 G1 A29(28.7) L[3,3] score=12227 cpu=0:00:00.0 mem=599M 

**** CK_END: TopDown Tree Construction for iCLK (cpu=0:00:00.4, real=0:00:00.0, mem=598.6M)



**** CK_START: Update Database (mem=598.6M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=598.6M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 2.895000 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:01.0
move report: preRPlace moves 152 insts, mean move: 0.43 um, max move: 4.40 um
	max move on inst (iCLK__L2_I0): (58.20, 56.00) --> (55.60, 54.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 152 insts, mean move: 0.43 um, max move: 4.40 um
	max move on inst (iCLK__L2_I0): (58.20, 56.00) --> (55.60, 54.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.40 um
  inst (iCLK__L2_I0) with max move: (58.2, 56) -> (55.6, 54.2)
  mean    (X+Y) =         0.43 um
Total instances moved : 152
*** cpu=0:00:00.0   mem=589.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 589.938M)
**WARN: (ENCCK-6323):	The placement of iCLK__L2_I0 was moved by 4.4 microns during refinePlace. Original location : (58.2, 56), Refined location : (55.6, 54.2)
**WARN: (ENCCK-6323):	The placement of mul_25_35/g5444 was moved by 3.6 microns during refinePlace. Original location : (71.6, 21.8), Refined location : (75.2, 21.8)
**WARN: (ENCCK-6323):	The placement of iCLK__L1_I0 was moved by 3.4 microns during refinePlace. Original location : (67.2, 20), Refined location : (68.8, 21.8)


**INFO: Total instances moved beyond threshold limit during refinePlace are 3...


Refine place movement check finished, CPU=0:00:00.1 
============================================================

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=2	Sink=0	INVD20=2)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[4]/CP 44.6(ps)
Min trig. edge delay at sink(R): B0_reg[4]/CP 40.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 40.8~44.6(ps)          0~10(ps)            
Fall Phase Delay               : 43.3~46.6(ps)          0~10(ps)            
Trig. Edge Skew                : 3.8(ps)                160(ps)             
Rise Skew                      : 3.8(ps)                
Fall Skew                      : 3.3(ps)                
Max. Rise Buffer Tran.         : 24.8(ps)               200(ps)             
Max. Fall Buffer Tran.         : 16(ps)                 200(ps)             
Max. Rise Sink Tran.           : 28.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 19.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 24.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16(ps)                 0(ps)               
Min. Rise Sink Tran.           : 25.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 17.7(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Look For Reconvergent Clock Component ***
The clock tree iCLK has no reconvergent cell.
Reducing the latency of clock tree 'iCLK' ...

Calculating pre-route downstream delay for clock tree 'iCLK'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'iCLK__L1_I0' from (137600 43600) to (122800 55200)
MaxTriggerDelay: 43 (ps)
MinTriggerDelay: 41.1 (ps)
Skew: 1.9 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=589.9M) ***
Reducing the skew of clock tree 'iCLK' ...

MaxTriggerDelay: 43 (ps)
MinTriggerDelay: 41.1 (ps)
Skew: 1.9 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=589.9M) ***
Resized (INVD20->INVD24): iCLK__L2_I0
resized 1 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 1 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=589.9M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 143 insts, mean move: 0.38 um, max move: 4.20 um
	max move on inst (mul_25_35/g5602): (61.60, 27.60) --> (65.80, 27.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 143 insts, mean move: 0.38 um, max move: 4.20 um
	max move on inst (mul_25_35/g5602): (61.60, 27.60) --> (65.80, 27.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.20 um
  inst (mul_25_35/g5602) with max move: (61.6, 27.6) -> (65.8, 27.6)
  mean    (X+Y) =         0.38 um
Total instances moved : 143
*** cpu=0:00:00.0   mem=589.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 589.938M)

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=2	Sink=0	INVD20=1	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[4]/CP 43(ps)
Min trig. edge delay at sink(R): B0_reg[4]/CP 41.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 41.3~43(ps)            0~10(ps)            
Fall Phase Delay               : 44~45.9(ps)            0~10(ps)            
Trig. Edge Skew                : 1.7(ps)                160(ps)             
Rise Skew                      : 1.7(ps)                
Fall Skew                      : 1.9(ps)                
Max. Rise Buffer Tran.         : 25.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 16.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 25.8(ps)               200(ps)             
Max. Fall Sink Tran.           : 17.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 25.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 25(ps)                 0(ps)               
Min. Fall Sink Tran.           : 17.5(ps)               0(ps)               


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.1 real=0:00:00.0 mem=589.9M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=589.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 589.938M)

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=2	Sink=0	INVD20=1	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[4]/CP 43(ps)
Min trig. edge delay at sink(R): B0_reg[4]/CP 41.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 41.3~43(ps)            0~10(ps)            
Fall Phase Delay               : 44~45.9(ps)            0~10(ps)            
Trig. Edge Skew                : 1.7(ps)                160(ps)             
Rise Skew                      : 1.7(ps)                
Fall Skew                      : 1.9(ps)                
Max. Rise Buffer Tran.         : 25.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 16.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 25.8(ps)               200(ps)             
Max. Fall Sink Tran.           : 17.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 25.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 25(ps)                 0(ps)               
Min. Fall Sink Tran.           : 17.5(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Fri Oct  9 16:19:54 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Oct  9 16:19:57 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Oct  9 16:19:57 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         444         134        1599    62.79%
#  Metal 2        V         420         195        1599    31.14%
#  Metal 3        H         578           0        1599     0.00%
#  Metal 4        V         615           0        1599     0.00%
#  Metal 5        H         578           0        1599     0.00%
#  Metal 6        V         615           0        1599     0.00%
#  Metal 7        H         144           0        1599     0.00%
#  Metal 8        V         153           0        1599     0.00%
#  --------------------------------------------------------------
#  Total                   3547       6.86%  12792    11.74%
#
#  4 nets (0.31%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 642.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 642.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 642.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 642.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 492 um.
#Total half perimeter of net bounding box = 319 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 282 um.
#Total wire length on LAYER M4 = 210 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 130
#Up-Via Summary (total 130):
#           
#-----------------------
#  Metal 1           47
#  Metal 2           48
#  Metal 3           35
#-----------------------
#                   130 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 11.00 (Mb)
#Total memory = 642.00 (Mb)
#Peak memory = 675.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 26.2% of the total area was rechecked for DRC, and 61.9% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 648.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 648.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 483 um.
#Total half perimeter of net bounding box = 319 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 10 um.
#Total wire length on LAYER M3 = 264 um.
#Total wire length on LAYER M4 = 208 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 159
#Total number of multi-cut vias = 3 (  1.9%)
#Total number of single cut vias = 156 ( 98.1%)
#Up-Via Summary (total 159):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          51 ( 94.4%)         3 (  5.6%)         54
#  Metal 2          56 (100.0%)         0 (  0.0%)         56
#  Metal 3          49 (100.0%)         0 (  0.0%)         49
#-----------------------------------------------------------
#                  156 ( 98.1%)         3 (  1.9%)        159 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 642.00 (Mb)
#Peak memory = 675.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 51.00 (Mb)
#Total memory = 640.00 (Mb)
#Peak memory = 675.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct  9 16:19:58 2015
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 40 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=2	Sink=0	INVD20=1	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[4]/CP 43.7(ps)
Min trig. edge delay at sink(R): B1_reg[6]/CP 41.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 41.8~43.7(ps)          0~10(ps)            
Fall Phase Delay               : 44.5~46.5(ps)          0~10(ps)            
Trig. Edge Skew                : 1.9(ps)                160(ps)             
Rise Skew                      : 1.9(ps)                
Fall Skew                      : 2(ps)                  
Max. Rise Buffer Tran.         : 25.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 16.6(ps)               200(ps)             
Max. Rise Sink Tran.           : 26.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 18(ps)                 200(ps)             
Min. Rise Buffer Tran.         : 25.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 25.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 17.8(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'iCLK' ...

Calculating clk-route-only downstream delay for clock tree 'iCLK' ...
*** Look For Reconvergent Clock Component ***
The clock tree iCLK has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=640.7M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=640.7M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=2	Sink=0	INVD20=1	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[4]/CP 43.7(ps)
Min trig. edge delay at sink(R): B1_reg[6]/CP 41.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 41.8~43.7(ps)          0~10(ps)            
Fall Phase Delay               : 44.5~46.5(ps)          0~10(ps)            
Trig. Edge Skew                : 1.9(ps)                160(ps)             
Rise Skew                      : 1.9(ps)                
Fall Skew                      : 2(ps)                  
Max. Rise Buffer Tran.         : 25.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 16.6(ps)               200(ps)             
Max. Rise Sink Tran.           : 26.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 18(ps)                 200(ps)             
Min. Rise Buffer Tran.         : 25.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 25.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 17.8(ps)               0(ps)               


Clock iCLK has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide ALT_MULTADD.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          3
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:00:04.5, real=0:00:05.0, mem=640.7M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly
Redoing specifyClockTree ...
Checking spec file integrity...
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=640.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
There are 4 nets with 1 extra space.
routingBox: (0 0) (246180 231600)
coreBox:    (40000 40000) (206180 191600)
There are 4 prerouted nets with extraSpace.
Number of multi-gpin terms=76, multi-gpins=152, moved blk term=0/0

Phase 1a route (0:00:00.0 642.3M):
Est net length = 1.765e+04um = 9.473e+03H + 8.175e+03V
Usage: (8.5%H 7.4%V) = (1.182e+04um 1.561e+04um) = (11583 8243)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 644.8M):
Usage: (8.5%H 7.4%V) = (1.180e+04um 1.561e+04um) = (11560 8243)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 644.8M):
Usage: (8.5%H 7.4%V) = (1.179e+04um 1.560e+04um) = (11553 8238)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 644.8M):
Usage: (8.5%H 7.4%V) = (1.179e+04um 1.560e+04um) = (11553 8238)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 645.3M):
Usage: (8.5%H 7.4%V) = (1.179e+04um 1.560e+04um) = (11553 8238)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.5%H 7.4%V) = (1.179e+04um 1.560e+04um) = (11553 8238)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	1	 0.02%
  5:	0	 0.00%	1	 0.02%
  6:	0	 0.00%	2	 0.03%
  7:	0	 0.00%	6	 0.09%
  8:	4	 0.06%	25	 0.38%
  9:	5	 0.08%	47	 0.72%
 10:	15	 0.23%	108	 1.66%
 11:	39	 0.60%	233	 3.58%
 12:	50	 0.77%	386	 5.93%
 13:	113	 1.74%	555	 8.53%
 14:	168	 2.58%	709	10.89%
 15:	233	 3.58%	872	13.39%
 16:	318	 4.88%	1713	26.31%
 17:	370	 5.68%	488	 7.50%
 18:	686	10.54%	0	 0.00%
 19:	578	 8.88%	4	 0.06%
 20:	3931	60.38%	1360	20.89%

Global route (cpu=0.0s real=0.0s 642.8M)
Phase 1l route (0:00:00.0 642.5M):
There are 4 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.6%H 7.5%V) = (1.195e+04um 1.593e+04um) = (11712 8415)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.02%
  4:	0	 0.00%	1	 0.02%
  5:	0	 0.00%	2	 0.03%
  6:	0	 0.00%	5	 0.08%
  7:	2	 0.03%	9	 0.14%
  8:	3	 0.05%	28	 0.43%
  9:	6	 0.09%	70	 1.08%
 10:	19	 0.29%	109	 1.67%
 11:	37	 0.57%	235	 3.61%
 12:	48	 0.74%	374	 5.75%
 13:	120	 1.84%	546	 8.39%
 14:	172	 2.64%	692	10.63%
 15:	234	 3.59%	875	13.44%
 16:	317	 4.87%	1711	26.28%
 17:	374	 5.75%	488	 7.50%
 18:	693	10.65%	0	 0.00%
 19:	574	 8.82%	4	 0.06%
 20:	3911	60.08%	1360	20.89%



*** Completed Phase 1 route (0:00:00.1 640.7M) ***


Total length: 1.877e+04um, number of vias: 8032
M1(H) length: 1.123e+00um, number of vias: 3936
M2(V) length: 7.479e+03um, number of vias: 3634
M3(H) length: 9.562e+03um, number of vias: 428
M4(V) length: 1.570e+03um, number of vias: 32
M5(H) length: 1.567e+02um, number of vias: 2
M6(V) length: 2.200e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 640.7M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=640.7M) ***
Peak Memory Usage was 650.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=640.7M) ***

Extraction called for design 'ALT_MULTADD' of instances=1014 and nets=1291 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design ALT_MULTADD.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 640.707M)
**WARN: (ENCCK-180):	CTS has ignored the 'RouteClkNet = YES' statement for the clock tree iCLK.

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=2	Sink=0	INVD20=1	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[4]/CP 39(ps)
Min trig. edge delay at sink(R): B1_reg[6]/CP 37.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 37.5~39(ps)            0~10(ps)            
Fall Phase Delay               : 40.6~42.2(ps)          0~10(ps)            
Trig. Edge Skew                : 1.5(ps)                160(ps)             
Rise Skew                      : 1.5(ps)                
Fall Skew                      : 1.6(ps)                
Max. Rise Buffer Tran.         : 25(ps)                 200(ps)             
Max. Fall Buffer Tran.         : 15.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 22.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 15.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 25(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 15.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 21.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 15.5(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=640.7M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Optimizing clock tree 'iCLK' ...

Calculating post-route downstream delay for clock tree 'iCLK' ...
*** Look For Reconvergent Clock Component ***
The clock tree iCLK has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=640.7M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=640.7M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=2	Sink=0	INVD20=1	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[4]/CP 39(ps)
Min trig. edge delay at sink(R): B1_reg[6]/CP 37.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 37.5~39(ps)            0~10(ps)            
Fall Phase Delay               : 40.6~42.2(ps)          0~10(ps)            
Trig. Edge Skew                : 1.5(ps)                160(ps)             
Rise Skew                      : 1.5(ps)                
Fall Skew                      : 1.6(ps)                
Max. Rise Buffer Tran.         : 25(ps)                 200(ps)             
Max. Fall Buffer Tran.         : 15.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 22.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 15.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 25(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 15.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 21.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 15.5(ps)               0(ps)               


Generating Clock Analysis Report ALT_MULTADD.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckECO (cpu=0:00:00.2, real=0:00:00.0, mem=640.7M) ***
**clockDesign ... cpu = 0:00:05, real = 0:00:05, mem = 640.7M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
Connected to co2046-04.ece.iastate.edu 51762 0
*** Finished dispatch of slaves (cpu=0:00:00.1) (real=0:00:02.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 669.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=669.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=669.5M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.098  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.861%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 670.2M **
*** Starting optimizing excluded clock nets MEM= 670.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 670.2M) ***
*** Starting optimizing excluded clock nets MEM= 670.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 670.2M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
** Density before transform = 70.861% **

*** starting 1-st resizing pass: 1200 instances 
*** starting 2-nd resizing pass: 1197 instances 
*** starting 3-rd resizing pass: 17 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 Upsize = 1 **
** Density Change = -0.012% **
** Density after transform = 70.873% **
*** Finish transform (0:00:00.2) ***
density before resizing = 70.873%
density after resizing = 70.873%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 =   35 % ( 7 / 20 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=670.2M  mem(used)=0.0M***
*** Starting trialRoute (mem=670.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
There are 4 nets with 1 extra space.
routingBox: (0 0) (246180 231600)
coreBox:    (40000 40000) (206180 191600)
There are 4 prerouted nets with extraSpace.
Number of multi-gpin terms=76, multi-gpins=152, moved blk term=0/0

Phase 1a route (0:00:00.0 671.8M):
Est net length = 1.765e+04um = 9.473e+03H + 8.175e+03V
Usage: (8.5%H 7.4%V) = (1.182e+04um 1.561e+04um) = (11583 8243)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 674.3M):
Usage: (8.5%H 7.4%V) = (1.180e+04um 1.561e+04um) = (11560 8243)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 674.3M):
Usage: (8.5%H 7.4%V) = (1.179e+04um 1.560e+04um) = (11553 8238)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 674.3M):
Usage: (8.5%H 7.4%V) = (1.179e+04um 1.560e+04um) = (11553 8238)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 675.0M):
Usage: (8.5%H 7.4%V) = (1.179e+04um 1.560e+04um) = (11553 8238)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.5%H 7.4%V) = (1.179e+04um 1.560e+04um) = (11553 8238)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	1	 0.02%
  5:	0	 0.00%	1	 0.02%
  6:	0	 0.00%	2	 0.03%
  7:	0	 0.00%	6	 0.09%
  8:	4	 0.06%	25	 0.38%
  9:	5	 0.08%	47	 0.72%
 10:	15	 0.23%	108	 1.66%
 11:	39	 0.60%	233	 3.58%
 12:	50	 0.77%	386	 5.93%
 13:	113	 1.74%	555	 8.53%
 14:	168	 2.58%	709	10.89%
 15:	233	 3.58%	872	13.39%
 16:	318	 4.88%	1713	26.31%
 17:	370	 5.68%	488	 7.50%
 18:	686	10.54%	0	 0.00%
 19:	578	 8.88%	4	 0.06%
 20:	3931	60.38%	1360	20.89%

Global route (cpu=0.0s real=0.0s 672.4M)
Phase 1l route (0:00:00.0 672.2M):
There are 4 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.6%H 7.5%V) = (1.195e+04um 1.593e+04um) = (11712 8415)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.02%
  4:	0	 0.00%	1	 0.02%
  5:	0	 0.00%	2	 0.03%
  6:	0	 0.00%	5	 0.08%
  7:	2	 0.03%	9	 0.14%
  8:	3	 0.05%	28	 0.43%
  9:	6	 0.09%	70	 1.08%
 10:	19	 0.29%	109	 1.67%
 11:	37	 0.57%	235	 3.61%
 12:	48	 0.74%	374	 5.75%
 13:	120	 1.84%	546	 8.39%
 14:	172	 2.64%	692	10.63%
 15:	234	 3.59%	875	13.44%
 16:	317	 4.87%	1711	26.28%
 17:	374	 5.75%	488	 7.50%
 18:	693	10.65%	0	 0.00%
 19:	574	 8.82%	4	 0.06%
 20:	3911	60.08%	1360	20.89%



*** Completed Phase 1 route (0:00:00.0 670.3M) ***


Total length: 1.877e+04um, number of vias: 8032
M1(H) length: 1.123e+00um, number of vias: 3936
M2(V) length: 7.479e+03um, number of vias: 3634
M3(H) length: 9.561e+03um, number of vias: 428
M4(V) length: 1.570e+03um, number of vias: 32
M5(H) length: 1.567e+02um, number of vias: 2
M6(V) length: 2.200e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 670.2M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=670.2M) ***
Peak Memory Usage was 680.6M 
*** Finished trialRoute (cpu=0:00:00.1 mem=670.2M) ***

Extraction called for design 'ALT_MULTADD' of instances=1014 and nets=1291 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design ALT_MULTADD.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 670.215M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 669.6M, InitMEM = 669.6M)
Start delay calculation (mem=669.637M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=669.961M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 670.0M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=670.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.101  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.873%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 670.2M **
Started binary server on port 39120

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=670.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.101  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.873%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 670.2M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 670.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.101  |  0.101  |  3.495  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   49    |   17    |   49    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.873%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 670.0M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=665.4M, init mem=665.4M)
*info: Placed = 962
*info: Unplaced = 0
Placement Density:70.87%(4235/5976)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=665.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (4) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=665.4M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Oct  9 16:23:32 2015
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Oct  9 16:23:32 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Oct  9 16:23:32 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         444         134        1599    62.79%
#  Metal 2        V         420         195        1599    31.14%
#  Metal 3        H         578           0        1599     0.00%
#  Metal 4        V         615           0        1599     0.00%
#  Metal 5        H         578           0        1599     0.00%
#  Metal 6        V         615           0        1599     0.00%
#  Metal 7        H         144           0        1599     0.00%
#  Metal 8        V         153           0        1599     0.00%
#  --------------------------------------------------------------
#  Total                   3547       6.86%  12792    11.74%
#
#  4 nets (0.31%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 18245 um.
#Total half perimeter of net bounding box = 16876 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 7026 um.
#Total wire length on LAYER M3 = 9241 um.
#Total wire length on LAYER M4 = 1762 um.
#Total wire length on LAYER M5 = 216 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6395
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 6392 (100.0%)
#Up-Via Summary (total 6395):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        3388 ( 99.9%)         3 (  0.1%)       3391
#  Metal 2        2691 (100.0%)         0 (  0.0%)       2691
#  Metal 3         286 (100.0%)         0 (  0.0%)        286
#  Metal 4          27 (100.0%)         0 (  0.0%)         27
#-----------------------------------------------------------
#                 6392 (100.0%)         3 (  0.0%)       6395 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 665.00 (Mb)
#Peak memory = 698.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 1
#7.8% of the total area is being checked for drcs
#7.8% of the total area was checked
#    number of violations = 1
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 675.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 675.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 18625 um.
#Total half perimeter of net bounding box = 16876 um.
#Total wire length on LAYER M1 = 252 um.
#Total wire length on LAYER M2 = 7326 um.
#Total wire length on LAYER M3 = 9479 um.
#Total wire length on LAYER M4 = 1454 um.
#Total wire length on LAYER M5 = 114 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 8108
#Total number of multi-cut vias = 5 (  0.1%)
#Total number of single cut vias = 8103 ( 99.9%)
#Up-Via Summary (total 8108):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        3891 ( 99.9%)         5 (  0.1%)       3896
#  Metal 2        3799 (100.0%)         0 (  0.0%)       3799
#  Metal 3         392 (100.0%)         0 (  0.0%)        392
#  Metal 4          21 (100.0%)         0 (  0.0%)         21
#-----------------------------------------------------------
#                 8103 ( 99.9%)         5 (  0.1%)       8108 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 675.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 18625 um.
#Total half perimeter of net bounding box = 16876 um.
#Total wire length on LAYER M1 = 252 um.
#Total wire length on LAYER M2 = 7326 um.
#Total wire length on LAYER M3 = 9479 um.
#Total wire length on LAYER M4 = 1454 um.
#Total wire length on LAYER M5 = 114 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 8108
#Total number of multi-cut vias = 5 (  0.1%)
#Total number of single cut vias = 8103 ( 99.9%)
#Up-Via Summary (total 8108):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        3891 ( 99.9%)         5 (  0.1%)       3896
#  Metal 2        3799 (100.0%)         0 (  0.0%)       3799
#  Metal 3         392 (100.0%)         0 (  0.0%)        392
#  Metal 4          21 (100.0%)         0 (  0.0%)         21
#-----------------------------------------------------------
#                 8103 ( 99.9%)         5 (  0.1%)       8108 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 4.00 (Mb)
#Total memory = 669.00 (Mb)
#Peak memory = 705.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -5.00 (Mb)
#Total memory = 660.00 (Mb)
#Peak memory = 705.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct  9 16:23:35 2015
#
<CMD> getOpCond -max
max: WCCOM
<CMD> getOpCond -max
max: WCCOM
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 669.1M **
#Created 847 library cell signatures
#Created 1291 NETS and 0 SPECIALNETS signatures
#Created 1015 instance signatures
Begin checking placement ... (start mem=670.1M, init mem=670.1M)
*info: Placed = 1011
*info: Unplaced = 0
Placement Density:70.87%(4235/5976)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=670.1M)
Setting latch borrow mode to budget during optimization.
setExtractRCMode -engine postRoute -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
Extraction called for design 'ALT_MULTADD' of instances=1014 and nets=1291 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design ALT_MULTADD.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./ALT_MULTADD_Z6XLeI_3867.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 660.6M)
Creating parasitic data file './ALT_MULTADD_Z6XLeI_3867.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0186% (CPU Time= 0:00:00.0  MEM= 664.6M)
Extracted 20.0229% (CPU Time= 0:00:00.0  MEM= 664.6M)
Extracted 30.0272% (CPU Time= 0:00:00.0  MEM= 664.6M)
Extracted 40.0172% (CPU Time= 0:00:00.0  MEM= 664.6M)
Extracted 50.0215% (CPU Time= 0:00:00.0  MEM= 664.6M)
Extracted 60.0258% (CPU Time= 0:00:00.0  MEM= 664.6M)
Extracted 70.0157% (CPU Time= 0:00:00.0  MEM= 664.6M)
Extracted 80.02% (CPU Time= 0:00:00.0  MEM= 664.6M)
Extracted 90.0243% (CPU Time= 0:00:00.0  MEM= 664.6M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 664.6M)
Nr. Extracted Resistors     : 15095
Nr. Extracted Ground Cap.   : 16380
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './ALT_MULTADD_Z6XLeI_3867.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 660.617M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 669.1M, InitMEM = 669.1M)
Start delay calculation (mem=669.137M)...
delayCal using detail RC...
Opening parasitic data file './ALT_MULTADD_Z6XLeI_3867.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 674.2M)
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=674.500M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 674.5M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.100  |
|           TNS (ns):| -0.100  |
|    Violating Paths:|    1    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.873%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 674.5M **
*** Timing NOT met, worst failing slack is -0.100
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -0.100
*** Check timing (0:00:00.0)
Info: 4 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=674.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 70.873%
total 1283 net, 0 ipo_ignored
total 3933 term, 0 ipo_ignored
total 965 comb inst, 3 fixed, 3 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)


Estimated WNS = -0.100ns, TNS = -0.100ns (cpu=0:00:00.0 mem=674.5M)

Iter 0 ...

Collected 198 nets for fixing
Evaluate 429(218) resize, Select 123 cand. (cpu=0:00:01.5 mem=674.5M)

Commit 5 cand, 5 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.0 mem=674.5M)

Calc. DC (cpu=0:00:02.0 mem=674.5M) ***

Estimated WNS = 0.005ns, TNS = 0.000ns (cpu=0:00:02.0 mem=674.5M)

Calc. DC (cpu=0:00:02.0 mem=674.5M) ***
*summary:      5 instances changed cell type
density after = 71.048%

*** Finish Post Route Setup Fixing (cpu=0:00:02.0 mem=674.5M) ***

Info: 4 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=674.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 71.048%
total 1283 net, 0 ipo_ignored
total 3933 term, 0 ipo_ignored
total 965 comb inst, 3 fixed, 3 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFFD1) :
  BUFFD0 CKBD0(s) BUFFD1 GBUFFD1(st) CKBD1
  GBUFFD2(st) CKBD2 BUFFD2 CKBD3 GBUFFD3(st)
  BUFFD3 BUFFD4 CKBD4 GBUFFD4(st) BUFFD6
  CKBD6 GBUFFD8(st) CKBD8 BUFFD8 BUFFD12
  CKBD12 CKBD16 BUFFD16 CKBD20(st) BUFFD20(st)
  CKBD24(st) BUFFD24(st)

DELAY FOOTPRINT (DEL0) :
  DEL4 DEL1 DEL3 DEL2 DEL0
  DEL02 DEL015 DEL005 DEL01


Estimated WNS = 0.005ns, TNS = 0.000ns (cpu=0:00:00.0 mem=674.5M)
*summary:      0 instances changed cell type
density after = 71.048%

*** Finish Post Route Setup Fixing (cpu=0:00:00.1 mem=674.5M) ***

*** Timing Is met
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 10 insts, mean move: 0.52 um, max move: 1.40 um
	max move on inst (csa_tree_mul_25_40_groupi/g8859): (35.60, 48.40) --> (37.00, 48.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 10 insts, mean move: 0.52 um, max move: 1.40 um
	max move on inst (csa_tree_mul_25_40_groupi/g8859): (35.60, 48.40) --> (37.00, 48.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.40 um
  inst (csa_tree_mul_25_40_groupi/g8859) with max move: (35.6, 48.4) -> (37, 48.4)
  mean    (X+Y) =         0.52 um
Total instances moved : 10
*** cpu=0:00:00.0   mem=674.5M  mem(used)=0.0M***
Total net length = 1.634e+04 (8.712e+03 7.625e+03) (ext = 1.205e+03)
default core: bins with density >  0.75 =   35 % ( 7 / 20 )

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=674.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.005  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.048%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 674.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
Active setup views: default_view_setup 
Active hold views: default_view_hold 
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Fri Oct  9 16:24:00 2015
#
Closing parasitic data file './ALT_MULTADD_Z6XLeI_3867.rcdb.d'. 1287 times net's RC data read were performed.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 10
#  Number of instances deleted (including moved) = 10
#  Number of instances resized = 2
#  Total number of placement changes (moved instances are counted twice) = 22
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (34.765 49.025) on M1 for NET B0[1]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B1 at (30.400 75.790) on M1 for NET B1[0]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN I1 at (31.350 75.705) on M1 for NET B1[1]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Q at (29.255 75.895) on M1 for NET B1[5]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CI at (43.290 59.100) on M1 for NET csa_tree_add_22_19/n_191. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CO at (42.310 59.015) on M1 for NET csa_tree_add_22_19/n_229. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN S at (42.780 59.035) on M1 for NET csa_tree_add_22_19/n_231. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (45.535 58.900) on M1 for NET csa_tree_add_22_19/n_62. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (47.090 58.900) on M1 for NET csa_tree_add_22_19/n_67. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (29.755 75.900) on M1 for NET csa_tree_add_25_30_groupi/n_115. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (30.445 75.885) on M1 for NET csa_tree_add_25_30_groupi/n_13. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (21.600 81.895) on M1 for NET csa_tree_add_25_30_groupi/n_292. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (21.200 75.700) on M1 for NET csa_tree_add_25_30_groupi/n_294. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CI at (24.900 81.890) on M1 for NET csa_tree_add_25_30_groupi/n_343. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CI at (24.605 75.590) on M1 for NET csa_tree_add_25_30_groupi/n_345. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CO at (25.860 81.715) on M1 for NET csa_tree_add_25_30_groupi/n_345. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CO at (25.485 75.895) on M1 for NET csa_tree_add_25_30_groupi/n_347. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN I0 at (32.275 75.900) on M1 for NET csa_tree_add_25_30_groupi/n_5. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A1 at (30.795 76.000) on M1 for NET csa_tree_add_25_30_groupi/n_83. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN ZN at (31.850 75.880) on M1 for NET csa_tree_add_25_30_groupi/n_83. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#43 routed nets are extracted.
#    38 (2.94%) extracted nets are partially routed.
#1244 routed nets are imported.
#4 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 1291.
#Number of eco nets is 38
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Oct  9 16:24:00 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Oct  9 16:24:00 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         444         134        1599    62.79%
#  Metal 2        V         420         195        1599    31.14%
#  Metal 3        H         578           0        1599     0.00%
#  Metal 4        V         615           0        1599     0.00%
#  Metal 5        H         578           0        1599     0.00%
#  Metal 6        V         615           0        1599     0.00%
#  Metal 7        H         144           0        1599     0.00%
#  Metal 8        V         153           0        1599     0.00%
#  --------------------------------------------------------------
#  Total                   3547       6.86%  12792    11.74%
#
#  4 nets (0.31%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 681.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 681.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      4(0.36%)      3(0.27%)   (0.64%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      4(0.03%)      3(0.03%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 18626 um.
#Total half perimeter of net bounding box = 16876 um.
#Total wire length on LAYER M1 = 252 um.
#Total wire length on LAYER M2 = 7324 um.
#Total wire length on LAYER M3 = 9482 um.
#Total wire length on LAYER M4 = 1454 um.
#Total wire length on LAYER M5 = 114 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 8103
#Total number of multi-cut vias = 5 (  0.1%)
#Total number of single cut vias = 8098 ( 99.9%)
#Up-Via Summary (total 8103):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        3889 ( 99.9%)         5 (  0.1%)       3894
#  Metal 2        3796 (100.0%)         0 (  0.0%)       3796
#  Metal 3         392 (100.0%)         0 (  0.0%)        392
#  Metal 4          21 (100.0%)         0 (  0.0%)         21
#-----------------------------------------------------------
#                 8098 ( 99.9%)         5 (  0.1%)       8103 
#
#Max overcon = 2 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.00 (Mb)
#Total memory = 681.00 (Mb)
#Peak memory = 714.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 9.5% required routing.
#    number of violations = 4
#6.6% of the total area is being checked for drcs
#6.6% of the total area was checked
#    number of violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 18621 um.
#Total half perimeter of net bounding box = 16876 um.
#Total wire length on LAYER M1 = 251 um.
#Total wire length on LAYER M2 = 7329 um.
#Total wire length on LAYER M3 = 9474 um.
#Total wire length on LAYER M4 = 1453 um.
#Total wire length on LAYER M5 = 114 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 8111
#Total number of multi-cut vias = 7 (  0.1%)
#Total number of single cut vias = 8104 ( 99.9%)
#Up-Via Summary (total 8111):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        3889 ( 99.8%)         7 (  0.2%)       3896
#  Metal 2        3798 (100.0%)         0 (  0.0%)       3798
#  Metal 3         396 (100.0%)         0 (  0.0%)        396
#  Metal 4          21 (100.0%)         0 (  0.0%)         21
#-----------------------------------------------------------
#                 8104 ( 99.9%)         7 (  0.1%)       8111 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 699.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 18621 um.
#Total half perimeter of net bounding box = 16876 um.
#Total wire length on LAYER M1 = 251 um.
#Total wire length on LAYER M2 = 7329 um.
#Total wire length on LAYER M3 = 9474 um.
#Total wire length on LAYER M4 = 1453 um.
#Total wire length on LAYER M5 = 114 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 8111
#Total number of multi-cut vias = 7 (  0.1%)
#Total number of single cut vias = 8104 ( 99.9%)
#Up-Via Summary (total 8111):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        3889 ( 99.8%)         7 (  0.2%)       3896
#  Metal 2        3798 (100.0%)         0 (  0.0%)       3798
#  Metal 3         396 (100.0%)         0 (  0.0%)        396
#  Metal 4          21 (100.0%)         0 (  0.0%)         21
#-----------------------------------------------------------
#                 8104 ( 99.9%)         7 (  0.1%)       8111 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.00 (Mb)
#Total memory = 693.00 (Mb)
#Peak memory = 714.00 (Mb)
#Updating routing design signature
#Created 847 library cell signatures
#Created 1291 NETS and 0 SPECIALNETS signatures
#Created 1015 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.00 (Mb)
#Total memory = 683.00 (Mb)
#Peak memory = 714.00 (Mb)
#Number of warnings = 25
#Total number of warnings = 33
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct  9 16:24:00 2015
#
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 683.6M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'ALT_MULTADD' of instances=1014 and nets=1291 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design ALT_MULTADD.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./ALT_MULTADD_Z6XLeI_3867.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 683.6M)
Creating parasitic data file './ALT_MULTADD_Z6XLeI_3867.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0157% (CPU Time= 0:00:00.0  MEM= 687.7M)
Extracted 20.0171% (CPU Time= 0:00:00.0  MEM= 687.7M)
Extracted 30.0186% (CPU Time= 0:00:00.0  MEM= 687.7M)
Extracted 40.02% (CPU Time= 0:00:00.0  MEM= 687.7M)
Extracted 50.0214% (CPU Time= 0:00:00.0  MEM= 687.7M)
Extracted 60.0229% (CPU Time= 0:00:00.0  MEM= 687.7M)
Extracted 70.0243% (CPU Time= 0:00:00.0  MEM= 687.7M)
Extracted 80.0257% (CPU Time= 0:00:00.0  MEM= 687.7M)
Extracted 90.0271% (CPU Time= 0:00:00.0  MEM= 687.7M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 687.7M)
Nr. Extracted Resistors     : 15110
Nr. Extracted Ground Cap.   : 16395
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './ALT_MULTADD_Z6XLeI_3867.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 682.633M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 691.2M, InitMEM = 691.2M)
Start delay calculation (mem=691.152M)...
delayCal using detail RC...
Opening parasitic data file './ALT_MULTADD_Z6XLeI_3867.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 696.2M)
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=696.516M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 696.5M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 696.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  3.386  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   49    |   17    |   49    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.048%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 696.5M **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 696.5M **
#Created 847 library cell signatures
#Created 1291 NETS and 0 SPECIALNETS signatures
#Created 1015 instance signatures
Begin checking placement ... (start mem=707.5M, init mem=707.5M)
*info: Placed = 1011
*info: Unplaced = 0
Placement Density:71.05%(4246/5976)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=707.5M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Deleting the dont_use list
Extraction called for design 'ALT_MULTADD' of instances=1014 and nets=1291 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design ALT_MULTADD.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./ALT_MULTADD_Z6XLeI_3867.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 705.5M)
Closing parasitic data file './ALT_MULTADD_Z6XLeI_3867.rcdb.d'. 1287 times net's RC data read were performed.
Creating parasitic data file './ALT_MULTADD_Z6XLeI_3867.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0157% (CPU Time= 0:00:00.0  MEM= 706.5M)
Extracted 20.0171% (CPU Time= 0:00:00.0  MEM= 706.5M)
Extracted 30.0186% (CPU Time= 0:00:00.0  MEM= 706.5M)
Extracted 40.02% (CPU Time= 0:00:00.0  MEM= 706.5M)
Extracted 50.0214% (CPU Time= 0:00:00.0  MEM= 706.5M)
Extracted 60.0229% (CPU Time= 0:00:00.0  MEM= 706.5M)
Extracted 70.0243% (CPU Time= 0:00:00.0  MEM= 706.5M)
Extracted 80.0257% (CPU Time= 0:00:00.0  MEM= 706.5M)
Extracted 90.0271% (CPU Time= 0:00:00.0  MEM= 706.5M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 706.5M)
Nr. Extracted Resistors     : 15110
Nr. Extracted Ground Cap.   : 16395
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './ALT_MULTADD_Z6XLeI_3867.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 701.480M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (ENCOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:            BUFFD0         -   tcbn65gpluswc
*info:             CKBD0         -   tcbn65gpluswc
*info:            BUFFD1         -   tcbn65gpluswc
*info:           GBUFFD1  dont_use   tcbn65gpluswc
*info:             CKBD1         -   tcbn65gpluswc
*info:           GBUFFD2  dont_use   tcbn65gpluswc
*info:             CKBD2         -   tcbn65gpluswc
*info:            BUFFD2         -   tcbn65gpluswc
*info:             CKBD3         -   tcbn65gpluswc
*info:           GBUFFD3  dont_use   tcbn65gpluswc
*info:            BUFFD3         -   tcbn65gpluswc
*info:            BUFFD4         -   tcbn65gpluswc
*info:             CKBD4         -   tcbn65gpluswc
*info:           GBUFFD4  dont_use   tcbn65gpluswc
*info:            BUFFD6         -   tcbn65gpluswc
*info:             CKBD6         -   tcbn65gpluswc
*info:           GBUFFD8  dont_use   tcbn65gpluswc
*info:             CKBD8         -   tcbn65gpluswc
*info:            BUFFD8         -   tcbn65gpluswc
*info:           BUFFD12         -   tcbn65gpluswc
*info:            CKBD12         -   tcbn65gpluswc
*info:            CKBD16         -   tcbn65gpluswc
*info:           BUFFD16         -   tcbn65gpluswc
*info:            CKBD20  dont_use   tcbn65gpluswc
*info:           BUFFD20  dont_use   tcbn65gpluswc
*info:            CKBD24  dont_use   tcbn65gpluswc
*info:           BUFFD24  dont_use   tcbn65gpluswc
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private
Opening parasitic data file './ALT_MULTADD_Z6XLeI_3867.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 697.7M)
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:01:19, mem=697.7M)
Setting analysis mode to hold ...
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 706.2M, InitMEM = 706.2M)
Start delay calculation (mem=706.195M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=706.520M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 706.5M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:01:19, mem=706.8M)
*** Hold timing met, No need to fix hold violation 
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 706.2M, InitMEM = 706.2M)
Start delay calculation (mem=706.195M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=706.520M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 706.5M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 706.5M **
Active setup views: default_view_setup 
Active hold views: default_view_hold 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 706.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  3.386  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   49    |   17    |   49    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.282  |  0.445  |  0.282  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   17    |   17    |   17    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.048%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:01.0, TOTCPU=0:00:00.4, TOTREAL=0:00:01.0, MEM=699.7M
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 697.7M **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
child process exited abnormally
<CMD> saveNetlist -excludeLeafCell design_pr.v
Writing Netlist "design_pr.v" ...
<CMD> saveNetlist -excludeLeafCell design_pr.v
Writing Netlist "design_pr.v" ...
<CMD> rcOut -spef design.spef
Opening parasitic data file './ALT_MULTADD_Z6XLeI_3867.rcdb.d/header.da' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC-typical 
Printing D_NET...
Detail RC Out Completed (CPU Time= 0:00:00.0  MEM= 705.8M)
Closing parasitic data file './ALT_MULTADD_Z6XLeI_3867.rcdb.d'. 1287 times net's RC data read were performed.
<CMD> uiSetTool ruler
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix ALT_MULTADD_preCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=698.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 4 nets with 1 extra space.
routingBox: (0 0) (246180 231600)
coreBox:    (40000 40000) (206180 191600)
Number of multi-gpin terms=78, multi-gpins=157, moved blk term=0/0

Phase 1a route (0:00:00.0 699.4M):
Est net length = 1.812e+04um = 9.704e+03H + 8.413e+03V
Usage: (8.2%H 7.2%V) = (1.145e+04um 1.532e+04um) = (11215 8093)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 701.9M):
Usage: (8.2%H 7.2%V) = (1.143e+04um 1.532e+04um) = (11191 8093)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 701.9M):
Usage: (8.2%H 7.2%V) = (1.142e+04um 1.531e+04um) = (11182 8088)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 701.9M):
Usage: (8.2%H 7.2%V) = (1.142e+04um 1.531e+04um) = (11182 8088)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 702.6M):
Usage: (8.2%H 7.2%V) = (1.142e+04um 1.531e+04um) = (11182 8088)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.2%H 7.2%V) = (1.142e+04um 1.531e+04um) = (11182 8088)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	1	 0.02%
  6:	0	 0.00%	4	 0.06%
  7:	0	 0.00%	7	 0.11%
  8:	4	 0.06%	17	 0.26%
  9:	5	 0.08%	51	 0.78%
 10:	14	 0.22%	113	 1.74%
 11:	27	 0.41%	217	 3.33%
 12:	49	 0.75%	380	 5.84%
 13:	84	 1.29%	547	 8.40%
 14:	155	 2.38%	691	10.61%
 15:	205	 3.15%	887	13.63%
 16:	326	 5.01%	1737	26.68%
 17:	389	 5.98%	494	 7.59%
 18:	720	11.06%	0	 0.00%
 19:	606	 9.31%	0	 0.00%
 20:	3926	60.31%	1364	20.95%

Global route (cpu=0.0s real=0.0s 700.1M)
Phase 1l route (0:00:00.0 700.1M):


*** After '-updateRemainTrks' operation: 

Usage: (8.3%H 7.5%V) = (1.163e+04um 1.579e+04um) = (11391 8338)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	1	 0.02%
  5:	0	 0.00%	4	 0.06%
  6:	0	 0.00%	6	 0.09%
  7:	2	 0.03%	20	 0.31%
  8:	3	 0.05%	27	 0.41%
  9:	6	 0.09%	62	 0.95%
 10:	17	 0.26%	115	 1.77%
 11:	29	 0.45%	224	 3.44%
 12:	43	 0.66%	360	 5.53%
 13:	91	 1.40%	543	 8.34%
 14:	159	 2.44%	668	10.26%
 15:	215	 3.30%	888	13.64%
 16:	322	 4.95%	1734	26.64%
 17:	397	 6.10%	494	 7.59%
 18:	727	11.17%	0	 0.00%
 19:	598	 9.19%	0	 0.00%
 20:	3901	59.92%	1364	20.95%



*** Completed Phase 1 route (0:00:00.0 698.8M) ***


Total length: 1.872e+04um, number of vias: 8051
M1(H) length: 9.225e-01um, number of vias: 3937
M2(V) length: 7.417e+03um, number of vias: 3637
M3(H) length: 9.525e+03um, number of vias: 443
M4(V) length: 1.612e+03um, number of vias: 32
M5(H) length: 1.601e+02um, number of vias: 2
M6(V) length: 2.200e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 698.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=698.8M) ***
Peak Memory Usage was 708.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=698.8M) ***

Extraction called for design 'ALT_MULTADD' of instances=1014 and nets=1291 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design ALT_MULTADD.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 698.781M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.130  |  0.130  |  3.454  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   49    |   17    |   49    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.048%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.3 sec
Total Real time: 0.0 sec
Total Memory Usage: 707.625 Mbytes
<CMD> saveDesign ALT_MULTADD.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory ALT_MULTADD.enc.dat exists, rename it to ALT_MULTADD.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "ALT_MULTADD.enc.dat/ALT_MULTADD.v.gz" ...
Saving clock tree spec file 'ALT_MULTADD.enc.dat/ALT_MULTADD.ctstch' ...
Saving configuration ...
Saving preference file ALT_MULTADD.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=710.6M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=710.6M) ***
Writing DEF file 'ALT_MULTADD.enc.dat/ALT_MULTADD.def.gz', current time is Fri Oct  9 16:30:59 2015 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'ALT_MULTADD.enc.dat/ALT_MULTADD.def.gz' is written, current time is Fri Oct  9 16:30:59 2015 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***

*** Memory Usage v#8 (Current mem = 711.625M, initial mem = 59.188M) ***
--- Ending "Encounter" (totcpu=0:01:48, real=0:19:50, mem=711.6M) ---
