5 12 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd slist4.vcd -o slist4.cdd -v slist4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" slist4.v 1 26 1
2 1 0 0 1 1 1008 0 0 1 1 b
2 2 0 0 1 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 0 0 2 1 100c 0 0 1 1 reset
2 4 0 0 2 29 1008 3 0 1 18 0 1 0 0 0 0
2 5 0 0 3 2b 1008 2 4 1 18 0 1 0 0 0 0
2 6 5 70008 7 45 100a 5 0 1 18 0 1 0 0 0 0
2 7 6 a000e 2 1 100c 0 0 1 1 reset
2 8 6 60006 1 1 1008 0 0 1 1 b
2 9 6 6000e 3 9 1308 7 8 1 18 0 1 1 1 0 0
2 10 6 20002 0 1 1410 0 0 1 1 a
2 11 6 2000e 3 37 a 9 10
2 12 0 0 1 1 1008 0 0 1 1 a
2 13 0 0 1 29 1008 12 0 1 18 0 1 0 0 0 0
2 14 8 70008 3 45 100a 13 0 1 18 0 1 0 0 0 0
2 15 9 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 1070005 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 3 1070008 1 0 0 0 1 17 0 1 0 1 0 0
1 reset 3 3 7000b 1 0 0 0 1 17 0 1 0 0 1 0
4 11 6 6 6
4 6 1 11 0
4 15 6 14 0
4 14 1 15 0
3 1 main.$u0 "main.$u0" slist4.v 0 12 1
2 16 10 7000a 1 0 21004 0 0 1 16 0 0
2 17 10 30003 0 1 1410 0 0 1 1 b
2 18 10 3000a 1 37 16 16 17
2 19 11 70007 1 1 1008 0 0 1 1 a
2 20 11 30003 0 1 1410 0 0 1 1 b
2 21 11 30007 1 37 1a 19 20
4 21 0 0 0
4 18 11 21 21
3 1 main.$u1 "main.$u1" slist4.v 0 24 1
