[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3677111 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 3677111 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 3677111 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12689157 heartbeat IPC: 1.11 cumulative IPC: 1.11 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22654656 heartbeat IPC: 1.003 cumulative IPC: 1.054 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33684850 heartbeat IPC: 0.9066 cumulative IPC: 0.9997 (Simulation time: 00 hr 03 min 15 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 38889129 cumulative IPC: 1.029 (Simulation time: 00 hr 04 min 07 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 38889129 cumulative IPC: 1.029 (Simulation time: 00 hr 04 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.029 instructions: 40000001 cycles: 38889129
CPU 0 Branch Prediction Accuracy: 96.27% MPKI: 10.42 Average ROB Occupancy at Mispredict: 36.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.881
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457639 HIT:     419915 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457639 HIT:     419915 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 307.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685196 HIT:     467946 MISS:     217250 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359595 HIT:     292121 MISS:      67474 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96859 HIT:       6450 MISS:      90409 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142905 HIT:     142573 MISS:        332 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85837 HIT:      26802 MISS:      59035 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6805457 HIT:    6720487 MISS:      84970 MSHR_MERGE:      27855
cpu0->cpu0_L1I LOAD         ACCESS:    6805457 HIT:    6720487 MISS:      84970 MSHR_MERGE:      27855
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.44 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13117785 HIT:   12104309 MISS:    1013476 MSHR_MERGE:     528292
cpu0->cpu0_L1D LOAD         ACCESS:    8032425 HIT:    7503136 MISS:     529289 MSHR_MERGE:     226805
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991695 HIT:    4594906 MISS:     396789 MSHR_MERGE:     299926
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93665 HIT:       6267 MISS:      87398 MSHR_MERGE:       1561
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5814723 HIT:    5702649 MISS:     112074 MSHR_MERGE:      50901
cpu0->cpu0_ITLB LOAD         ACCESS:    5814723 HIT:    5702649 MISS:     112074 MSHR_MERGE:      50901
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.452 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12416565 HIT:   11698382 MISS:     718183 MSHR_MERGE:     321717
cpu0->cpu0_DTLB LOAD         ACCESS:   12416565 HIT:   11698382 MISS:     718183 MSHR_MERGE:     321717
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.96 cycles
cpu0->LLC TOTAL        ACCESS:     334899 HIT:     194140 MISS:     140759 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67474 HIT:      36528 MISS:      30946 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90409 HIT:      10861 MISS:      79548 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117981 HIT:     117901 MISS:         80 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59035 HIT:      28850 MISS:      30185 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1341
  ROW_BUFFER_MISS:     139331
  AVG DBUS CONGESTED CYCLE: 11.42
Channel 0 WQ ROW_BUFFER_HIT:      10870
  ROW_BUFFER_MISS:      73972
  FULL:          0
Channel 0 REFRESHES ISSUED:       3241
