{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1395843783647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395843783649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 19:53:03 2014 " "Processing started: Wed Mar 26 19:53:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395843783649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1395843783649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Navigation -c Navigation " "Command: quartus_map --read_settings_files=on --write_settings_files=off Navigation -c Navigation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1395843783651 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1395843783994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stepper-main " "Found design unit 1: Stepper-main" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395843784819 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stepper " "Found entity 1: Stepper" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395843784819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395843784819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Navigation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Navigation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Navigation-main " "Found design unit 1: Navigation-main" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395843784821 ""} { "Info" "ISGN_ENTITY_NAME" "1 Navigation " "Found entity 1: Navigation" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395843784821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395843784821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Navigation " "Elaborating entity \"Navigation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1395843784944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy Navigation.vhd(34) " "Verilog HDL or VHDL warning at Navigation.vhd(34): object \"busy\" assigned a value but never read" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1395843784950 "|Navigation"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "distance_l Navigation.vhd(35) " "VHDL Signal Declaration warning at Navigation.vhd(35): used implicit default value for signal \"distance_l\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1395843784950 "|Navigation"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "distance_r Navigation.vhd(35) " "VHDL Signal Declaration warning at Navigation.vhd(35): used implicit default value for signal \"distance_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1395843784950 "|Navigation"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fwd_l Navigation.vhd(37) " "VHDL Signal Declaration warning at Navigation.vhd(37): used implicit default value for signal \"fwd_l\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1395843784950 "|Navigation"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fwd_r Navigation.vhd(37) " "VHDL Signal Declaration warning at Navigation.vhd(37): used implicit default value for signal \"fwd_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1395843784950 "|Navigation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST Navigation.vhd(66) " "VHDL Process Statement warning at Navigation.vhd(66): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784953 "|Navigation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avg_l Navigation.vhd(68) " "VHDL Process Statement warning at Navigation.vhd(68): signal \"avg_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784953 "|Navigation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avg_r Navigation.vhd(68) " "VHDL Process Statement warning at Navigation.vhd(68): signal \"avg_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784953 "|Navigation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TSOP Navigation.vhd(68) " "VHDL Process Statement warning at Navigation.vhd(68): signal \"TSOP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784953 "|Navigation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avg_l Navigation.vhd(71) " "VHDL Process Statement warning at Navigation.vhd(71): signal \"avg_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784953 "|Navigation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rot_l Navigation.vhd(73) " "VHDL Process Statement warning at Navigation.vhd(73): signal \"rot_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784954 "|Navigation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rot_l Navigation.vhd(78) " "VHDL Process Statement warning at Navigation.vhd(78): signal \"rot_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784954 "|Navigation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rot_l Navigation.vhd(80) " "VHDL Process Statement warning at Navigation.vhd(80): signal \"rot_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784954 "|Navigation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rot_l Navigation.vhd(83) " "VHDL Process Statement warning at Navigation.vhd(83): signal \"rot_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784954 "|Navigation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avg_r Navigation.vhd(90) " "VHDL Process Statement warning at Navigation.vhd(90): signal \"avg_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784954 "|Navigation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rot_r Navigation.vhd(92) " "VHDL Process Statement warning at Navigation.vhd(92): signal \"rot_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784954 "|Navigation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rot_r Navigation.vhd(97) " "VHDL Process Statement warning at Navigation.vhd(97): signal \"rot_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784955 "|Navigation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rot_r Navigation.vhd(99) " "VHDL Process Statement warning at Navigation.vhd(99): signal \"rot_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784955 "|Navigation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rot_r Navigation.vhd(102) " "VHDL Process Statement warning at Navigation.vhd(102): signal \"rot_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784955 "|Navigation"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "run Navigation.vhd(63) " "VHDL Process Statement warning at Navigation.vhd(63): inferring latch(es) for signal or variable \"run\", which holds its previous value in one or more paths through the process" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1395843784955 "|Navigation"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag Navigation.vhd(63) " "VHDL Process Statement warning at Navigation.vhd(63): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1395843784955 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "run Navigation.vhd(63) " "Inferred latch for \"run\" at Navigation.vhd(63)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395843784957 "|Navigation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stepper Stepper:Stepper_L " "Elaborating entity \"Stepper\" for hierarchy \"Stepper:Stepper_L\"" {  } { { "Navigation.vhd" "Stepper_L" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395843784981 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISTANCE Stepper.vhd(98) " "VHDL Process Statement warning at Stepper.vhd(98): signal \"DISTANCE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395843784985 "|Navigation|Stepper:Stepper_L"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "req_steps Stepper.vhd(94) " "VHDL Process Statement warning at Stepper.vhd(94): inferring latch(es) for signal or variable \"req_steps\", which holds its previous value in one or more paths through the process" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1395843784985 "|Navigation|Stepper:Stepper_L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[0\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[0\]\" at Stepper.vhd(94)" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395843784985 "|Navigation|Stepper:Stepper_L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[1\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[1\]\" at Stepper.vhd(94)" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395843784985 "|Navigation|Stepper:Stepper_L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[2\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[2\]\" at Stepper.vhd(94)" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395843784985 "|Navigation|Stepper:Stepper_L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[3\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[3\]\" at Stepper.vhd(94)" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395843784985 "|Navigation|Stepper:Stepper_L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[4\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[4\]\" at Stepper.vhd(94)" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395843784985 "|Navigation|Stepper:Stepper_L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[5\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[5\]\" at Stepper.vhd(94)" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395843784985 "|Navigation|Stepper:Stepper_L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[6\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[6\]\" at Stepper.vhd(94)" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395843784985 "|Navigation|Stepper:Stepper_L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_steps\[7\] Stepper.vhd(94) " "Inferred latch for \"req_steps\[7\]\" at Stepper.vhd(94)" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395843784985 "|Navigation|Stepper:Stepper_L"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Stepper:Stepper_R\|req_steps\[5\] " "LATCH primitive \"Stepper:Stepper_R\|req_steps\[5\]\" is permanently disabled" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1395843785059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Stepper:Stepper_R\|req_steps\[6\] " "LATCH primitive \"Stepper:Stepper_R\|req_steps\[6\]\" is permanently disabled" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1395843785059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Stepper:Stepper_R\|req_steps\[7\] " "LATCH primitive \"Stepper:Stepper_R\|req_steps\[7\]\" is permanently disabled" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1395843785060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Stepper:Stepper_L\|req_steps\[5\] " "LATCH primitive \"Stepper:Stepper_L\|req_steps\[5\]\" is permanently disabled" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1395843785062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Stepper:Stepper_L\|req_steps\[6\] " "LATCH primitive \"Stepper:Stepper_L\|req_steps\[6\]\" is permanently disabled" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1395843785063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Stepper:Stepper_L\|req_steps\[7\] " "LATCH primitive \"Stepper:Stepper_L\|req_steps\[7\]\" is permanently disabled" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 94 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1395843785063 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CH1_L GND " "Pin \"CH1_L\" is stuck at GND" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1395843785391 "|Navigation|CH1_L"} { "Warning" "WMLS_MLS_STUCK_PIN" "CH2_L GND " "Pin \"CH2_L\" is stuck at GND" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1395843785391 "|Navigation|CH2_L"} { "Warning" "WMLS_MLS_STUCK_PIN" "CH3_L GND " "Pin \"CH3_L\" is stuck at GND" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1395843785391 "|Navigation|CH3_L"} { "Warning" "WMLS_MLS_STUCK_PIN" "CH4_L GND " "Pin \"CH4_L\" is stuck at GND" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1395843785391 "|Navigation|CH4_L"} { "Warning" "WMLS_MLS_STUCK_PIN" "CH1_R GND " "Pin \"CH1_R\" is stuck at GND" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1395843785391 "|Navigation|CH1_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "CH2_R GND " "Pin \"CH2_R\" is stuck at GND" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1395843785391 "|Navigation|CH2_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "CH3_R GND " "Pin \"CH3_R\" is stuck at GND" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1395843785391 "|Navigation|CH3_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "CH4_R GND " "Pin \"CH4_R\" is stuck at GND" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1395843785391 "|Navigation|CH4_R"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1395843785391 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "66 " "66 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1395843785402 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "39 " "Design contains 39 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L1\[0\] " "No output dependent on input pin \"ADC_L1\[0\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L1\[1\] " "No output dependent on input pin \"ADC_L1\[1\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L1\[2\] " "No output dependent on input pin \"ADC_L1\[2\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L1\[3\] " "No output dependent on input pin \"ADC_L1\[3\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L1\[4\] " "No output dependent on input pin \"ADC_L1\[4\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L1\[5\] " "No output dependent on input pin \"ADC_L1\[5\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L1\[6\] " "No output dependent on input pin \"ADC_L1\[6\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L1\[7\] " "No output dependent on input pin \"ADC_L1\[7\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L2\[0\] " "No output dependent on input pin \"ADC_L2\[0\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L2\[1\] " "No output dependent on input pin \"ADC_L2\[1\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L2\[2\] " "No output dependent on input pin \"ADC_L2\[2\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L2\[3\] " "No output dependent on input pin \"ADC_L2\[3\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L2\[4\] " "No output dependent on input pin \"ADC_L2\[4\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L2\[5\] " "No output dependent on input pin \"ADC_L2\[5\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L2\[6\] " "No output dependent on input pin \"ADC_L2\[6\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_L2\[7\] " "No output dependent on input pin \"ADC_L2\[7\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_L2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R1\[0\] " "No output dependent on input pin \"ADC_R1\[0\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R1\[1\] " "No output dependent on input pin \"ADC_R1\[1\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R1\[2\] " "No output dependent on input pin \"ADC_R1\[2\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R1\[3\] " "No output dependent on input pin \"ADC_R1\[3\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R1\[4\] " "No output dependent on input pin \"ADC_R1\[4\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R1\[5\] " "No output dependent on input pin \"ADC_R1\[5\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R1\[6\] " "No output dependent on input pin \"ADC_R1\[6\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R1\[7\] " "No output dependent on input pin \"ADC_R1\[7\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R2\[0\] " "No output dependent on input pin \"ADC_R2\[0\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R2\[1\] " "No output dependent on input pin \"ADC_R2\[1\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R2\[2\] " "No output dependent on input pin \"ADC_R2\[2\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R2\[3\] " "No output dependent on input pin \"ADC_R2\[3\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R2\[4\] " "No output dependent on input pin \"ADC_R2\[4\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R2\[5\] " "No output dependent on input pin \"ADC_R2\[5\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R2\[6\] " "No output dependent on input pin \"ADC_R2\[6\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_R2\[7\] " "No output dependent on input pin \"ADC_R2\[7\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|ADC_R2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TSOP\[0\] " "No output dependent on input pin \"TSOP\[0\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|TSOP[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TSOP\[1\] " "No output dependent on input pin \"TSOP\[1\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|TSOP[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TSOP\[2\] " "No output dependent on input pin \"TSOP\[2\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|TSOP[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TSOP\[3\] " "No output dependent on input pin \"TSOP\[3\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|TSOP[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TSOP\[4\] " "No output dependent on input pin \"TSOP\[4\]\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395843785423 "|Navigation|TSOP[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1395843785423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1395843785427 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1395843785427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1395843785427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "674 " "Peak virtual memory: 674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395843785571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 19:53:05 2014 " "Processing ended: Wed Mar 26 19:53:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395843785571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395843785571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395843785571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395843785571 ""}
