{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618432169022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618432169043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 14 17:29:28 2021 " "Processing started: Wed Apr 14 17:29:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618432169043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618432169043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl-cap9 -c vhdl-cap9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl-cap9 -c vhdl-cap9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618432169043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1618432173798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/fulladder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205043 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618432205043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-behv " "Found design unit 1: registrador-behv" {  } { { "registrador.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205060 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618432205060 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 mux41.vhd " "Entity \"mux41\" obtained from \"mux41.vhd\" instead of from Quartus II megafunction library" {  } { { "mux41.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/mux41.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1618432205074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-behv " "Found design unit 1: mux41-behv" {  } { { "mux41.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/mux41.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205075 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "mux41.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/mux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618432205075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behv " "Found design unit 1: main-behv" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/main.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205077 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618432205077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multimodo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multimodo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multimodo-behv " "Found design unit 1: multimodo-behv" {  } { { "multimodo.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/multimodo.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205094 ""} { "Info" "ISGN_ENTITY_NAME" "1 multimodo " "Found entity 1: multimodo" {  } { { "multimodo.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/multimodo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618432205094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rsh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RSH-behv " "Found design unit 1: RSH-behv" {  } { { "RSH.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/RSH.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205107 ""} { "Info" "ISGN_ENTITY_NAME" "1 RSH " "Found entity 1: RSH" {  } { { "RSH.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/RSH.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618432205107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSH-behv " "Found design unit 1: LSH-behv" {  } { { "LSH.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/LSH.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205121 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSH " "Found entity 1: LSH" {  } { { "LSH.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/LSH.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618432205121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_n-behv " "Found design unit 1: adder_n-behv" {  } { { "adder_n.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/adder_n.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205134 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_n " "Found entity 1: adder_n" {  } { { "adder_n.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/adder_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618432205134 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controle.vhd 2 1 " "Using design file controle.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-behv " "Found design unit 1: controle-behv" {  } { { "controle.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/controle.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205271 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618432205271 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1618432205271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controle " "Elaborating entity \"controle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618432205272 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EA controle.vhd(11) " "VHDL Signal Declaration warning at controle.vhd(11): used implicit default value for signal \"EA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controle.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/controle.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1618432205295 "|controle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PE controle.vhd(11) " "Verilog HDL or VHDL warning at controle.vhd(11): object \"PE\" assigned a value but never read" {  } { { "controle.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/controle.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1618432205295 "|controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EA controle.vhd(15) " "VHDL Process Statement warning at controle.vhd(15): signal \"EA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/controle.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618432205295 "|controle"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S\[0\] VCC " "Pin \"S\[0\]\" is stuck at VCC" {  } { { "controle.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/controle.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618432206329 "|controle|S[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[1\] GND " "Pin \"S\[1\]\" is stuck at GND" {  } { { "controle.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/controle.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618432206329 "|controle|S[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1618432206329 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1618432206762 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618432206762 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "controle.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-9/controle.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618432207043 "|controle|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1618432207043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1618432207044 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1618432207044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1618432207044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618432207139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 14 17:30:07 2021 " "Processing ended: Wed Apr 14 17:30:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618432207139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618432207139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618432207139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618432207139 ""}
