$date
  Tue Apr  1 18:01:32 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module codificador_tb $end
$var reg 8 ! entrada[7:0] $end
$var reg 3 " salida[2:0] $end
$scope module uut $end
$var reg 8 # entrada[7:0] $end
$var reg 3 $ salida[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b000 "
b00000000 #
b000 $
#100000000
b00000001 !
b00000001 #
#200000000
b00000010 !
b001 "
b00000010 #
b001 $
#300000000
b00000100 !
b010 "
b00000100 #
b010 $
#400000000
b00001000 !
b011 "
b00001000 #
b011 $
#500000000
b00010000 !
b100 "
b00010000 #
b100 $
#600000000
b00100000 !
b101 "
b00100000 #
b101 $
#700000000
b01000000 !
b110 "
b01000000 #
b110 $
#800000000
b10000000 !
b111 "
b10000000 #
b111 $
#900000000
b00000001 !
b000 "
b00000001 #
b000 $
#950000000
b00000011 !
b001 "
b00000011 #
b001 $
#1000000000
b00001111 !
b011 "
b00001111 #
b011 $
