Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Chathuni\Desktop\InnovateFpga-SoC\GreenMachine.qsys --block-symbol-file --output-directory=C:\Users\Chathuni\Desktop\InnovateFpga-SoC\GreenMachine --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading InnovateFpga-SoC/GreenMachine.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding hc05_uart [altera_avalon_uart 16.1]
Progress: Parameterizing module hc05_uart
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding mode_control [altera_avalon_pio 16.1]
Progress: Parameterizing module mode_control
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_key [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_key
Progress: Adding system_console [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module system_console
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: GreenMachine.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: GreenMachine.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: GreenMachine.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: GreenMachine.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: GreenMachine.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: GreenMachine.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Chathuni\Desktop\InnovateFpga-SoC\GreenMachine.qsys --synthesis=VERILOG --output-directory=C:\Users\Chathuni\Desktop\InnovateFpga-SoC\GreenMachine\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading InnovateFpga-SoC/GreenMachine.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding hc05_uart [altera_avalon_uart 16.1]
Progress: Parameterizing module hc05_uart
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding mode_control [altera_avalon_pio 16.1]
Progress: Parameterizing module mode_control
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_key [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_key
Progress: Adding system_console [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module system_console
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: GreenMachine.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: GreenMachine.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: GreenMachine.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: GreenMachine.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: GreenMachine.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: GreenMachine.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Info: GreenMachine: Generating GreenMachine "GreenMachine" for QUARTUS_SYNTH
Info: Interconnect is inserted between master system_console.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: hc05_uart: Starting RTL generation for module 'GreenMachine_hc05_uart'
Info: hc05_uart:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=GreenMachine_hc05_uart --dir=C:/Users/Chathuni/AppData/Local/Temp/alt9099_6796313593690119248.dir/0001_hc05_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Chathuni/AppData/Local/Temp/alt9099_6796313593690119248.dir/0001_hc05_uart_gen//GreenMachine_hc05_uart_component_configuration.pl  --do_build_sim=0  ]
Info: hc05_uart: Done RTL generation for module 'GreenMachine_hc05_uart'
Info: hc05_uart: "GreenMachine" instantiated altera_avalon_uart "hc05_uart"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "GreenMachine" instantiated altera_hps "hps_0"
Info: mode_control: Starting RTL generation for module 'GreenMachine_mode_control'
Info: mode_control:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=GreenMachine_mode_control --dir=C:/Users/Chathuni/AppData/Local/Temp/alt9099_6796313593690119248.dir/0002_mode_control_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Chathuni/AppData/Local/Temp/alt9099_6796313593690119248.dir/0002_mode_control_gen//GreenMachine_mode_control_component_configuration.pl  --do_build_sim=0  ]
Info: mode_control: Done RTL generation for module 'GreenMachine_mode_control'
Info: mode_control: "GreenMachine" instantiated altera_avalon_pio "mode_control"
Info: onchip_memory2_0: Starting RTL generation for module 'GreenMachine_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=GreenMachine_onchip_memory2_0 --dir=C:/Users/Chathuni/AppData/Local/Temp/alt9099_6796313593690119248.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Chathuni/AppData/Local/Temp/alt9099_6796313593690119248.dir/0003_onchip_memory2_0_gen//GreenMachine_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'GreenMachine_onchip_memory2_0'
Info: onchip_memory2_0: "GreenMachine" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_key: Starting RTL generation for module 'GreenMachine_pio_key'
Info: pio_key:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=GreenMachine_pio_key --dir=C:/Users/Chathuni/AppData/Local/Temp/alt9099_6796313593690119248.dir/0004_pio_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Chathuni/AppData/Local/Temp/alt9099_6796313593690119248.dir/0004_pio_key_gen//GreenMachine_pio_key_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key: Done RTL generation for module 'GreenMachine_pio_key'
Info: pio_key: "GreenMachine" instantiated altera_avalon_pio "pio_key"
Info: system_console: "GreenMachine" instantiated altera_jtag_avalon_master "system_console"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "GreenMachine" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "GreenMachine" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "GreenMachine" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "GreenMachine" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "GreenMachine" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "GreenMachine" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "system_console" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "system_console" instantiated timing_adapter "timing_adt"
Info: fifo: "system_console" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "system_console" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "system_console" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "system_console" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "system_console" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "system_console" instantiated channel_adapter "p2b_adapter"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: onchip_memory2_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "onchip_memory2_0_s1_rsp_width_adapter"
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: system_console_master_translator: "mm_interconnect_2" instantiated altera_merlin_master_translator "system_console_master_translator"
Info: system_console_master_agent: "mm_interconnect_2" instantiated altera_merlin_master_agent "system_console_master_agent"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_2" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Chathuni/Desktop/InnovateFpga-SoC/GreenMachine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: GreenMachine: Done "GreenMachine" with 53 modules, 118 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
