-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_conv2_Pipeline_OUT_ROW_COL is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weight_buffer_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weight_buffer_ce0 : OUT STD_LOGIC;
    weight_buffer_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_fm_buffer_1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    input_fm_buffer_1_ce0 : OUT STD_LOGIC;
    input_fm_buffer_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_fm_buffer_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_fm_buffer_ce0 : OUT STD_LOGIC;
    output_fm_buffer_we0 : OUT STD_LOGIC;
    output_fm_buffer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_fm_buffer_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_fm_buffer_ce1 : OUT STD_LOGIC;
    output_fm_buffer_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_994_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_994_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_994_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_994_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_994_p_ce : OUT STD_LOGIC;
    grp_fu_998_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_998_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_998_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_998_p_ce : OUT STD_LOGIC );
end;


architecture behav of srcnn_conv2_Pipeline_OUT_ROW_COL is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv18_2FD00 : STD_LOGIC_VECTOR (17 downto 0) := "101111110100000000";
    constant ap_const_lv18_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv17_BF40 : STD_LOGIC_VECTOR (16 downto 0) := "01011111101000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv10_2FD : STD_LOGIC_VECTOR (9 downto 0) := "1011111101";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln40_fu_229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln46_3_fu_575_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln46_3_reg_721 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln46_3_reg_721_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln46_3_reg_721_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_buffer_load_reg_726 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_fm_buffer_1_load_reg_731 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln41_fu_650_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_fm_buffer_addr_reg_741 : STD_LOGIC_VECTOR (11 downto 0);
    signal output_fm_buffer_addr_reg_741_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal output_fm_buffer_addr_reg_741_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal output_fm_buffer_addr_reg_741_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal output_fm_buffer_addr_reg_741_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal output_fm_buffer_addr_reg_741_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_reg_747 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_fm_buffer_load_reg_752 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_reg_757 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln41_fu_429_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln46_9_fu_570_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_10_fu_654_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c_fu_90 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln44_fu_581_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal r_fu_94 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln43_1_fu_484_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten31_fu_98 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln43_2_fu_593_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_fu_102 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln41_1_fu_371_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten51_fu_106 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln41_3_fu_607_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal o_fu_110 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln40_2_fu_273_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten92_fu_114 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln40_2_fu_235_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal empty_71_fu_217_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_fu_213_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln41_fu_259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln40_fu_253_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_285_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln46_2_fu_293_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln46_fu_281_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln46_fu_297_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_72_fu_307_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_mid_fu_311_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_221_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln43_fu_339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln40_fu_327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln40_fu_265_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln40_1_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln41_fu_351_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl3_fu_383_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln46_4_fu_391_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln46_3_fu_379_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln46_1_fu_395_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_74_fu_409_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_73_fu_405_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_mid1_fu_413_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_3_fu_319_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln41_2_fu_421_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln41_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_1_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln40_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_fu_333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_fu_363_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln41_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_1_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln43_fu_458_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln46_1_cast_fu_401_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln46_6_fu_496_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln46_fu_500_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln46_fu_510_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl4_fu_514_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln46_fu_506_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln40_fu_303_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln46_5_fu_492_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln46_1_fu_528_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln46_1_fu_538_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl5_fu_542_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln46_1_fu_534_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln43_fu_476_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln46_2_fu_522_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln46_8_fu_560_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_2_fu_564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln46_3_fu_550_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln46_7_fu_556_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln43_1_fu_587_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln41_1_fu_601_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component srcnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    c_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    c_fu_90 <= ap_const_lv8_0;
                elsif (((icmp_ln40_fu_229_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    c_fu_90 <= add_ln44_fu_581_p2;
                end if;
            end if; 
        end if;
    end process;

    i_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_102 <= ap_const_lv7_0;
                elsif (((icmp_ln40_fu_229_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_102 <= select_ln41_1_fu_371_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten31_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten31_fu_98 <= ap_const_lv10_0;
                elsif (((icmp_ln40_fu_229_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten31_fu_98 <= select_ln43_2_fu_593_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten51_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten51_fu_106 <= ap_const_lv17_0;
                elsif (((icmp_ln40_fu_229_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten51_fu_106 <= select_ln41_3_fu_607_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten92_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten92_fu_114 <= ap_const_lv18_0;
                elsif (((icmp_ln40_fu_229_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten92_fu_114 <= add_ln40_2_fu_235_p2;
                end if;
            end if; 
        end if;
    end process;

    o_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    o_fu_110 <= ap_const_lv3_0;
                elsif (((icmp_ln40_fu_229_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    o_fu_110 <= select_ln40_2_fu_273_p3;
                end if;
            end if; 
        end if;
    end process;

    r_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    r_fu_94 <= ap_const_lv2_0;
                elsif (((icmp_ln40_fu_229_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    r_fu_94 <= select_ln43_1_fu_484_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln40_fu_229_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln46_3_reg_721 <= add_ln46_3_fu_575_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln46_3_reg_721_pp0_iter2_reg <= add_ln46_3_reg_721;
                add_ln46_3_reg_721_pp0_iter3_reg <= add_ln46_3_reg_721_pp0_iter2_reg;
                add_reg_757 <= grp_fu_994_p_dout0;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                input_fm_buffer_1_load_reg_731 <= input_fm_buffer_1_q0;
                mul_reg_747 <= grp_fu_998_p_dout0;
                output_fm_buffer_addr_reg_741 <= zext_ln46_10_fu_654_p1(12 - 1 downto 0);
                output_fm_buffer_addr_reg_741_pp0_iter5_reg <= output_fm_buffer_addr_reg_741;
                output_fm_buffer_addr_reg_741_pp0_iter6_reg <= output_fm_buffer_addr_reg_741_pp0_iter5_reg;
                output_fm_buffer_addr_reg_741_pp0_iter7_reg <= output_fm_buffer_addr_reg_741_pp0_iter6_reg;
                output_fm_buffer_addr_reg_741_pp0_iter8_reg <= output_fm_buffer_addr_reg_741_pp0_iter7_reg;
                output_fm_buffer_addr_reg_741_pp0_iter9_reg <= output_fm_buffer_addr_reg_741_pp0_iter8_reg;
                weight_buffer_load_reg_726 <= weight_buffer_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                output_fm_buffer_load_reg_752 <= output_fm_buffer_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln40_2_fu_235_p2 <= std_logic_vector(unsigned(indvar_flatten92_fu_114) + unsigned(ap_const_lv18_1));
    add_ln40_fu_253_p2 <= std_logic_vector(unsigned(o_fu_110) + unsigned(ap_const_lv3_1));
    add_ln41_1_fu_601_p2 <= std_logic_vector(unsigned(indvar_flatten51_fu_106) + unsigned(ap_const_lv17_1));
    add_ln41_fu_351_p2 <= std_logic_vector(unsigned(select_ln40_fu_265_p3) + unsigned(ap_const_lv7_1));
    add_ln43_1_fu_587_p2 <= std_logic_vector(unsigned(indvar_flatten31_fu_98) + unsigned(ap_const_lv10_1));
    add_ln43_fu_458_p2 <= std_logic_vector(unsigned(select_ln41_fu_363_p3) + unsigned(ap_const_lv2_1));
    add_ln44_fu_581_p2 <= std_logic_vector(unsigned(select_ln43_fu_476_p3) + unsigned(ap_const_lv8_1));
    add_ln46_1_fu_528_p2 <= std_logic_vector(signed(sext_ln40_fu_303_p1) + signed(zext_ln46_5_fu_492_p1));
    add_ln46_2_fu_564_p2 <= std_logic_vector(unsigned(sub_ln46_2_fu_522_p2) + unsigned(zext_ln46_8_fu_560_p1));
    add_ln46_3_fu_575_p2 <= std_logic_vector(unsigned(sub_ln46_3_fu_550_p2) + unsigned(zext_ln46_7_fu_556_p1));
    add_ln46_fu_500_p2 <= std_logic_vector(signed(sub_ln46_1_cast_fu_401_p1) + signed(zext_ln46_6_fu_496_p1));
    and_ln40_1_fu_345_p2 <= (xor_ln40_fu_327_p2 and icmp_ln43_fu_339_p2);
    and_ln40_fu_446_p2 <= (xor_ln40_fu_327_p2 and or_ln41_1_fu_440_p2);
    and_ln41_fu_452_p2 <= (icmp_ln44_fu_333_p2 and and_ln40_fu_446_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln40_fu_229_p2)
    begin
        if (((icmp_ln40_fu_229_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln41_fu_650_p1 <= weight_buffer_load_reg_726;
    empty_71_fu_217_p1 <= o_fu_110(2 - 1 downto 0);
    empty_72_fu_307_p1 <= add_ln40_fu_253_p2(2 - 1 downto 0);
    empty_73_fu_405_p1 <= add_ln41_fu_351_p2(6 - 1 downto 0);
    empty_74_fu_409_p1 <= select_ln40_2_fu_273_p3(2 - 1 downto 0);
    empty_fu_213_p1 <= i_fu_102(6 - 1 downto 0);
    grp_fu_994_p_ce <= ap_const_logic_1;
    grp_fu_994_p_din0 <= output_fm_buffer_load_reg_752;
    grp_fu_994_p_din1 <= mul_reg_747;
    grp_fu_994_p_opcode <= ap_const_lv2_0;
    grp_fu_998_p_ce <= ap_const_logic_1;
    grp_fu_998_p_din0 <= bitcast_ln41_fu_650_p1;
    grp_fu_998_p_din1 <= input_fm_buffer_1_load_reg_731;
    icmp_ln40_fu_229_p2 <= "1" when (indvar_flatten92_fu_114 = ap_const_lv18_2FD00) else "0";
    icmp_ln41_fu_259_p2 <= "1" when (indvar_flatten51_fu_106 = ap_const_lv17_BF40) else "0";
    icmp_ln43_fu_339_p2 <= "1" when (indvar_flatten31_fu_98 = ap_const_lv10_2FD) else "0";
    icmp_ln44_fu_333_p2 <= "1" when (c_fu_90 = ap_const_lv8_FF) else "0";
    input_fm_buffer_1_address0 <= zext_ln46_9_fu_570_p1(16 - 1 downto 0);

    input_fm_buffer_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_fm_buffer_1_ce0 <= ap_const_logic_1;
        else 
            input_fm_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln41_1_fu_440_p2 <= (xor_ln41_fu_434_p2 or icmp_ln41_fu_259_p2);
    or_ln41_fu_357_p2 <= (icmp_ln41_fu_259_p2 or and_ln40_1_fu_345_p2);
    or_ln43_1_fu_470_p2 <= (or_ln43_fu_464_p2 or icmp_ln41_fu_259_p2);
    or_ln43_fu_464_p2 <= (and_ln41_fu_452_p2 or and_ln40_1_fu_345_p2);
    output_fm_buffer_address0 <= output_fm_buffer_addr_reg_741_pp0_iter9_reg;
    output_fm_buffer_address1 <= zext_ln46_10_fu_654_p1(12 - 1 downto 0);

    output_fm_buffer_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            output_fm_buffer_ce0 <= ap_const_logic_1;
        else 
            output_fm_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_fm_buffer_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            output_fm_buffer_ce1 <= ap_const_logic_1;
        else 
            output_fm_buffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    output_fm_buffer_d0 <= add_reg_757;

    output_fm_buffer_we0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            output_fm_buffer_we0 <= ap_const_logic_1;
        else 
            output_fm_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_mid1_fu_413_p3 <= (empty_74_fu_409_p1 & empty_73_fu_405_p1);
    p_mid_fu_311_p3 <= (empty_72_fu_307_p1 & ap_const_lv6_0);
    p_shl3_fu_383_p3 <= (select_ln41_1_fu_371_p3 & ap_const_lv2_0);
    p_shl4_fu_514_p3 <= (trunc_ln46_fu_510_p1 & ap_const_lv8_0);
    p_shl5_fu_542_p3 <= (trunc_ln46_1_fu_538_p1 & ap_const_lv8_0);
    select_ln40_2_fu_273_p3 <= 
        add_ln40_fu_253_p2 when (icmp_ln41_fu_259_p2(0) = '1') else 
        o_fu_110;
    select_ln40_3_fu_319_p3 <= 
        p_mid_fu_311_p3 when (icmp_ln41_fu_259_p2(0) = '1') else 
        tmp_s_fu_221_p3;
    select_ln40_fu_265_p3 <= 
        ap_const_lv7_0 when (icmp_ln41_fu_259_p2(0) = '1') else 
        i_fu_102;
    select_ln41_1_fu_371_p3 <= 
        add_ln41_fu_351_p2 when (and_ln40_1_fu_345_p2(0) = '1') else 
        select_ln40_fu_265_p3;
    select_ln41_2_fu_421_p3 <= 
        p_mid1_fu_413_p3 when (and_ln40_1_fu_345_p2(0) = '1') else 
        select_ln40_3_fu_319_p3;
    select_ln41_3_fu_607_p3 <= 
        ap_const_lv17_1 when (icmp_ln41_fu_259_p2(0) = '1') else 
        add_ln41_1_fu_601_p2;
    select_ln41_fu_363_p3 <= 
        ap_const_lv2_0 when (or_ln41_fu_357_p2(0) = '1') else 
        r_fu_94;
    select_ln43_1_fu_484_p3 <= 
        add_ln43_fu_458_p2 when (and_ln41_fu_452_p2(0) = '1') else 
        select_ln41_fu_363_p3;
    select_ln43_2_fu_593_p3 <= 
        ap_const_lv10_1 when (or_ln41_fu_357_p2(0) = '1') else 
        add_ln43_1_fu_587_p2;
    select_ln43_fu_476_p3 <= 
        ap_const_lv8_0 when (or_ln43_1_fu_470_p2(0) = '1') else 
        c_fu_90;
        sext_ln40_fu_303_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln46_fu_297_p2),7));

        sext_ln46_1_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln46_1_fu_528_p2),12));

        sext_ln46_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln46_fu_500_p2),16));

        sub_ln46_1_cast_fu_401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln46_1_fu_395_p2),11));

    sub_ln46_1_fu_395_p2 <= std_logic_vector(unsigned(zext_ln46_4_fu_391_p1) - unsigned(zext_ln46_3_fu_379_p1));
    sub_ln46_2_fu_522_p2 <= std_logic_vector(unsigned(p_shl4_fu_514_p3) - unsigned(sext_ln46_fu_506_p1));
    sub_ln46_3_fu_550_p2 <= std_logic_vector(unsigned(p_shl5_fu_542_p3) - unsigned(sext_ln46_1_fu_534_p1));
    sub_ln46_fu_297_p2 <= std_logic_vector(unsigned(zext_ln46_2_fu_293_p1) - unsigned(zext_ln46_fu_281_p1));
    tmp_9_fu_285_p3 <= (select_ln40_2_fu_273_p3 & ap_const_lv2_0);
    tmp_s_fu_221_p3 <= (empty_71_fu_217_p1 & empty_fu_213_p1);
    trunc_ln46_1_fu_538_p1 <= add_ln46_1_fu_528_p2(4 - 1 downto 0);
    trunc_ln46_fu_510_p1 <= add_ln46_fu_500_p2(8 - 1 downto 0);
    weight_buffer_address0 <= zext_ln41_fu_429_p1(8 - 1 downto 0);

    weight_buffer_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            weight_buffer_ce0 <= ap_const_logic_1;
        else 
            weight_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln40_fu_327_p2 <= (icmp_ln41_fu_259_p2 xor ap_const_lv1_1);
    xor_ln41_fu_434_p2 <= (icmp_ln43_fu_339_p2 xor ap_const_lv1_1);
    zext_ln41_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_2_fu_421_p3),64));
    zext_ln46_10_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_3_reg_721_pp0_iter3_reg),64));
    zext_ln46_2_fu_293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_285_p3),6));
    zext_ln46_3_fu_379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_1_fu_371_p3),10));
    zext_ln46_4_fu_391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_fu_383_p3),10));
    zext_ln46_5_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln43_1_fu_484_p3),7));
    zext_ln46_6_fu_496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln43_1_fu_484_p3),11));
    zext_ln46_7_fu_556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln43_fu_476_p3),12));
    zext_ln46_8_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln43_fu_476_p3),16));
    zext_ln46_9_fu_570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_2_fu_564_p2),64));
    zext_ln46_fu_281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln40_2_fu_273_p3),6));
end behav;
