
 !3=!  {} 





declare i64 @llvm.hexagon.arS2.si..rp.6d(i6),  