<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="../elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>CPU_ITM</TITLE>
</HEAD>
<BODY class=mmapBody><H2 class="mmapCellTitle"><A name="Top_Tag">CPU_ITM</A></H2>
<P>Instance: CPU_ITM<BR>Component: CPU_ITM<BR>Base address: 0xe0000000</P>
<P>&nbsp;</P>
<P>Cortex-M&#x27;s Instrumentation Trace Macrocell (ITM)</P>
 
<P>&nbsp;</P>


	<H3 class="mmapRegisterSummaryTitle"><A name="CPU_ITM"></A><A href="CPU_MMAP.html"> TOP</A>:<B>CPU_ITM</B> Register Summary</H3>
  <TABLE class="mmapRegisterSummaryTable" cellspacing=0>
	 	<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Register Name</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol3">
	  			<P>Register Width (Bits)</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Register Reset</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Address Offset</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Physical Address</P>
	  		</TD>
	 	</TR>
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM0">STIM0</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0000 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM1">STIM1</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0004</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0004 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM2">STIM2</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0008</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0008 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM3">STIM3</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 000C</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 000C </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM4">STIM4</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0010</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0010 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM5">STIM5</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0014</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0014 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM6">STIM6</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0018</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0018 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM7">STIM7</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 001C</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 001C </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM8">STIM8</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0020</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0020 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM9">STIM9</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0024</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0024 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM10">STIM10</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0028</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0028 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM11">STIM11</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 002C</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 002C </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM12">STIM12</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0030</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0030 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM13">STIM13</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0034</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0034 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM14">STIM14</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0038</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0038 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM15">STIM15</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 003C</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 003C </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM16">STIM16</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0040</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0040 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM17">STIM17</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0044</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0044 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM18">STIM18</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0048</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0048 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM19">STIM19</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 004C</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 004C </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM20">STIM20</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0050</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0050 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM21">STIM21</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0054</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0054 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM22">STIM22</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0058</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0058 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM23">STIM23</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 005C</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 005C </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM24">STIM24</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0060</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0060 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM25">STIM25</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0064</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0064 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM26">STIM26</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0068</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0068 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM27">STIM27</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 006C</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 006C </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM28">STIM28</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0070</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0070 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM29">STIM29</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0074</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0074 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM30">STIM30</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0078</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0078 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STIM31">STIM31</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 007C</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 007C </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#TER">TER</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0E00</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0E00 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#TPR">TPR</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0E40</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0E40 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#TCR">TCR</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0E80</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0E80 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#LAR">LAR</A></P>
			</TD>
			<TD class="cellCol2">
				<P>WO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0FB0</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0FB0 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#LSR">LSR</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0003</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0FB4</P>
			</TD>
			<TD class="cellCol4">
				<P>0xE000 0FB4 </P>
			</TD>
		</TR>
		
	</TABLE>


	<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:CPU_ITM Register Descriptions</H3>


	<H3 class="mmapRegisterTitle"><A name="STIM0"><A name="STIM0"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM0</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0000</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0000</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 0</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM0_STIM0">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM0</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA0">TER.STIMENA0</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM1"><A name="STIM1"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM1</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0004</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0004</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 1</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM1_STIM1">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM1</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA1">TER.STIMENA1</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM2"><A name="STIM2"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM2</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0008</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0008</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 2</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM2_STIM2">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM2</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA2">TER.STIMENA2</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM3"><A name="STIM3"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM3</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 000C</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 000C</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 3</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM3_STIM3">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM3</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA3">TER.STIMENA3</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM4"><A name="STIM4"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM4</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0010</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0010</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 4</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM4_STIM4">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM4</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA4">TER.STIMENA4</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM5"><A name="STIM5"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM5</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0014</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0014</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 5</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM5_STIM5">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM5</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA5">TER.STIMENA5</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM6"><A name="STIM6"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM6</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0018</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0018</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 6</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM6_STIM6">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM6</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA6">TER.STIMENA6</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM7"><A name="STIM7"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM7</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 001C</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 001C</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 7</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM7_STIM7">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM7</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA7">TER.STIMENA7</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM8"><A name="STIM8"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM8</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0020</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0020</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 8</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM8_STIM8">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM8</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA8">TER.STIMENA8</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM9"><A name="STIM9"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM9</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0024</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0024</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 9</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM9_STIM9">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM9</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA9">TER.STIMENA9</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM10"><A name="STIM10"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM10</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0028</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0028</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 10</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM10_STIM10">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM10</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA10">TER.STIMENA10</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM11"><A name="STIM11"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM11</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 002C</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 002C</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 11</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM11_STIM11">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM11</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA11">TER.STIMENA11</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM12"><A name="STIM12"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM12</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0030</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0030</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 12</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM12_STIM12">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM12</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA12">TER.STIMENA12</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM13"><A name="STIM13"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM13</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0034</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0034</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 13</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM13_STIM13">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM13</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA13">TER.STIMENA13</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM14"><A name="STIM14"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM14</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0038</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0038</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 14</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM14_STIM14">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM14</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA14">TER.STIMENA14</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM15"><A name="STIM15"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM15</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 003C</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 003C</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 15</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM15_STIM15">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM15</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA15">TER.STIMENA15</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM16"><A name="STIM16"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM16</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0040</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0040</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 16</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM16_STIM16">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM16</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA16">TER.STIMENA16</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM17"><A name="STIM17"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM17</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0044</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0044</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 17</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM17_STIM17">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM17</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA17">TER.STIMENA17</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM18"><A name="STIM18"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM18</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0048</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0048</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 18</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM18_STIM18">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM18</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA18">TER.STIMENA18</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM19"><A name="STIM19"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM19</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 004C</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 004C</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 19</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM19_STIM19">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM19</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA19">TER.STIMENA19</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM20"><A name="STIM20"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM20</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0050</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0050</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 20</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM20_STIM20">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM20</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA20">TER.STIMENA20</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM21"><A name="STIM21"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM21</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0054</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0054</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 21</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM21_STIM21">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM21</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA21">TER.STIMENA21</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM22"><A name="STIM22"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM22</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0058</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0058</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 22</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM22_STIM22">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM22</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA22">TER.STIMENA22</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM23"><A name="STIM23"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM23</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 005C</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 005C</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 23</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM23_STIM23">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM23</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA23">TER.STIMENA23</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM24"><A name="STIM24"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM24</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0060</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0060</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 24</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM24_STIM24">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM24</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA24">TER.STIMENA24</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM25"><A name="STIM25"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM25</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0064</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0064</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 25</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM25_STIM25">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM25</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA25">TER.STIMENA25</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM26"><A name="STIM26"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM26</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0068</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0068</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 26</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM26_STIM26">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM26</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA26">TER.STIMENA26</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM27"><A name="STIM27"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM27</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 006C</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 006C</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 27</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM27_STIM27">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM27</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA27">TER.STIMENA27</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM28"><A name="STIM28"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM28</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0070</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0070</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 28</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM28_STIM28">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM28</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA28">TER.STIMENA28</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM29"><A name="STIM29"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM29</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0074</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0074</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 29</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM29_STIM29">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM29</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA29">TER.STIMENA29</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM30"><A name="STIM30"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM30</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0078</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0078</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 30</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM30_STIM30">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM30</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA30">TER.STIMENA30</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STIM31"><A name="STIM31"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:STIM31</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 007C</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 007C</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Stimulus Port 31</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STIM31_STIM31">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIM31</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A write to this location causes data to be written into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> if <A class="xref" href="#TER_STIMENA31">TER.STIMENA31</A> is set. Reading from the stimulus port returns the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> status in bit [0]: 0 = full, 1 = not full. The polled <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> interface does not provide an atomic read-modify-write, so it&#x27;s users responsibility to ensure exclusive read-modify-write if this <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> port is used concurrently by interrupts or other threads.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="TER"><A name="TER"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:TER</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0E00</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0E00</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Trace Enable Register<BR>Use the Trace Enable Register to generate trace data by writing to the corresponding stimulus port. Note: Privileged writes are accepted to this register if <A class="xref" href="#TCR_ITMENA">TCR.ITMENA</A> is set. User writes are accepted to this register if <A class="xref" href="#TCR_ITMENA">TCR.ITMENA</A> is set and the appropriate privilege mask is cleared. Privileged access to the stimulus ports enables an <A class="mmap_legend_link" href="../legend.html#RTOS">RTOS</A> kernel to guarantee instrumentation slots or bandwidth as required.</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA31">
	  			<P>31</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA31</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 31.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA30">
	  			<P>30</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA30</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 30.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA29">
	  			<P>29</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA29</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 29.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA28">
	  			<P>28</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA28</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 28.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA27">
	  			<P>27</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA27</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 27.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA26">
	  			<P>26</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA26</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 26.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA25">
	  			<P>25</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA25</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 25.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA24">
	  			<P>24</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA24</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 24.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA23">
	  			<P>23</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA23</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 23.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA22">
	  			<P>22</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA22</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 22.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA21">
	  			<P>21</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA21</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 21.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA20">
	  			<P>20</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA20</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 20.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA19">
	  			<P>19</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA19</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 19.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA18">
	  			<P>18</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA18</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 18.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA17">
	  			<P>17</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA17</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 17.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA16">
	  			<P>16</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA16</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 16.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA15">
	  			<P>15</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA15</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 15.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA14">
	  			<P>14</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA14</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 14.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA13">
	  			<P>13</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA13</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 13.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA12">
	  			<P>12</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA12</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 12.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA11">
	  			<P>11</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA11</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 11.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA10">
	  			<P>10</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA10</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 10.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA9">
	  			<P>9</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA9</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 9.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA8">
	  			<P>8</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA8</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 8.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA7">
	  			<P>7</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA7</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 7.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA6">
	  			<P>6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA6</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 6.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA5">
	  			<P>5</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA5</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 5.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA4">
	  			<P>4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA4</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 4.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA3">
	  			<P>3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA3</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 3.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA2">
	  			<P>2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA2</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 2.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA1">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA1</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 1.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TER_STIMENA0">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STIMENA0</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable tracing on <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus port 0.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="TPR"><A name="TPR"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:TPR</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0E40</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0E40</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Trace Privilege Register<BR>This register is used to enable an operating system to control which stimulus ports are accessible by user code. This register can only be used in privileged mode.</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TPR_RESERVED4">
	  			<P>31:4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RESERVED4</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x000 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TPR_PRIVMASK">
	  			<P>3:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>PRIVMASK</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Bit mask to enable unprivileged (User) access to <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> stimulus ports:<BR><BR>Bit [0] enables stimulus ports 0, 1, ..., and 7.<BR>Bit [1] enables stimulus ports 8, 9, ..., and 15.<BR>Bit [2] enables stimulus ports 16, 17, ..., and 23.<BR>Bit [3] enables stimulus ports 24, 25, ..., and 31.<BR><BR>0: User access allowed to stimulus ports<BR>1: Privileged access only to stimulus ports</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="TCR"><A name="TCR"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:TCR</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0E80</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0E80</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Trace Control Register<BR>Use this register to configure and control <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> transfers. This register can only be written in privilege mode. <A class="mmap_legend_link" href="../legend.html#DWT">DWT</A> is not enabled in the <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> block. However, <A class="mmap_legend_link" href="../legend.html#DWT">DWT</A> stimulus entry into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is controlled by <A class="xref" href="#_DWTENA">DWTENA</A>. If <A class="mmap_legend_link" href="../legend.html#DWT">DWT</A> requires timestamping, the <A class="xref" href="#_TSENA">TSENA</A> bit must be set.</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TCR_RESERVED24">
	  			<P>31:24</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RESERVED24</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TCR_BUSY">
	  			<P>23</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BUSY</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Set when <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> events present and being drained.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TCR_ATBID">
	  			<P>22:16</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>ATBID</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Trace Bus <A class="mmap_legend_link" href="../legend.html#ID">ID</A> for CoreSight system. Optional identifier for multi-source trace stream formatting. If multi-source trace is in use, this field must be written with a non-zero value.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TCR_RESERVED10">
	  			<P>15:10</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RESERVED10</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TCR_TSPRESCALE">
	  			<P>9:8</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TSPRESCALE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Timestamp prescaler</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>NOPRESCALING</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>No prescaling</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>DIV4</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Divide by 4</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x2</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>DIV16</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Divide by 16</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x3</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>DIV64</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Divide by 64</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TCR_RESERVED5">
	  			<P>7:5</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RESERVED5</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TCR_SWOENA">
	  			<P>4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>SWOENA</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enables asynchronous clocking of the timestamp counter (when <A class="xref" href="#_TSENA">TSENA</A> = 1). If <A class="xref" href="#_TSENA">TSENA</A> = 0, writing this bit to 1 does not enable asynchronous clocking of the timestamp counter.<BR><BR>0x0: Mode disabled. Timestamp counter uses system clock from the core and counts continuously.<BR>0x1: Timestamp counter uses lineout (data related) clock from <A class="mmap_legend_link" href="../legend.html#TPIU">TPIU</A> interface. The timestamp counter is held in reset while the output line is idle.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TCR_DWTENA">
	  			<P>3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>DWTENA</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enables the <A class="mmap_legend_link" href="../legend.html#DWT">DWT</A> stimulus (hardware event packet emission to the <A class="mmap_legend_link" href="../legend.html#TPIU">TPIU</A> from the <A class="mmap_legend_link" href="../legend.html#DWT">DWT</A>)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TCR_SYNCENA">
	  			<P>2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>SYNCENA</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enables synchronization packet transmission for a synchronous TPIU.<BR><A class="xref" href="CPU_DWT.html#CTRL_SYNCTAP">CPU_DWT:CTRL.SYNCTAP</A> must be configured for the correct synchronization speed.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TCR_TSENA">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TSENA</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enables differential timestamps. Differential timestamps are emitted when a packet is written to the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> with a non-zero timestamp counter, and when the timestamp counter overflows. Timestamps are emitted during idle times after a fixed number of two million cycles. This provides a time reference for packets and inter-packet gaps. If <A class="xref" href="#_SWOENA">SWOENA</A> (bit [4]) is set, timestamps are triggered by activity on the internal trace bus only. In this case there is no regular timestamp output when the <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> is idle.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="TCR_ITMENA">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>ITMENA</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Enables <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A>. This is the master enable, and must be set before <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> Stimulus and Trace Enable registers can be written.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="LAR"><A name="LAR"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:LAR</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0FB0</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0FB0</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Lock Access Register <BR>This register is used to prevent write accesses to the Control Registers: <A class="xref" href="#TER">TER</A>, <A class="xref" href="#TPR">TPR</A> and <A class="xref" href="#TCR">TCR</A>.</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>WO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="LAR_LOCK_ACCESS">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>LOCK_ACCESS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A privileged write of 0xC5ACCE55 enables more write access to Control Registers <A class="xref" href="#TER">TER</A>, <A class="xref" href="#TPR">TPR</A> and <A class="xref" href="#TCR">TCR</A>. An invalid write removes write access.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="LSR"><A name="LSR"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_ITM</A>:LSR</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0FB4</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0xE000 0FB4</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>CPU_ITM</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>ITM Lock Status Register<BR>Use this register to enable write accesses to the Control Register.</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="LSR_RESERVED3">
	  			<P>31:3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RESERVED3</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="LSR_BYTEACC">
	  			<P>2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BYTEACC</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Reads 0 which means 8-bit lock access is not be implemented.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="LSR_ACCESS">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>ACCESS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Write access to component is blocked. All writes are ignored, reads are permitted.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>1</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="LSR_PRESENT">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>PRESENT</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Indicates that a lock mechanism exists for this component.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>1</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

<hr><table class="footer"><tr><td>&copy; 2015. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
