- name: Shalini Jain
  type: alum
  value: phd
  info: PhD, 2015-2023
  photo: shalini.jpg
  next : Qualcomm compilers team
  thesis : Reinforcement Learning based Compiler Optimizations for Size and Performance

- name: Utpal Bora
  type: alum
  value: phd
  info: M.Tech + PhD, 2014-2022
  photo: utpal.jpg
  next : PostDoc at University of Cambridge, UK
  thesis : Techniques for Static Detection of Data-Races in OpenMP Programs

- name: Kuldeep Gautam
  type: alum
  value: mtech
  info: M.Tech RA, 2020-2023
  photo: kuldeep.jpg
  thesis: A Dataset for Code Comprehension and Experiments with Binary Similarity
  next : AIRA Matrix AI Team

- name: Anilava Kundu
  type: alum
  value: mtech
  info: M.Tech RA, 2020-2023
  photo: anilava.jpg
  thesis: Engineering Aspects of Machine Learning in Compilers
  next : Imagination Technologies compilers team 

- name: Yashas Andaluri
  type: alum
  value: mtech
  info: B.Tech + M.Tech, 2017-2022
  photo: yashas.jpg
  thesis: Packet Processing Algorithm Identification using Program Embeddings
  thesis_link:
  next: Qualcomm compilers team

# - name: Nilesh Shah
#   type: alum
#   value: mtech
#   info: M.Tech RA, 2019-2022
#   photo: nilesh.jpg
#   thesis: Some approximations for cache miss calculations
#   thesis_link:
#   next: PhD, IIT Hyderabad Compilers 

- name: Gagandeep Goyal
  type: alum
  value: mtech
  info: M.Tech RA, 2019-2022
  photo: gagan.jpg
  thesis: Profile Guided Intelligent Compilers
  thesis_link:
  next: AMD compilers team
 
- name: Shailendra Dilip Singh
  type: alum
  value: mtech
  info: M.Tech, 2019-2021
  photo: shailendra.jpg
  thesis: Vectorization and Code-Summarization using IR2Vec
  thesis_link:
  next: Adobe
 
- name: Rohit Aggarwal
  type: alum
  value: mtech
  info: M.Tech RA, 2018-2021
  photo: rohit.jpg
  thesis: Applying Machine Learning Techniques to Compilers and Programs
  thesis_link:
  next: AMD compilers team
 
- name: Gayatri PK
  type: alum
  value: mtech
  info: M.S., 2015-2019
  photo: gayatri.jpg
  thesis: GPU-Based Multi-Level Parallelization for Hines Solver and Some Related Problems
  thesis_link: http://raiith.iith.ac.in/5560/
  next: Qualcomm compilers team
 
- name: Rahul Utkoor
  type: alum
  value: mtech
  info: B.Tech + M.Tech, 2014-2019
  photo: male.jpeg
  thesis: A Loop-level Analysis and Optimal Sub-sequence Mining
  thesis_link: http://raiith.iith.ac.in/5563/
  next: Qualcomm compilers team
 
- name: Anirudh Sundar Subramaniam
  type: alum
  value: mtech
  info: M.Tech, 2016-2018
  photo: male.jpeg
  thesis: Optimization and parallelization of tensor and ODE/PDE computations on GPU
  thesis_link: http://raiith.iith.ac.in/4112/
  next: Xilinx compilers team
 
- name: Abhishek A Patwardhan
  type: alum
  value: mtech
  info: M.Tech RA, 2015-2018
  photo: male.jpeg
  thesis: Polyhedral Compilation:Applications, Approximations and GPU-specific Optimizations
  thesis_link: http://raiith.iith.ac.in/4129/
  next: Nvidia compilers team
 
- name: Dangeti Tharun Kumar
  type: alum
  value: mtech
  info: M.Tech RA, 2015-2018
  photo: male.jpeg
  thesis: Vectorization, Obfuscation and P4 LLVM Tool-chain
  thesis_link: http://raiith.iith.ac.in/4106/
  next: AMD compilers team
 
- name: Santanu Das
  type: alum
  value: mtech
  info: M.Tech RA, 2015-2018
  photo: male.jpeg
  thesis: Optimizations In Compiler:Vectorization, Reordering, Register Allocation And Verification Of Explicitly Parallel Programs
  thesis_link: http://raiith.iith.ac.in/4126/
  next: Qualcomm compilers team
 
- name: Prateek Bhatu
  type: alum
  value: mtech
  info: B.Tech + M.Tech, 2012-2017
  photo: male.jpeg
  thesis: A Study of Software Prefetching in LLVM
  thesis_link: https://raiith.iith.ac.in/3393/
  next: AMD compilers team
