<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-dfm-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-dfm-defs.h</h1><a href="cvmx-dfm-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-dfm-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon dfm.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_DFM_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_DFM_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_CHAR_CTL CVMX_DFM_CHAR_CTL_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_CHAR_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_CHAR_CTL not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000220ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-dfm-defs_8h.html#a653f2e50e72be72904fe5c53fd928207">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_CHAR_CTL (CVMX_ADD_IO_SEG(0x00011800D4000220ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_CHAR_MASK0 CVMX_DFM_CHAR_MASK0_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_CHAR_MASK0_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_CHAR_MASK0 not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000228ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-dfm-defs_8h.html#a79d34c048ecc960e3de1018f2813a690">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_CHAR_MASK0 (CVMX_ADD_IO_SEG(0x00011800D4000228ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_CHAR_MASK2 CVMX_DFM_CHAR_MASK2_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_CHAR_MASK2_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_CHAR_MASK2 not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000238ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-dfm-defs_8h.html#ada7189f7bea007189965835ed3858356">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_CHAR_MASK2 (CVMX_ADD_IO_SEG(0x00011800D4000238ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_CHAR_MASK4 CVMX_DFM_CHAR_MASK4_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_CHAR_MASK4_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_CHAR_MASK4 not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000318ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-dfm-defs_8h.html#a5380d977160f3249d89c757bd1fc299d">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_CHAR_MASK4 (CVMX_ADD_IO_SEG(0x00011800D4000318ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_COMP_CTL2 CVMX_DFM_COMP_CTL2_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_COMP_CTL2_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_COMP_CTL2 not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D40001B8ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-dfm-defs_8h.html#a579bc464e9d6a0f0fe26c9e4c26efb3a">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_COMP_CTL2 (CVMX_ADD_IO_SEG(0x00011800D40001B8ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_CONFIG CVMX_DFM_CONFIG_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_CONFIG_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_CONFIG not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000188ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-dfm-defs_8h.html#a016e78d24311620e03b73f6874789af0">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_CONFIG (CVMX_ADD_IO_SEG(0x00011800D4000188ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_CONTROL CVMX_DFM_CONTROL_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000190ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-dfm-defs_8h.html#a4a484de2afbe34de1cf5036630dad8c1">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_CONTROL (CVMX_ADD_IO_SEG(0x00011800D4000190ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_DLL_CTL2 CVMX_DFM_DLL_CTL2_FUNC()</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_DLL_CTL2_FUNC(<span class="keywordtype">void</span>)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_DLL_CTL2 not supported on this chip\n&quot;</span>);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D40001C8ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-dfm-defs_8h.html#a7e2f0a694c2060de36b6372f6a1cf974">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_DLL_CTL2 (CVMX_ADD_IO_SEG(0x00011800D40001C8ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_DLL_CTL3 CVMX_DFM_DLL_CTL3_FUNC()</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_DLL_CTL3_FUNC(<span class="keywordtype">void</span>)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_DLL_CTL3 not supported on this chip\n&quot;</span>);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000218ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-dfm-defs_8h.html#a2d0803155c0cfb27bba4e8fdf620a55c">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_DLL_CTL3 (CVMX_ADD_IO_SEG(0x00011800D4000218ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_FCLK_CNT CVMX_DFM_FCLK_CNT_FUNC()</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_FCLK_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_FCLK_CNT not supported on this chip\n&quot;</span>);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D40001E0ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-dfm-defs_8h.html#a1ac7a058ef8f0cdd4e2a6988d0136dde">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_FCLK_CNT (CVMX_ADD_IO_SEG(0x00011800D40001E0ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_FNT_BIST CVMX_DFM_FNT_BIST_FUNC()</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_FNT_BIST_FUNC(<span class="keywordtype">void</span>)
<a name="l00168"></a>00168 {
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_FNT_BIST not supported on this chip\n&quot;</span>);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D40007F8ull);
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-dfm-defs_8h.html#aa5c3d69c7cafd177d4a76868556583fe">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_FNT_BIST (CVMX_ADD_IO_SEG(0x00011800D40007F8ull))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_FNT_CTL CVMX_DFM_FNT_CTL_FUNC()</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_FNT_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00179"></a>00179 {
<a name="l00180"></a>00180     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_FNT_CTL not supported on this chip\n&quot;</span>);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000400ull);
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-dfm-defs_8h.html#a7a6d30d6833d94719ca3b7686474f860">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_FNT_CTL (CVMX_ADD_IO_SEG(0x00011800D4000400ull))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_FNT_IENA CVMX_DFM_FNT_IENA_FUNC()</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_FNT_IENA_FUNC(<span class="keywordtype">void</span>)
<a name="l00190"></a>00190 {
<a name="l00191"></a>00191     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_FNT_IENA not supported on this chip\n&quot;</span>);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000410ull);
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-dfm-defs_8h.html#ab735033f41f934bae144593d4b9b4496">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_FNT_IENA (CVMX_ADD_IO_SEG(0x00011800D4000410ull))</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_FNT_SCLK CVMX_DFM_FNT_SCLK_FUNC()</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_FNT_SCLK_FUNC(<span class="keywordtype">void</span>)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_FNT_SCLK not supported on this chip\n&quot;</span>);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000418ull);
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-dfm-defs_8h.html#aeadc29eeb92c48cb09c52300752058fb">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_FNT_SCLK (CVMX_ADD_IO_SEG(0x00011800D4000418ull))</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_FNT_STAT CVMX_DFM_FNT_STAT_FUNC()</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_FNT_STAT_FUNC(<span class="keywordtype">void</span>)
<a name="l00212"></a>00212 {
<a name="l00213"></a>00213     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_FNT_STAT not supported on this chip\n&quot;</span>);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000408ull);
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-dfm-defs_8h.html#afe44afb6e13b45853faa79c39166cd00">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_FNT_STAT (CVMX_ADD_IO_SEG(0x00011800D4000408ull))</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_IFB_CNT CVMX_DFM_IFB_CNT_FUNC()</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_IFB_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00223"></a>00223 {
<a name="l00224"></a>00224     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_IFB_CNT not supported on this chip\n&quot;</span>);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D40001D0ull);
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-dfm-defs_8h.html#a20d935444f4064c694f098c81afb1b7c">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_IFB_CNT (CVMX_ADD_IO_SEG(0x00011800D40001D0ull))</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_MODEREG_PARAMS0 CVMX_DFM_MODEREG_PARAMS0_FUNC()</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_MODEREG_PARAMS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00234"></a>00234 {
<a name="l00235"></a>00235     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_MODEREG_PARAMS0 not supported on this chip\n&quot;</span>);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D40001A8ull);
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-dfm-defs_8h.html#a405f4d3345ed2a57ab592f17ef8f8ad0">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_MODEREG_PARAMS0 (CVMX_ADD_IO_SEG(0x00011800D40001A8ull))</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_MODEREG_PARAMS1 CVMX_DFM_MODEREG_PARAMS1_FUNC()</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_MODEREG_PARAMS1_FUNC(<span class="keywordtype">void</span>)
<a name="l00245"></a>00245 {
<a name="l00246"></a>00246     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_MODEREG_PARAMS1 not supported on this chip\n&quot;</span>);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000260ull);
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-dfm-defs_8h.html#a38bfa3ff13ed521a5b53bf12a98f696f">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_MODEREG_PARAMS1 (CVMX_ADD_IO_SEG(0x00011800D4000260ull))</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_OPS_CNT CVMX_DFM_OPS_CNT_FUNC()</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_OPS_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00256"></a>00256 {
<a name="l00257"></a>00257     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_OPS_CNT not supported on this chip\n&quot;</span>);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D40001D8ull);
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-dfm-defs_8h.html#a4c9af23a5b14a61e32cfe155a7a4b163">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_OPS_CNT (CVMX_ADD_IO_SEG(0x00011800D40001D8ull))</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_PHY_CTL CVMX_DFM_PHY_CTL_FUNC()</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_PHY_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00267"></a>00267 {
<a name="l00268"></a>00268     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_PHY_CTL not supported on this chip\n&quot;</span>);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000210ull);
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-dfm-defs_8h.html#a9e778b00601bcabbcb8c1b09c4348f9d">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_PHY_CTL (CVMX_ADD_IO_SEG(0x00011800D4000210ull))</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_RESET_CTL CVMX_DFM_RESET_CTL_FUNC()</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_RESET_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00278"></a>00278 {
<a name="l00279"></a>00279     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_RESET_CTL not supported on this chip\n&quot;</span>);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000180ull);
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-dfm-defs_8h.html#ab9d0cfbbab3985b2d94bec82d994d344">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_RESET_CTL (CVMX_ADD_IO_SEG(0x00011800D4000180ull))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_RLEVEL_CTL CVMX_DFM_RLEVEL_CTL_FUNC()</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_RLEVEL_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00289"></a>00289 {
<a name="l00290"></a>00290     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_RLEVEL_CTL not supported on this chip\n&quot;</span>);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D40002A0ull);
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-dfm-defs_8h.html#ae63bd4f56afc066c3962b2e5058e494c">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_RLEVEL_CTL (CVMX_ADD_IO_SEG(0x00011800D40002A0ull))</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_RLEVEL_DBG CVMX_DFM_RLEVEL_DBG_FUNC()</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_RLEVEL_DBG_FUNC(<span class="keywordtype">void</span>)
<a name="l00300"></a>00300 {
<a name="l00301"></a>00301     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_RLEVEL_DBG not supported on this chip\n&quot;</span>);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D40002A8ull);
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-dfm-defs_8h.html#a59f1186e7c725e78ebfd17730dc1da9e">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_RLEVEL_DBG (CVMX_ADD_IO_SEG(0x00011800D40002A8ull))</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dfm-defs_8h.html#a1c60315dcb9fbc907a4f1d122b712618">CVMX_DFM_RLEVEL_RANKX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00313"></a>00313           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00314"></a>00314         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_RLEVEL_RANKX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00315"></a>00315     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000280ull) + ((offset) &amp; 1) * 8;
<a name="l00316"></a>00316 }
<a name="l00317"></a>00317 <span class="preprocessor">#else</span>
<a name="l00318"></a><a class="code" href="cvmx-dfm-defs_8h.html#a1c60315dcb9fbc907a4f1d122b712618">00318</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_RLEVEL_RANKX(offset) (CVMX_ADD_IO_SEG(0x00011800D4000280ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_RODT_MASK CVMX_DFM_RODT_MASK_FUNC()</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_RODT_MASK_FUNC(<span class="keywordtype">void</span>)
<a name="l00323"></a>00323 {
<a name="l00324"></a>00324     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00325"></a>00325         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_RODT_MASK not supported on this chip\n&quot;</span>);
<a name="l00326"></a>00326     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000268ull);
<a name="l00327"></a>00327 }
<a name="l00328"></a>00328 <span class="preprocessor">#else</span>
<a name="l00329"></a><a class="code" href="cvmx-dfm-defs_8h.html#a091e48d92a77ea019858d8b73a653fb5">00329</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_RODT_MASK (CVMX_ADD_IO_SEG(0x00011800D4000268ull))</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_SLOT_CTL0 CVMX_DFM_SLOT_CTL0_FUNC()</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_SLOT_CTL0_FUNC(<span class="keywordtype">void</span>)
<a name="l00334"></a>00334 {
<a name="l00335"></a>00335     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00336"></a>00336         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_SLOT_CTL0 not supported on this chip\n&quot;</span>);
<a name="l00337"></a>00337     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D40001F8ull);
<a name="l00338"></a>00338 }
<a name="l00339"></a>00339 <span class="preprocessor">#else</span>
<a name="l00340"></a><a class="code" href="cvmx-dfm-defs_8h.html#a3a7a4f9680b09348c89c741a382d1c92">00340</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_SLOT_CTL0 (CVMX_ADD_IO_SEG(0x00011800D40001F8ull))</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_SLOT_CTL1 CVMX_DFM_SLOT_CTL1_FUNC()</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_SLOT_CTL1_FUNC(<span class="keywordtype">void</span>)
<a name="l00345"></a>00345 {
<a name="l00346"></a>00346     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00347"></a>00347         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_SLOT_CTL1 not supported on this chip\n&quot;</span>);
<a name="l00348"></a>00348     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000200ull);
<a name="l00349"></a>00349 }
<a name="l00350"></a>00350 <span class="preprocessor">#else</span>
<a name="l00351"></a><a class="code" href="cvmx-dfm-defs_8h.html#ab38f2963f7d520cf99899c5a6a621a06">00351</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_SLOT_CTL1 (CVMX_ADD_IO_SEG(0x00011800D4000200ull))</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_TIMING_PARAMS0 CVMX_DFM_TIMING_PARAMS0_FUNC()</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_TIMING_PARAMS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00356"></a>00356 {
<a name="l00357"></a>00357     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00358"></a>00358         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_TIMING_PARAMS0 not supported on this chip\n&quot;</span>);
<a name="l00359"></a>00359     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000198ull);
<a name="l00360"></a>00360 }
<a name="l00361"></a>00361 <span class="preprocessor">#else</span>
<a name="l00362"></a><a class="code" href="cvmx-dfm-defs_8h.html#a8202cc9bda24201708bed8b202f12da2">00362</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_TIMING_PARAMS0 (CVMX_ADD_IO_SEG(0x00011800D4000198ull))</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_TIMING_PARAMS1 CVMX_DFM_TIMING_PARAMS1_FUNC()</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_TIMING_PARAMS1_FUNC(<span class="keywordtype">void</span>)
<a name="l00367"></a>00367 {
<a name="l00368"></a>00368     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00369"></a>00369         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_TIMING_PARAMS1 not supported on this chip\n&quot;</span>);
<a name="l00370"></a>00370     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D40001A0ull);
<a name="l00371"></a>00371 }
<a name="l00372"></a>00372 <span class="preprocessor">#else</span>
<a name="l00373"></a><a class="code" href="cvmx-dfm-defs_8h.html#aa0b2caf5dcd3bb5e28d5eb22e66ee34e">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_TIMING_PARAMS1 (CVMX_ADD_IO_SEG(0x00011800D40001A0ull))</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_WLEVEL_CTL CVMX_DFM_WLEVEL_CTL_FUNC()</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_WLEVEL_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00378"></a>00378 {
<a name="l00379"></a>00379     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00380"></a>00380         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_WLEVEL_CTL not supported on this chip\n&quot;</span>);
<a name="l00381"></a>00381     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000300ull);
<a name="l00382"></a>00382 }
<a name="l00383"></a>00383 <span class="preprocessor">#else</span>
<a name="l00384"></a><a class="code" href="cvmx-dfm-defs_8h.html#a9fde62dcc02fa8820ad44eadc753ea6f">00384</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_WLEVEL_CTL (CVMX_ADD_IO_SEG(0x00011800D4000300ull))</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_WLEVEL_DBG CVMX_DFM_WLEVEL_DBG_FUNC()</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_WLEVEL_DBG_FUNC(<span class="keywordtype">void</span>)
<a name="l00389"></a>00389 {
<a name="l00390"></a>00390     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00391"></a>00391         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_WLEVEL_DBG not supported on this chip\n&quot;</span>);
<a name="l00392"></a>00392     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D4000308ull);
<a name="l00393"></a>00393 }
<a name="l00394"></a>00394 <span class="preprocessor">#else</span>
<a name="l00395"></a><a class="code" href="cvmx-dfm-defs_8h.html#a4c69cd1bcb4950b0b264bf1da914086b">00395</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_WLEVEL_DBG (CVMX_ADD_IO_SEG(0x00011800D4000308ull))</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dfm-defs_8h.html#ae26a90020ead34207bd372a36abd98b3">CVMX_DFM_WLEVEL_RANKX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00399"></a>00399 {
<a name="l00400"></a>00400     <span class="keywordflow">if</span> (!(
<a name="l00401"></a>00401           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00402"></a>00402           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00403"></a>00403         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_WLEVEL_RANKX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00404"></a>00404     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D40002B0ull) + ((offset) &amp; 1) * 8;
<a name="l00405"></a>00405 }
<a name="l00406"></a>00406 <span class="preprocessor">#else</span>
<a name="l00407"></a><a class="code" href="cvmx-dfm-defs_8h.html#ae26a90020ead34207bd372a36abd98b3">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_WLEVEL_RANKX(offset) (CVMX_ADD_IO_SEG(0x00011800D40002B0ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_WODT_MASK CVMX_DFM_WODT_MASK_FUNC()</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DFM_WODT_MASK_FUNC(<span class="keywordtype">void</span>)
<a name="l00412"></a>00412 {
<a name="l00413"></a>00413     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l00414"></a>00414         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DFM_WODT_MASK not supported on this chip\n&quot;</span>);
<a name="l00415"></a>00415     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D40001B0ull);
<a name="l00416"></a>00416 }
<a name="l00417"></a>00417 <span class="preprocessor">#else</span>
<a name="l00418"></a><a class="code" href="cvmx-dfm-defs_8h.html#af5aef10311cd4df6319ab2a5b20393ef">00418</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DFM_WODT_MASK (CVMX_ADD_IO_SEG(0x00011800D40001B0ull))</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00421"></a>00421 <span class="comment">/**</span>
<a name="l00422"></a>00422 <span class="comment"> * cvmx_dfm_char_ctl</span>
<a name="l00423"></a>00423 <span class="comment"> *</span>
<a name="l00424"></a>00424 <span class="comment"> * DFM_CHAR_CTL = DFM Characterization Control</span>
<a name="l00425"></a>00425 <span class="comment"> * This register is an assortment of various control fields needed to charecterize the DDR3 interface</span>
<a name="l00426"></a>00426 <span class="comment"> *</span>
<a name="l00427"></a>00427 <span class="comment"> * Notes:</span>
<a name="l00428"></a>00428 <span class="comment"> * DR bit applies on the DQ port</span>
<a name="l00429"></a>00429 <span class="comment"> *</span>
<a name="l00430"></a>00430 <span class="comment"> */</span>
<a name="l00431"></a><a class="code" href="unioncvmx__dfm__char__ctl.html">00431</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__char__ctl.html" title="cvmx_dfm_char_ctl">cvmx_dfm_char_ctl</a> {
<a name="l00432"></a><a class="code" href="unioncvmx__dfm__char__ctl.html#aa3662031f01cac9771e7b40569f0acd5">00432</a>     uint64_t <a class="code" href="unioncvmx__dfm__char__ctl.html#aa3662031f01cac9771e7b40569f0acd5">u64</a>;
<a name="l00433"></a><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html">00433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html">cvmx_dfm_char_ctl_s</a> {
<a name="l00434"></a>00434 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#ae18f1fe9bad811e5a5d0a06646bddd04">reserved_44_63</a>               : 20;
<a name="l00436"></a>00436     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#a2be559436671fb1453a09d24d1a4b59c">dr</a>                           : 1;  <span class="comment">/**&lt; Pattern at Data Rate (not Clock Rate) */</span>
<a name="l00437"></a>00437     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#af3bdd0d7a4bd0eb206fed9dde4916e31">skew_on</a>                      : 1;  <span class="comment">/**&lt; Skew adjacent bits */</span>
<a name="l00438"></a>00438     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#ac926c7d9dce09378024313c7d696b6e4">en</a>                           : 1;  <span class="comment">/**&lt; Enable characterization */</span>
<a name="l00439"></a>00439     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#af8f3d7b562d366eda819e64f9176744e">sel</a>                          : 1;  <span class="comment">/**&lt; Pattern select</span>
<a name="l00440"></a>00440 <span class="comment">                                                         0 = PRBS</span>
<a name="l00441"></a>00441 <span class="comment">                                                         1 = Programmable pattern */</span>
<a name="l00442"></a>00442     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#a02f6edfca6c0a1ea44cb056f95deb422">prog</a>                         : 8;  <span class="comment">/**&lt; Programmable pattern */</span>
<a name="l00443"></a>00443     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#a2c7a33873a77e453fc59dee8323f05f1">prbs</a>                         : 32; <span class="comment">/**&lt; PRBS Polynomial */</span>
<a name="l00444"></a>00444 <span class="preprocessor">#else</span>
<a name="l00445"></a><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#a2c7a33873a77e453fc59dee8323f05f1">00445</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#a2c7a33873a77e453fc59dee8323f05f1">prbs</a>                         : 32;
<a name="l00446"></a><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#a02f6edfca6c0a1ea44cb056f95deb422">00446</a>     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#a02f6edfca6c0a1ea44cb056f95deb422">prog</a>                         : 8;
<a name="l00447"></a><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#af8f3d7b562d366eda819e64f9176744e">00447</a>     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#af8f3d7b562d366eda819e64f9176744e">sel</a>                          : 1;
<a name="l00448"></a><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#ac926c7d9dce09378024313c7d696b6e4">00448</a>     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#ac926c7d9dce09378024313c7d696b6e4">en</a>                           : 1;
<a name="l00449"></a><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#af3bdd0d7a4bd0eb206fed9dde4916e31">00449</a>     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#af3bdd0d7a4bd0eb206fed9dde4916e31">skew_on</a>                      : 1;
<a name="l00450"></a><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#a2be559436671fb1453a09d24d1a4b59c">00450</a>     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#a2be559436671fb1453a09d24d1a4b59c">dr</a>                           : 1;
<a name="l00451"></a><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#ae18f1fe9bad811e5a5d0a06646bddd04">00451</a>     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html#ae18f1fe9bad811e5a5d0a06646bddd04">reserved_44_63</a>               : 20;
<a name="l00452"></a>00452 <span class="preprocessor">#endif</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__char__ctl.html#acc7673c57e998b0049443eb33b071e43">s</a>;
<a name="l00454"></a><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html">00454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html">cvmx_dfm_char_ctl_cn63xx</a> {
<a name="l00455"></a>00455 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#abcf38ac845de1a6b5125e09a48621364">reserved_42_63</a>               : 22;
<a name="l00457"></a>00457     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#a6dfe0a60d948e6b0cb6de51995cae599">en</a>                           : 1;  <span class="comment">/**&lt; Enable characterization */</span>
<a name="l00458"></a>00458     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#a5236bf748893b5d39fb0781a847e834c">sel</a>                          : 1;  <span class="comment">/**&lt; Pattern select</span>
<a name="l00459"></a>00459 <span class="comment">                                                         0 = PRBS</span>
<a name="l00460"></a>00460 <span class="comment">                                                         1 = Programmable pattern */</span>
<a name="l00461"></a>00461     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#a52a3e3aa13959b7fbc3184beec821b6f">prog</a>                         : 8;  <span class="comment">/**&lt; Programmable pattern */</span>
<a name="l00462"></a>00462     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#a0ae291282fcc23a580275f62e5bd8ec3">prbs</a>                         : 32; <span class="comment">/**&lt; PRBS Polynomial */</span>
<a name="l00463"></a>00463 <span class="preprocessor">#else</span>
<a name="l00464"></a><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#a0ae291282fcc23a580275f62e5bd8ec3">00464</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#a0ae291282fcc23a580275f62e5bd8ec3">prbs</a>                         : 32;
<a name="l00465"></a><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#a52a3e3aa13959b7fbc3184beec821b6f">00465</a>     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#a52a3e3aa13959b7fbc3184beec821b6f">prog</a>                         : 8;
<a name="l00466"></a><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#a5236bf748893b5d39fb0781a847e834c">00466</a>     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#a5236bf748893b5d39fb0781a847e834c">sel</a>                          : 1;
<a name="l00467"></a><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#a6dfe0a60d948e6b0cb6de51995cae599">00467</a>     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#a6dfe0a60d948e6b0cb6de51995cae599">en</a>                           : 1;
<a name="l00468"></a><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#abcf38ac845de1a6b5125e09a48621364">00468</a>     uint64_t <a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html#abcf38ac845de1a6b5125e09a48621364">reserved_42_63</a>               : 22;
<a name="l00469"></a>00469 <span class="preprocessor">#endif</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__char__ctl.html#a1fdff44227e34971eacdf6d78a814db7">cn63xx</a>;
<a name="l00471"></a><a class="code" href="unioncvmx__dfm__char__ctl.html#abc84e763edad279cb42c520cacc74447">00471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__cn63xx.html">cvmx_dfm_char_ctl_cn63xx</a>       <a class="code" href="unioncvmx__dfm__char__ctl.html#abc84e763edad279cb42c520cacc74447">cn63xxp1</a>;
<a name="l00472"></a><a class="code" href="unioncvmx__dfm__char__ctl.html#a6c6390c7df6ec42252391aa335b2ceb6">00472</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__ctl_1_1cvmx__dfm__char__ctl__s.html">cvmx_dfm_char_ctl_s</a>            <a class="code" href="unioncvmx__dfm__char__ctl.html#a6c6390c7df6ec42252391aa335b2ceb6">cn66xx</a>;
<a name="l00473"></a>00473 };
<a name="l00474"></a><a class="code" href="cvmx-dfm-defs_8h.html#ad1bcf30c2e53662e9302cdc553213446">00474</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__char__ctl.html" title="cvmx_dfm_char_ctl">cvmx_dfm_char_ctl</a> <a class="code" href="unioncvmx__dfm__char__ctl.html" title="cvmx_dfm_char_ctl">cvmx_dfm_char_ctl_t</a>;
<a name="l00475"></a>00475 <span class="comment"></span>
<a name="l00476"></a>00476 <span class="comment">/**</span>
<a name="l00477"></a>00477 <span class="comment"> * cvmx_dfm_char_mask0</span>
<a name="l00478"></a>00478 <span class="comment"> *</span>
<a name="l00479"></a>00479 <span class="comment"> * DFM_CHAR_MASK0 = DFM Characterization Control Mask0</span>
<a name="l00480"></a>00480 <span class="comment"> * This register is an assortment of various control fields needed to charecterize the DDR3 interface</span>
<a name="l00481"></a>00481 <span class="comment"> */</span>
<a name="l00482"></a><a class="code" href="unioncvmx__dfm__char__mask0.html">00482</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__char__mask0.html" title="cvmx_dfm_char_mask0">cvmx_dfm_char_mask0</a> {
<a name="l00483"></a><a class="code" href="unioncvmx__dfm__char__mask0.html#a48e3bdc04ca204c7ae6a0537268d2d18">00483</a>     uint64_t <a class="code" href="unioncvmx__dfm__char__mask0.html#a48e3bdc04ca204c7ae6a0537268d2d18">u64</a>;
<a name="l00484"></a><a class="code" href="structcvmx__dfm__char__mask0_1_1cvmx__dfm__char__mask0__s.html">00484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__mask0_1_1cvmx__dfm__char__mask0__s.html">cvmx_dfm_char_mask0_s</a> {
<a name="l00485"></a>00485 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__char__mask0_1_1cvmx__dfm__char__mask0__s.html#a1f6fe928423e6a4a070691e562536c6b">reserved_16_63</a>               : 48;
<a name="l00487"></a>00487     uint64_t <a class="code" href="structcvmx__dfm__char__mask0_1_1cvmx__dfm__char__mask0__s.html#a693019adac816f1b780c4dd21127d109">mask</a>                         : 16; <span class="comment">/**&lt; Mask for DQ0[15:0] */</span>
<a name="l00488"></a>00488 <span class="preprocessor">#else</span>
<a name="l00489"></a><a class="code" href="structcvmx__dfm__char__mask0_1_1cvmx__dfm__char__mask0__s.html#a693019adac816f1b780c4dd21127d109">00489</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__char__mask0_1_1cvmx__dfm__char__mask0__s.html#a693019adac816f1b780c4dd21127d109">mask</a>                         : 16;
<a name="l00490"></a><a class="code" href="structcvmx__dfm__char__mask0_1_1cvmx__dfm__char__mask0__s.html#a1f6fe928423e6a4a070691e562536c6b">00490</a>     uint64_t <a class="code" href="structcvmx__dfm__char__mask0_1_1cvmx__dfm__char__mask0__s.html#a1f6fe928423e6a4a070691e562536c6b">reserved_16_63</a>               : 48;
<a name="l00491"></a>00491 <span class="preprocessor">#endif</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__char__mask0.html#a9baf9d47bb5a33f654c751fc8f57d67a">s</a>;
<a name="l00493"></a><a class="code" href="unioncvmx__dfm__char__mask0.html#ada7242b4da8f3889d1baf01d0e1c7247">00493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__mask0_1_1cvmx__dfm__char__mask0__s.html">cvmx_dfm_char_mask0_s</a>          <a class="code" href="unioncvmx__dfm__char__mask0.html#ada7242b4da8f3889d1baf01d0e1c7247">cn63xx</a>;
<a name="l00494"></a><a class="code" href="unioncvmx__dfm__char__mask0.html#adad253eb8f16617d12d256bb84623608">00494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__mask0_1_1cvmx__dfm__char__mask0__s.html">cvmx_dfm_char_mask0_s</a>          <a class="code" href="unioncvmx__dfm__char__mask0.html#adad253eb8f16617d12d256bb84623608">cn63xxp1</a>;
<a name="l00495"></a><a class="code" href="unioncvmx__dfm__char__mask0.html#abd6b0fe66927231bd05bfb8421c9d8c6">00495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__mask0_1_1cvmx__dfm__char__mask0__s.html">cvmx_dfm_char_mask0_s</a>          <a class="code" href="unioncvmx__dfm__char__mask0.html#abd6b0fe66927231bd05bfb8421c9d8c6">cn66xx</a>;
<a name="l00496"></a>00496 };
<a name="l00497"></a><a class="code" href="cvmx-dfm-defs_8h.html#a27710c3740c5ff34003830fc3f1ed431">00497</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__char__mask0.html" title="cvmx_dfm_char_mask0">cvmx_dfm_char_mask0</a> <a class="code" href="unioncvmx__dfm__char__mask0.html" title="cvmx_dfm_char_mask0">cvmx_dfm_char_mask0_t</a>;
<a name="l00498"></a>00498 <span class="comment"></span>
<a name="l00499"></a>00499 <span class="comment">/**</span>
<a name="l00500"></a>00500 <span class="comment"> * cvmx_dfm_char_mask2</span>
<a name="l00501"></a>00501 <span class="comment"> *</span>
<a name="l00502"></a>00502 <span class="comment"> * DFM_CHAR_MASK2 = DFM Characterization Control Mask2</span>
<a name="l00503"></a>00503 <span class="comment"> * This register is an assortment of various control fields needed to charecterize the DDR3 interface</span>
<a name="l00504"></a>00504 <span class="comment"> */</span>
<a name="l00505"></a><a class="code" href="unioncvmx__dfm__char__mask2.html">00505</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__char__mask2.html" title="cvmx_dfm_char_mask2">cvmx_dfm_char_mask2</a> {
<a name="l00506"></a><a class="code" href="unioncvmx__dfm__char__mask2.html#aa0ccae4adb49a172f380c0b8ebb77a42">00506</a>     uint64_t <a class="code" href="unioncvmx__dfm__char__mask2.html#aa0ccae4adb49a172f380c0b8ebb77a42">u64</a>;
<a name="l00507"></a><a class="code" href="structcvmx__dfm__char__mask2_1_1cvmx__dfm__char__mask2__s.html">00507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__mask2_1_1cvmx__dfm__char__mask2__s.html">cvmx_dfm_char_mask2_s</a> {
<a name="l00508"></a>00508 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__char__mask2_1_1cvmx__dfm__char__mask2__s.html#a8d3e98c9df2cbcc81bdda4e0e02c52af">reserved_16_63</a>               : 48;
<a name="l00510"></a>00510     uint64_t <a class="code" href="structcvmx__dfm__char__mask2_1_1cvmx__dfm__char__mask2__s.html#a42e867ca0fdd8f67f9132059f3e3afee">mask</a>                         : 16; <span class="comment">/**&lt; Mask for DQ1[15:0] */</span>
<a name="l00511"></a>00511 <span class="preprocessor">#else</span>
<a name="l00512"></a><a class="code" href="structcvmx__dfm__char__mask2_1_1cvmx__dfm__char__mask2__s.html#a42e867ca0fdd8f67f9132059f3e3afee">00512</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__char__mask2_1_1cvmx__dfm__char__mask2__s.html#a42e867ca0fdd8f67f9132059f3e3afee">mask</a>                         : 16;
<a name="l00513"></a><a class="code" href="structcvmx__dfm__char__mask2_1_1cvmx__dfm__char__mask2__s.html#a8d3e98c9df2cbcc81bdda4e0e02c52af">00513</a>     uint64_t <a class="code" href="structcvmx__dfm__char__mask2_1_1cvmx__dfm__char__mask2__s.html#a8d3e98c9df2cbcc81bdda4e0e02c52af">reserved_16_63</a>               : 48;
<a name="l00514"></a>00514 <span class="preprocessor">#endif</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__char__mask2.html#ab31544908867e8692fec56ac637c9ab3">s</a>;
<a name="l00516"></a><a class="code" href="unioncvmx__dfm__char__mask2.html#aa614e143a9e4452038d0bc63d5fd5193">00516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__mask2_1_1cvmx__dfm__char__mask2__s.html">cvmx_dfm_char_mask2_s</a>          <a class="code" href="unioncvmx__dfm__char__mask2.html#aa614e143a9e4452038d0bc63d5fd5193">cn63xx</a>;
<a name="l00517"></a><a class="code" href="unioncvmx__dfm__char__mask2.html#a4d0a7f92a7ea065aef095756cdf40f9b">00517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__mask2_1_1cvmx__dfm__char__mask2__s.html">cvmx_dfm_char_mask2_s</a>          <a class="code" href="unioncvmx__dfm__char__mask2.html#a4d0a7f92a7ea065aef095756cdf40f9b">cn63xxp1</a>;
<a name="l00518"></a><a class="code" href="unioncvmx__dfm__char__mask2.html#aa1111a6cd7d5bacd1a69d3fed2193ad0">00518</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__mask2_1_1cvmx__dfm__char__mask2__s.html">cvmx_dfm_char_mask2_s</a>          <a class="code" href="unioncvmx__dfm__char__mask2.html#aa1111a6cd7d5bacd1a69d3fed2193ad0">cn66xx</a>;
<a name="l00519"></a>00519 };
<a name="l00520"></a><a class="code" href="cvmx-dfm-defs_8h.html#ac1fc51614e6f27db430ee828030c5e4c">00520</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__char__mask2.html" title="cvmx_dfm_char_mask2">cvmx_dfm_char_mask2</a> <a class="code" href="unioncvmx__dfm__char__mask2.html" title="cvmx_dfm_char_mask2">cvmx_dfm_char_mask2_t</a>;
<a name="l00521"></a>00521 <span class="comment"></span>
<a name="l00522"></a>00522 <span class="comment">/**</span>
<a name="l00523"></a>00523 <span class="comment"> * cvmx_dfm_char_mask4</span>
<a name="l00524"></a>00524 <span class="comment"> *</span>
<a name="l00525"></a>00525 <span class="comment"> * DFM_CHAR_MASK4 = DFM Characterization Mask4</span>
<a name="l00526"></a>00526 <span class="comment"> * This register is an assortment of various control fields needed to charecterize the DDR3 interface</span>
<a name="l00527"></a>00527 <span class="comment"> */</span>
<a name="l00528"></a><a class="code" href="unioncvmx__dfm__char__mask4.html">00528</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__char__mask4.html" title="cvmx_dfm_char_mask4">cvmx_dfm_char_mask4</a> {
<a name="l00529"></a><a class="code" href="unioncvmx__dfm__char__mask4.html#af75a3f4cd187fac347f1194740c32308">00529</a>     uint64_t <a class="code" href="unioncvmx__dfm__char__mask4.html#af75a3f4cd187fac347f1194740c32308">u64</a>;
<a name="l00530"></a><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html">00530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html">cvmx_dfm_char_mask4_s</a> {
<a name="l00531"></a>00531 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#acff40699171e4fae5a0785cce489ac81">reserved_33_63</a>               : 31;
<a name="l00533"></a>00533     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a2b95ab523534f8ec92be59d8c62b21dd">reset_n_mask</a>                 : 1;  <span class="comment">/**&lt; Mask for RESET_N */</span>
<a name="l00534"></a>00534     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a5322fc677a454115c9b287e91cb1e677">a_mask</a>                       : 16; <span class="comment">/**&lt; Mask for A[15:0] */</span>
<a name="l00535"></a>00535     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a9a5a6217020a58bd52488061046116d6">ba_mask</a>                      : 3;  <span class="comment">/**&lt; Mask for BA[2:0] */</span>
<a name="l00536"></a>00536     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a71bdf53d12303aba0e09ce2c36055abb">we_n_mask</a>                    : 1;  <span class="comment">/**&lt; Mask for WE_N */</span>
<a name="l00537"></a>00537     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a099ef211e6565b0c12485fbb35fb2f34">cas_n_mask</a>                   : 1;  <span class="comment">/**&lt; Mask for CAS_N */</span>
<a name="l00538"></a>00538     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a4f952c95e83a8e05e1200a09754fec10">ras_n_mask</a>                   : 1;  <span class="comment">/**&lt; Mask for RAS_N */</span>
<a name="l00539"></a>00539     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a0ee1abab98aad0471eac816b6a29dea6">odt1_mask</a>                    : 2;  <span class="comment">/**&lt; Mask for ODT1</span>
<a name="l00540"></a>00540 <span class="comment">                                                         For DFM, ODT1 is reserved. */</span>
<a name="l00541"></a>00541     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#aca689d4fa1a35c6c3aab56170878b0ae">odt0_mask</a>                    : 2;  <span class="comment">/**&lt; Mask for ODT0 */</span>
<a name="l00542"></a>00542     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a0147a1ed6de391f06d617294a082b3de">cs1_n_mask</a>                   : 2;  <span class="comment">/**&lt; Mask for CS1_N</span>
<a name="l00543"></a>00543 <span class="comment">                                                         For DFM, CS1_N is reserved. */</span>
<a name="l00544"></a>00544     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a29632281117938e6aa5e1285b66dea4e">cs0_n_mask</a>                   : 2;  <span class="comment">/**&lt; Mask for CS0_N */</span>
<a name="l00545"></a>00545     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a1aedde422063c5d656778b93412ff26b">cke_mask</a>                     : 2;  <span class="comment">/**&lt; Mask for CKE</span>
<a name="l00546"></a>00546 <span class="comment">                                                         For DFM, CKE_MASK[1] is reserved. */</span>
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a1aedde422063c5d656778b93412ff26b">00548</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a1aedde422063c5d656778b93412ff26b">cke_mask</a>                     : 2;
<a name="l00549"></a><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a29632281117938e6aa5e1285b66dea4e">00549</a>     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a29632281117938e6aa5e1285b66dea4e">cs0_n_mask</a>                   : 2;
<a name="l00550"></a><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a0147a1ed6de391f06d617294a082b3de">00550</a>     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a0147a1ed6de391f06d617294a082b3de">cs1_n_mask</a>                   : 2;
<a name="l00551"></a><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#aca689d4fa1a35c6c3aab56170878b0ae">00551</a>     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#aca689d4fa1a35c6c3aab56170878b0ae">odt0_mask</a>                    : 2;
<a name="l00552"></a><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a0ee1abab98aad0471eac816b6a29dea6">00552</a>     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a0ee1abab98aad0471eac816b6a29dea6">odt1_mask</a>                    : 2;
<a name="l00553"></a><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a4f952c95e83a8e05e1200a09754fec10">00553</a>     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a4f952c95e83a8e05e1200a09754fec10">ras_n_mask</a>                   : 1;
<a name="l00554"></a><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a099ef211e6565b0c12485fbb35fb2f34">00554</a>     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a099ef211e6565b0c12485fbb35fb2f34">cas_n_mask</a>                   : 1;
<a name="l00555"></a><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a71bdf53d12303aba0e09ce2c36055abb">00555</a>     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a71bdf53d12303aba0e09ce2c36055abb">we_n_mask</a>                    : 1;
<a name="l00556"></a><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a9a5a6217020a58bd52488061046116d6">00556</a>     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a9a5a6217020a58bd52488061046116d6">ba_mask</a>                      : 3;
<a name="l00557"></a><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a5322fc677a454115c9b287e91cb1e677">00557</a>     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a5322fc677a454115c9b287e91cb1e677">a_mask</a>                       : 16;
<a name="l00558"></a><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a2b95ab523534f8ec92be59d8c62b21dd">00558</a>     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#a2b95ab523534f8ec92be59d8c62b21dd">reset_n_mask</a>                 : 1;
<a name="l00559"></a><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#acff40699171e4fae5a0785cce489ac81">00559</a>     uint64_t <a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html#acff40699171e4fae5a0785cce489ac81">reserved_33_63</a>               : 31;
<a name="l00560"></a>00560 <span class="preprocessor">#endif</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__char__mask4.html#a09294ebde03ff695713317ba61f65479">s</a>;
<a name="l00562"></a><a class="code" href="unioncvmx__dfm__char__mask4.html#a1d2179af68dd768c1cfb08610d3867b2">00562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html">cvmx_dfm_char_mask4_s</a>          <a class="code" href="unioncvmx__dfm__char__mask4.html#a1d2179af68dd768c1cfb08610d3867b2">cn63xx</a>;
<a name="l00563"></a><a class="code" href="unioncvmx__dfm__char__mask4.html#a9673f6cfb9cb4c1f93c050f4b86493be">00563</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__char__mask4_1_1cvmx__dfm__char__mask4__s.html">cvmx_dfm_char_mask4_s</a>          <a class="code" href="unioncvmx__dfm__char__mask4.html#a9673f6cfb9cb4c1f93c050f4b86493be">cn66xx</a>;
<a name="l00564"></a>00564 };
<a name="l00565"></a><a class="code" href="cvmx-dfm-defs_8h.html#a1ddac6cb3b94c0a6472f856f01dc4e27">00565</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__char__mask4.html" title="cvmx_dfm_char_mask4">cvmx_dfm_char_mask4</a> <a class="code" href="unioncvmx__dfm__char__mask4.html" title="cvmx_dfm_char_mask4">cvmx_dfm_char_mask4_t</a>;
<a name="l00566"></a>00566 <span class="comment"></span>
<a name="l00567"></a>00567 <span class="comment">/**</span>
<a name="l00568"></a>00568 <span class="comment"> * cvmx_dfm_comp_ctl2</span>
<a name="l00569"></a>00569 <span class="comment"> *</span>
<a name="l00570"></a>00570 <span class="comment"> * DFM_COMP_CTL2 = DFM Compensation control2</span>
<a name="l00571"></a>00571 <span class="comment"> *</span>
<a name="l00572"></a>00572 <span class="comment"> */</span>
<a name="l00573"></a><a class="code" href="unioncvmx__dfm__comp__ctl2.html">00573</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__comp__ctl2.html" title="cvmx_dfm_comp_ctl2">cvmx_dfm_comp_ctl2</a> {
<a name="l00574"></a><a class="code" href="unioncvmx__dfm__comp__ctl2.html#a0f5aaf113098dad3a4042cf8c7e49e8d">00574</a>     uint64_t <a class="code" href="unioncvmx__dfm__comp__ctl2.html#a0f5aaf113098dad3a4042cf8c7e49e8d">u64</a>;
<a name="l00575"></a><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html">00575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html">cvmx_dfm_comp_ctl2_s</a> {
<a name="l00576"></a>00576 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a830e83c56250f110d659d02ade63f934">reserved_34_63</a>               : 30;
<a name="l00578"></a>00578     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#ac3ecb90aa33891cf4c001f1cf42d8f53">ddr__ptune</a>                   : 4;  <span class="comment">/**&lt; DDR pctl from compensation circuit</span>
<a name="l00579"></a>00579 <span class="comment">                                                         The encoded value provides debug information for the</span>
<a name="l00580"></a>00580 <span class="comment">                                                         compensation impedance on P-pullup */</span>
<a name="l00581"></a>00581     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#acfb4d1303cdbf845b9049fec9fd4dc2c">ddr__ntune</a>                   : 4;  <span class="comment">/**&lt; DDR nctl from compensation circuit</span>
<a name="l00582"></a>00582 <span class="comment">                                                         The encoded value provides debug information for the</span>
<a name="l00583"></a>00583 <span class="comment">                                                         compensation impedance on N-pulldown */</span>
<a name="l00584"></a>00584     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#ad39eee44da6b47b2a77e59dd9b621317">m180</a>                         : 1;  <span class="comment">/**&lt; Cap impedance at 180 ohm (instead of 240 ohm) */</span>
<a name="l00585"></a>00585     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a7e8f80f28007ce0e453351ffd9b032db">byp</a>                          : 1;  <span class="comment">/**&lt; Bypass mode</span>
<a name="l00586"></a>00586 <span class="comment">                                                         Use compensation setting from PTUNE,NTUNE */</span>
<a name="l00587"></a>00587     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a00e8f5be3e9d4f49040804e4f98d2282">ptune</a>                        : 4;  <span class="comment">/**&lt; PCTL impedance control in bypass mode */</span>
<a name="l00588"></a>00588     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a3e760ffefd53a553d11df31ad8fbc877">ntune</a>                        : 4;  <span class="comment">/**&lt; NCTL impedance control in bypass mode */</span>
<a name="l00589"></a>00589     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a467f7dee2752373aa543a9c955643e64">rodt_ctl</a>                     : 4;  <span class="comment">/**&lt; NCTL RODT impedance control bits</span>
<a name="l00590"></a>00590 <span class="comment">                                                         0000 = No ODT</span>
<a name="l00591"></a>00591 <span class="comment">                                                         0001 = 20 ohm</span>
<a name="l00592"></a>00592 <span class="comment">                                                         0010 = 30 ohm</span>
<a name="l00593"></a>00593 <span class="comment">                                                         0011 = 40 ohm</span>
<a name="l00594"></a>00594 <span class="comment">                                                         0100 = 60 ohm</span>
<a name="l00595"></a>00595 <span class="comment">                                                         0101 = 120 ohm</span>
<a name="l00596"></a>00596 <span class="comment">                                                         0110-1111 = Reserved */</span>
<a name="l00597"></a>00597     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a13a87b22796391d4db63fe23aaf60355">cmd_ctl</a>                      : 4;  <span class="comment">/**&lt; Drive strength control for CMD/A/RESET_N/CKE drivers</span>
<a name="l00598"></a>00598 <span class="comment">                                                         0001 = 24 ohm</span>
<a name="l00599"></a>00599 <span class="comment">                                                         0010 = 26.67 ohm</span>
<a name="l00600"></a>00600 <span class="comment">                                                         0011 = 30 ohm</span>
<a name="l00601"></a>00601 <span class="comment">                                                         0100 = 34.3 ohm</span>
<a name="l00602"></a>00602 <span class="comment">                                                         0101 = 40 ohm</span>
<a name="l00603"></a>00603 <span class="comment">                                                         0110 = 48 ohm</span>
<a name="l00604"></a>00604 <span class="comment">                                                         0111 = 60 ohm</span>
<a name="l00605"></a>00605 <span class="comment">                                                         0000,1000-1111 = Reserved */</span>
<a name="l00606"></a>00606     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#af617c39efd18764ab0c20f2158c4ff15">ck_ctl</a>                       : 4;  <span class="comment">/**&lt; Drive strength control for CK/CS_N/ODT drivers</span>
<a name="l00607"></a>00607 <span class="comment">                                                         0001 = 24 ohm</span>
<a name="l00608"></a>00608 <span class="comment">                                                         0010 = 26.67 ohm</span>
<a name="l00609"></a>00609 <span class="comment">                                                         0011 = 30 ohm</span>
<a name="l00610"></a>00610 <span class="comment">                                                         0100 = 34.3 ohm</span>
<a name="l00611"></a>00611 <span class="comment">                                                         0101 = 40 ohm</span>
<a name="l00612"></a>00612 <span class="comment">                                                         0110 = 48 ohm</span>
<a name="l00613"></a>00613 <span class="comment">                                                         0111 = 60 ohm</span>
<a name="l00614"></a>00614 <span class="comment">                                                         0000,1000-1111 = Reserved */</span>
<a name="l00615"></a>00615     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#af70320bea4cf6e6e519541df3fff6ca2">dqx_ctl</a>                      : 4;  <span class="comment">/**&lt; Drive strength control for DQ/DQS drivers</span>
<a name="l00616"></a>00616 <span class="comment">                                                         0001 = 24 ohm</span>
<a name="l00617"></a>00617 <span class="comment">                                                         0010 = 26.67 ohm</span>
<a name="l00618"></a>00618 <span class="comment">                                                         0011 = 30 ohm</span>
<a name="l00619"></a>00619 <span class="comment">                                                         0100 = 34.3 ohm</span>
<a name="l00620"></a>00620 <span class="comment">                                                         0101 = 40 ohm</span>
<a name="l00621"></a>00621 <span class="comment">                                                         0110 = 48 ohm</span>
<a name="l00622"></a>00622 <span class="comment">                                                         0111 = 60 ohm</span>
<a name="l00623"></a>00623 <span class="comment">                                                         0000,1000-1111 = Reserved */</span>
<a name="l00624"></a>00624 <span class="preprocessor">#else</span>
<a name="l00625"></a><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#af70320bea4cf6e6e519541df3fff6ca2">00625</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#af70320bea4cf6e6e519541df3fff6ca2">dqx_ctl</a>                      : 4;
<a name="l00626"></a><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#af617c39efd18764ab0c20f2158c4ff15">00626</a>     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#af617c39efd18764ab0c20f2158c4ff15">ck_ctl</a>                       : 4;
<a name="l00627"></a><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a13a87b22796391d4db63fe23aaf60355">00627</a>     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a13a87b22796391d4db63fe23aaf60355">cmd_ctl</a>                      : 4;
<a name="l00628"></a><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a467f7dee2752373aa543a9c955643e64">00628</a>     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a467f7dee2752373aa543a9c955643e64">rodt_ctl</a>                     : 4;
<a name="l00629"></a><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a3e760ffefd53a553d11df31ad8fbc877">00629</a>     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a3e760ffefd53a553d11df31ad8fbc877">ntune</a>                        : 4;
<a name="l00630"></a><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a00e8f5be3e9d4f49040804e4f98d2282">00630</a>     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a00e8f5be3e9d4f49040804e4f98d2282">ptune</a>                        : 4;
<a name="l00631"></a><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a7e8f80f28007ce0e453351ffd9b032db">00631</a>     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a7e8f80f28007ce0e453351ffd9b032db">byp</a>                          : 1;
<a name="l00632"></a><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#ad39eee44da6b47b2a77e59dd9b621317">00632</a>     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#ad39eee44da6b47b2a77e59dd9b621317">m180</a>                         : 1;
<a name="l00633"></a><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#acfb4d1303cdbf845b9049fec9fd4dc2c">00633</a>     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#acfb4d1303cdbf845b9049fec9fd4dc2c">ddr__ntune</a>                   : 4;
<a name="l00634"></a><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#ac3ecb90aa33891cf4c001f1cf42d8f53">00634</a>     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#ac3ecb90aa33891cf4c001f1cf42d8f53">ddr__ptune</a>                   : 4;
<a name="l00635"></a><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a830e83c56250f110d659d02ade63f934">00635</a>     uint64_t <a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html#a830e83c56250f110d659d02ade63f934">reserved_34_63</a>               : 30;
<a name="l00636"></a>00636 <span class="preprocessor">#endif</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__comp__ctl2.html#a6858bf68ef95521366160452db4f64a4">s</a>;
<a name="l00638"></a><a class="code" href="unioncvmx__dfm__comp__ctl2.html#a387140d46a496da7e51b57010b4e8f33">00638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html">cvmx_dfm_comp_ctl2_s</a>           <a class="code" href="unioncvmx__dfm__comp__ctl2.html#a387140d46a496da7e51b57010b4e8f33">cn63xx</a>;
<a name="l00639"></a><a class="code" href="unioncvmx__dfm__comp__ctl2.html#acf064e67b5a5e0935f0d6484cb0f4236">00639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html">cvmx_dfm_comp_ctl2_s</a>           <a class="code" href="unioncvmx__dfm__comp__ctl2.html#acf064e67b5a5e0935f0d6484cb0f4236">cn63xxp1</a>;
<a name="l00640"></a><a class="code" href="unioncvmx__dfm__comp__ctl2.html#a2de147de6f040040802f5deef4977492">00640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__comp__ctl2_1_1cvmx__dfm__comp__ctl2__s.html">cvmx_dfm_comp_ctl2_s</a>           <a class="code" href="unioncvmx__dfm__comp__ctl2.html#a2de147de6f040040802f5deef4977492">cn66xx</a>;
<a name="l00641"></a>00641 };
<a name="l00642"></a><a class="code" href="cvmx-dfm-defs_8h.html#a465c2ca0c0551a37553c1189221d5976">00642</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__comp__ctl2.html" title="cvmx_dfm_comp_ctl2">cvmx_dfm_comp_ctl2</a> <a class="code" href="unioncvmx__dfm__comp__ctl2.html" title="cvmx_dfm_comp_ctl2">cvmx_dfm_comp_ctl2_t</a>;
<a name="l00643"></a>00643 <span class="comment"></span>
<a name="l00644"></a>00644 <span class="comment">/**</span>
<a name="l00645"></a>00645 <span class="comment"> * cvmx_dfm_config</span>
<a name="l00646"></a>00646 <span class="comment"> *</span>
<a name="l00647"></a>00647 <span class="comment"> * DFM_CONFIG = DFM Memory Configuration Register</span>
<a name="l00648"></a>00648 <span class="comment"> *</span>
<a name="l00649"></a>00649 <span class="comment"> * This register controls certain parameters of  Memory Configuration</span>
<a name="l00650"></a>00650 <span class="comment"> *</span>
<a name="l00651"></a>00651 <span class="comment"> * Notes:</span>
<a name="l00652"></a>00652 <span class="comment"> * a. The self refresh entry sequence(s) power the DLL up/down (depending on DFM_MODEREG_PARAMS[DLL])</span>
<a name="l00653"></a>00653 <span class="comment"> * when DFM_CONFIG[SREF_WITH_DLL] is set</span>
<a name="l00654"></a>00654 <span class="comment"> * b. Prior to the self-refresh exit sequence, DFM_MODEREG_PARAMS should be re-programmed (if needed) to the</span>
<a name="l00655"></a>00655 <span class="comment"> * appropriate values</span>
<a name="l00656"></a>00656 <span class="comment"> *</span>
<a name="l00657"></a>00657 <span class="comment"> * DFM Bringup Sequence:</span>
<a name="l00658"></a>00658 <span class="comment"> * 1. SW must ensure there are no pending DRAM transactions and that the DDR PLL and the DLL have been initialized.</span>
<a name="l00659"></a>00659 <span class="comment"> * 2. Write DFM_COMP_CTL2, DFM_CONTROL, DFM_WODT_MASK, DFM_RODT_MASK, DFM_DUAL_MEMCFG, DFM_TIMING_PARAMS0, DFM_TIMING_PARAMS1,</span>
<a name="l00660"></a>00660 <span class="comment"> *    DFM_MODEREG_PARAMS0, DFM_MODEREG_PARAMS1, DFM_RESET_CTL (with DDR3RST=0), DFM_CONFIG (with INIT_START=0)</span>
<a name="l00661"></a>00661 <span class="comment"> *    with appropriate values, if necessary.</span>
<a name="l00662"></a>00662 <span class="comment"> * 3. Wait 200us, then write DFM_RESET_CTL[DDR3RST] = 1.</span>
<a name="l00663"></a>00663 <span class="comment"> * 4. Initialize all ranks at once by writing DFM_CONFIG[RANKMASK][n] = 1, DFM_CONFIG[INIT_STATUS][n] = 1, and DFM_CONFIG[INIT_START] = 1</span>
<a name="l00664"></a>00664 <span class="comment"> *    where n is a valid rank index for the specific board configuration.</span>
<a name="l00665"></a>00665 <span class="comment"> * 5. for each rank n to be write-leveled [</span>
<a name="l00666"></a>00666 <span class="comment"> *       if auto write-leveling is desired [</span>
<a name="l00667"></a>00667 <span class="comment"> *           write DFM_CONFIG[RANKMASK][n] = 1, DFM_WLEVEL_CTL appropriately and DFM_CONFIG[INIT_START] = 1</span>
<a name="l00668"></a>00668 <span class="comment"> *           wait until DFM_WLEVEL_RANKn[STATUS] = 3</span>
<a name="l00669"></a>00669 <span class="comment"> *       ] else [</span>
<a name="l00670"></a>00670 <span class="comment"> *           write DFM_WLEVEL_RANKn with appropriate values</span>
<a name="l00671"></a>00671 <span class="comment"> *       ]</span>
<a name="l00672"></a>00672 <span class="comment"> *    ]</span>
<a name="l00673"></a>00673 <span class="comment"> * 6. for each rank n to be read-leveled [</span>
<a name="l00674"></a>00674 <span class="comment"> *       if auto read-leveling is desired [</span>
<a name="l00675"></a>00675 <span class="comment"> *           write DFM_CONFIG[RANKMASK][n] = 1, DFM_RLEVEL_CTL appropriately and DFM_CONFIG[INIT_START] = 1</span>
<a name="l00676"></a>00676 <span class="comment"> *           wait until DFM_RLEVEL_RANKn[STATUS] = 3</span>
<a name="l00677"></a>00677 <span class="comment"> *       ] else [</span>
<a name="l00678"></a>00678 <span class="comment"> *           write DFM_RLEVEL_RANKn with appropriate values</span>
<a name="l00679"></a>00679 <span class="comment"> *       ]</span>
<a name="l00680"></a>00680 <span class="comment"> *    ]</span>
<a name="l00681"></a>00681 <span class="comment"> */</span>
<a name="l00682"></a><a class="code" href="unioncvmx__dfm__config.html">00682</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__config.html" title="cvmx_dfm_config">cvmx_dfm_config</a> {
<a name="l00683"></a><a class="code" href="unioncvmx__dfm__config.html#a7a326bd126592b4c6a35a48835256627">00683</a>     uint64_t <a class="code" href="unioncvmx__dfm__config.html#a7a326bd126592b4c6a35a48835256627">u64</a>;
<a name="l00684"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html">00684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html">cvmx_dfm_config_s</a> {
<a name="l00685"></a>00685 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#ac884d3f70a649a8bb4bda29c4650dfc1">reserved_59_63</a>               : 5;
<a name="l00687"></a>00687     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a20ca08edb37465fff97034e2a411d975">early_unload_d1_r1</a>           : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l00688"></a>00688     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a81780f4f6e93300cb383004b401e13fb">early_unload_d1_r0</a>           : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l00689"></a>00689     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#acbf213e5fcb8622277d3edcfcc7904c8">early_unload_d0_r1</a>           : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle early for Rank 1</span>
<a name="l00690"></a>00690 <span class="comment">                                                         reads.</span>
<a name="l00691"></a>00691 <span class="comment">                                                         The recommended EARLY_UNLOAD_D0_R1 value can be calculated</span>
<a name="l00692"></a>00692 <span class="comment">                                                         after the final DFM_RLEVEL_RANK1[BYTE*] values are</span>
<a name="l00693"></a>00693 <span class="comment">                                                         selected (as part of read-leveling initialization).</span>
<a name="l00694"></a>00694 <span class="comment">                                                         Then, determine the largest read-leveling setting</span>
<a name="l00695"></a>00695 <span class="comment">                                                         for rank 1 (i.e. calculate maxset=MAX(DFM_RLEVEL_RANK1[BYTEi])</span>
<a name="l00696"></a>00696 <span class="comment">                                                         across all i), then set EARLY_UNLOAD_D0_R1</span>
<a name="l00697"></a>00697 <span class="comment">                                                         when the low two bits of this largest setting is not</span>
<a name="l00698"></a>00698 <span class="comment">                                                         3 (i.e. EARLY_UNLOAD_D0_R1 = (maxset&lt;1:0&gt;!=3)). */</span>
<a name="l00699"></a>00699     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#aefa9a972492cecdd3b834ac539f9d53a">early_unload_d0_r0</a>           : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle early for Rank 0</span>
<a name="l00700"></a>00700 <span class="comment">                                                         reads.</span>
<a name="l00701"></a>00701 <span class="comment">                                                         The recommended EARLY_UNLOAD_D0_R0 value can be calculated</span>
<a name="l00702"></a>00702 <span class="comment">                                                         after the final DFM_RLEVEL_RANK0[BYTE*] values are</span>
<a name="l00703"></a>00703 <span class="comment">                                                         selected (as part of read-leveling initialization).</span>
<a name="l00704"></a>00704 <span class="comment">                                                         Then, determine the largest read-leveling setting</span>
<a name="l00705"></a>00705 <span class="comment">                                                         for rank 0 (i.e. calculate maxset=MAX(DFM_RLEVEL_RANK0[BYTEi])</span>
<a name="l00706"></a>00706 <span class="comment">                                                         across all i), then set EARLY_UNLOAD_D0_R0</span>
<a name="l00707"></a>00707 <span class="comment">                                                         when the low two bits of this largest setting is not</span>
<a name="l00708"></a>00708 <span class="comment">                                                         3 (i.e. EARLY_UNLOAD_D0_R0 = (maxset&lt;1:0&gt;!=3)). */</span>
<a name="l00709"></a>00709     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a29cb94f7a2f350c506c0d315d8802858">init_status</a>                  : 4;  <span class="comment">/**&lt; Indicates status of initialization</span>
<a name="l00710"></a>00710 <span class="comment">                                                         INIT_STATUS[n] = 1 implies rank n has been initialized</span>
<a name="l00711"></a>00711 <span class="comment">                                                         SW must set necessary INIT_STATUS bits with the</span>
<a name="l00712"></a>00712 <span class="comment">                                                         same DFM_CONFIG write that initiates</span>
<a name="l00713"></a>00713 <span class="comment">                                                         power-up/init and self-refresh exit sequences</span>
<a name="l00714"></a>00714 <span class="comment">                                                         (if the required INIT_STATUS bits are not already</span>
<a name="l00715"></a>00715 <span class="comment">                                                         set before DFM initiates the sequence).</span>
<a name="l00716"></a>00716 <span class="comment">                                                         INIT_STATUS determines the chip-selects that assert</span>
<a name="l00717"></a>00717 <span class="comment">                                                         during refresh, ZQCS, and precharge power-down and</span>
<a name="l00718"></a>00718 <span class="comment">                                                         self-refresh entry/exit SEQUENCE&apos;s.</span>
<a name="l00719"></a>00719 <span class="comment">                                                         INIT_STATUS&lt;3:2&gt; must be zero. */</span>
<a name="l00720"></a>00720     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#ad77f1f97450bd8d401036df8d6afc5c0">mirrmask</a>                     : 4;  <span class="comment">/**&lt; Mask determining which ranks are address-mirrored.</span>
<a name="l00721"></a>00721 <span class="comment">                                                         MIRRMASK&lt;n&gt; = 1 means Rank n addresses are mirrored</span>
<a name="l00722"></a>00722 <span class="comment">                                                         for 0 &lt;= n &lt;= 1</span>
<a name="l00723"></a>00723 <span class="comment">                                                         A mirrored read/write has these differences:</span>
<a name="l00724"></a>00724 <span class="comment">                                                          - DDR_BA&lt;1&gt; is swapped with DDR_BA&lt;0&gt;</span>
<a name="l00725"></a>00725 <span class="comment">                                                          - DDR_A&lt;8&gt; is swapped with DDR_A&lt;7&gt;</span>
<a name="l00726"></a>00726 <span class="comment">                                                          - DDR_A&lt;6&gt; is swapped with DDR_A&lt;5&gt;</span>
<a name="l00727"></a>00727 <span class="comment">                                                          - DDR_A&lt;4&gt; is swapped with DDR_A&lt;3&gt;</span>
<a name="l00728"></a>00728 <span class="comment">                                                         MIRRMASK&lt;3:2&gt; must be zero.</span>
<a name="l00729"></a>00729 <span class="comment">                                                         When RANK_ENA=0, MIRRMASK&lt;1&gt; MBZ */</span>
<a name="l00730"></a>00730     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a1a639f3944a3543eb85030e5b94c4771">rankmask</a>                     : 4;  <span class="comment">/**&lt; Mask to select rank to be leveled/initialized.</span>
<a name="l00731"></a>00731 <span class="comment">                                                         To write-level/read-level/initialize rank i, set RANKMASK&lt;i&gt;</span>
<a name="l00732"></a>00732 <span class="comment">                                                                         RANK_ENA=1               RANK_ENA=0</span>
<a name="l00733"></a>00733 <span class="comment">                                                           RANKMASK&lt;0&gt; =    CS0                  CS0 and CS1</span>
<a name="l00734"></a>00734 <span class="comment">                                                           RANKMASK&lt;1&gt; =    CS1                      MBZ</span>
<a name="l00735"></a>00735 <span class="comment">                                                         For read/write leveling, each rank has to be leveled separately,</span>
<a name="l00736"></a>00736 <span class="comment">                                                         so RANKMASK should only have one bit set.</span>
<a name="l00737"></a>00737 <span class="comment">                                                         RANKMASK is not used during self-refresh entry/exit and</span>
<a name="l00738"></a>00738 <span class="comment">                                                         precharge power-down entry/exit instruction sequences.</span>
<a name="l00739"></a>00739 <span class="comment">                                                         RANKMASK&lt;3:2&gt; must be zero.</span>
<a name="l00740"></a>00740 <span class="comment">                                                         When RANK_ENA=0, RANKMASK&lt;1&gt; MBZ */</span>
<a name="l00741"></a>00741     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#ade6102769eb4a4248c195d475cb40efd">rank_ena</a>                     : 1;  <span class="comment">/**&lt; RANK enable (for use with multiple ranks)</span>
<a name="l00742"></a>00742 <span class="comment">                                                         The RANK_ENA bit enables</span>
<a name="l00743"></a>00743 <span class="comment">                                                         the drive of the CS_N[1:0] and ODT_&lt;1:0&gt; pins differently based on the</span>
<a name="l00744"></a>00744 <span class="comment">                                                         (PBANK_LSB-1) address bit. */</span>
<a name="l00745"></a>00745     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a5f11c449121d32a24be1e1daa04e6a81">sref_with_dll</a>                : 1;  <span class="comment">/**&lt; Self-refresh entry/exit write MR1 and MR2</span>
<a name="l00746"></a>00746 <span class="comment">                                                         When set, self-refresh entry and exit instruction sequences</span>
<a name="l00747"></a>00747 <span class="comment">                                                         write MR1 and MR2 (in all ranks). (The writes occur before</span>
<a name="l00748"></a>00748 <span class="comment">                                                         self-refresh entry, and after self-refresh exit.)</span>
<a name="l00749"></a>00749 <span class="comment">                                                         When clear, self-refresh entry and exit instruction sequences</span>
<a name="l00750"></a>00750 <span class="comment">                                                         do not write any registers in the DDR3 parts. */</span>
<a name="l00751"></a>00751     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a2e28774c98c2fee69edfa8daf7b381d3">early_dqx</a>                    : 1;  <span class="comment">/**&lt; Send DQx signals one CK cycle earlier for the case when</span>
<a name="l00752"></a>00752 <span class="comment">                                                         the shortest DQx lines have a larger delay than the CK line */</span>
<a name="l00753"></a>00753     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a4cfc8f6aab8e8b5f63c3106d2cfb320a">sequence</a>                     : 3;  <span class="comment">/**&lt; Instruction sequence that is run after a 0-&gt;1</span>
<a name="l00754"></a>00754 <span class="comment">                                                         transition on DFM_CONFIG[INIT_START]. Self-refresh entry and</span>
<a name="l00755"></a>00755 <span class="comment">                                                         precharge power-down entry and exit SEQUENCE&apos;s can also</span>
<a name="l00756"></a>00756 <span class="comment">                                                         be initiated automatically by hardware.</span>
<a name="l00757"></a>00757 <span class="comment">                                                         0=power-up/init                  (RANKMASK used, MR0, MR1, MR2, and MR3 written)</span>
<a name="l00758"></a>00758 <span class="comment">                                                         1=read-leveling                  (RANKMASK used, MR3 written)</span>
<a name="l00759"></a>00759 <span class="comment">                                                         2=self-refresh entry             (all ranks participate, MR1 and MR2 written if SREF_WITH_DLL=1)</span>
<a name="l00760"></a>00760 <span class="comment">                                                         3=self-refresh exit,             (all ranks participate, MR1 and MR2 written if SREF_WITH_DLL=1)</span>
<a name="l00761"></a>00761 <span class="comment">                                                         4=precharge power-down entry     (all ranks participate)</span>
<a name="l00762"></a>00762 <span class="comment">                                                         5=precharge power-down exit      (all ranks participate)</span>
<a name="l00763"></a>00763 <span class="comment">                                                         6=write-leveling                 (RANKMASK used, MR1 written)</span>
<a name="l00764"></a>00764 <span class="comment">                                                         7=illegal</span>
<a name="l00765"></a>00765 <span class="comment">                                                         Precharge power-down entry and exit SEQUENCE&apos;s may</span>
<a name="l00766"></a>00766 <span class="comment">                                                         be automatically generated by the HW when IDLEPOWER!=0.</span>
<a name="l00767"></a>00767 <span class="comment">                                                         Self-refresh entry SEQUENCE&apos;s may be automatically</span>
<a name="l00768"></a>00768 <span class="comment">                                                         generated by hardware upon a chip warm or soft reset</span>
<a name="l00769"></a>00769 <span class="comment">                                                         sequence when DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT] are set.</span>
<a name="l00770"></a>00770 <span class="comment">                                                         DFM writes the DFM_MODEREG_PARAMS0 and DFM_MODEREG_PARAMS1 CSR field values</span>
<a name="l00771"></a>00771 <span class="comment">                                                         to the Mode registers in the DRAM parts (MR0, MR1, MR2, and MR3) as part of some of these sequences.</span>
<a name="l00772"></a>00772 <span class="comment">                                                         Refer to the DFM_MODEREG_PARAMS0 and DFM_MODEREG_PARAMS1 descriptions for more details.</span>
<a name="l00773"></a>00773 <span class="comment">                                                         The DFR_CKE pin gets activated as part of power-up/init,</span>
<a name="l00774"></a>00774 <span class="comment">                                                         self-refresh exit, and precharge power-down exit sequences.</span>
<a name="l00775"></a>00775 <span class="comment">                                                         The DFR_CKE pin gets de-activated as part of self-refresh entry,</span>
<a name="l00776"></a>00776 <span class="comment">                                                         precharge power-down entry, or DRESET assertion.</span>
<a name="l00777"></a>00777 <span class="comment">                                                         If there are two consecutive power-up/init&apos;s without</span>
<a name="l00778"></a>00778 <span class="comment">                                                         a DRESET assertion between them, DFM asserts DFR_CKE as part of</span>
<a name="l00779"></a>00779 <span class="comment">                                                         the first power-up/init, and continues to assert DFR_CKE</span>
<a name="l00780"></a>00780 <span class="comment">                                                         through the remainder of the first and the second power-up/init.</span>
<a name="l00781"></a>00781 <span class="comment">                                                         If DFR_CKE deactivation and reactivation is needed for</span>
<a name="l00782"></a>00782 <span class="comment">                                                         a second power-up/init, a DRESET assertion is required</span>
<a name="l00783"></a>00783 <span class="comment">                                                         between the first and the second. */</span>
<a name="l00784"></a>00784     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a66be2794bd7f4cb984e11590c988aa1e">ref_zqcs_int</a>                 : 19; <span class="comment">/**&lt; Refresh &amp; ZQCS interval represented in \#of 512 fclk</span>
<a name="l00785"></a>00785 <span class="comment">                                                         increments. A Refresh sequence is triggered when bits</span>
<a name="l00786"></a>00786 <span class="comment">                                                         [24:18] are equal to 0, and a ZQCS sequence is triggered</span>
<a name="l00787"></a>00787 <span class="comment">                                                         when [36:18] are equal to 0.</span>
<a name="l00788"></a>00788 <span class="comment">                                                         Program [24:18] to RND-DN(tREFI/clkPeriod/512)</span>
<a name="l00789"></a>00789 <span class="comment">                                                         Program [36:25] to RND-DN(ZQCS_Interval/clkPeriod/(512*64)). Note</span>
<a name="l00790"></a>00790 <span class="comment">                                                         that this value should always be greater than 32, to account for</span>
<a name="l00791"></a>00791 <span class="comment">                                                         resistor calibration delays.</span>
<a name="l00792"></a>00792 <span class="comment">                                                         000_00000000_00000000: RESERVED</span>
<a name="l00793"></a>00793 <span class="comment">                                                         Max Refresh interval = 127 * 512           = 65024 fclks</span>
<a name="l00794"></a>00794 <span class="comment">                                                         Max ZQCS interval    = (8*256*256-1) * 512 = 268434944 fclks ~ 335ms for a 1.25 ns clock</span>
<a name="l00795"></a>00795 <span class="comment">                                                         DFM_CONFIG[INIT_STATUS] determines which ranks receive</span>
<a name="l00796"></a>00796 <span class="comment">                                                         the REF / ZQCS. DFM does not send any refreshes / ZQCS&apos;s</span>
<a name="l00797"></a>00797 <span class="comment">                                                         when DFM_CONFIG[INIT_STATUS]=0. */</span>
<a name="l00798"></a>00798     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a1c92dde338beb6fcf666e753438aecf8">reset</a>                        : 1;  <span class="comment">/**&lt; Reset oneshot pulse for refresh counter,</span>
<a name="l00799"></a>00799 <span class="comment">                                                         and DFM_OPS_CNT, DFM_IFB_CNT, and DFM_FCLK_CNT</span>
<a name="l00800"></a>00800 <span class="comment">                                                         CSR&apos;s. SW should write this to a one, then re-write</span>
<a name="l00801"></a>00801 <span class="comment">                                                         it to a zero to cause the reset. */</span>
<a name="l00802"></a>00802     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a7330b07ef23801e7874c948334b2716a">ecc_adr</a>                      : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l00803"></a>00803     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a7370b9e0f8dcae50cea3956ff3b3eece">forcewrite</a>                   : 4;  <span class="comment">/**&lt; Force the oldest outstanding write to complete after</span>
<a name="l00804"></a>00804 <span class="comment">                                                         having waited for 2^FORCEWRITE cycles.  0=disabled. */</span>
<a name="l00805"></a>00805     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#af57a6b2ab423388a7ba401ec6686d367">idlepower</a>                    : 3;  <span class="comment">/**&lt; Enter precharge power-down mode after the memory</span>
<a name="l00806"></a>00806 <span class="comment">                                                         controller has been idle for 2^(2+IDLEPOWER) cycles.</span>
<a name="l00807"></a>00807 <span class="comment">                                                         0=disabled.</span>
<a name="l00808"></a>00808 <span class="comment">                                                         This field should only be programmed after initialization.</span>
<a name="l00809"></a>00809 <span class="comment">                                                         DFM_MODEREG_PARAMS0[PPD] determines whether the DRAM DLL</span>
<a name="l00810"></a>00810 <span class="comment">                                                         is disabled during the precharge power-down. */</span>
<a name="l00811"></a>00811     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#ae4f06b51ae9327023af5c5100fde5022">pbank_lsb</a>                    : 4;  <span class="comment">/**&lt; Physical bank address bit select</span>
<a name="l00812"></a>00812 <span class="comment">                                                         Encoding used to determine which memory address</span>
<a name="l00813"></a>00813 <span class="comment">                                                         bit position represents the rank(or bunk) bit used to enable 1(of 2)</span>
<a name="l00814"></a>00814 <span class="comment">                                                         ranks(via chip enables) supported by the DFM DDR3 interface.</span>
<a name="l00815"></a>00815 <span class="comment">                                                         Reverting to the explanation for ROW_LSB, PBANK_LSB would be ROW_LSB bit +</span>
<a name="l00816"></a>00816 <span class="comment">                                                         \#rowbits + \#rankbits.</span>
<a name="l00817"></a>00817 <span class="comment">                                                         PBANK_LSB</span>
<a name="l00818"></a>00818 <span class="comment">                                                             - 0: rank = mem_adr[24]</span>
<a name="l00819"></a>00819 <span class="comment">                                                             - 1: rank = mem_adr[25]</span>
<a name="l00820"></a>00820 <span class="comment">                                                             - 2: rank = mem_adr[26]</span>
<a name="l00821"></a>00821 <span class="comment">                                                             - 3: rank = mem_adr[27]</span>
<a name="l00822"></a>00822 <span class="comment">                                                             - 4: rank = mem_adr[28]</span>
<a name="l00823"></a>00823 <span class="comment">                                                             - 5: rank = mem_adr[29]</span>
<a name="l00824"></a>00824 <span class="comment">                                                             - 6: rank = mem_adr[30]</span>
<a name="l00825"></a>00825 <span class="comment">                                                             - 7: rank = mem_adr[31]</span>
<a name="l00826"></a>00826 <span class="comment">                                                          - 8-15:  RESERVED</span>
<a name="l00827"></a>00827 <span class="comment">                                                         DESIGN NOTE: The DFM DDR3 memory bus is 16b wide, therefore DOES NOT</span>
<a name="l00828"></a>00828 <span class="comment">                                                         support standard 64b/72b DDR3 DIMM modules. The board designer should</span>
<a name="l00829"></a>00829 <span class="comment">                                                         populate the DFM DDR3 interface using either TWO x8bit DDR3 devices</span>
<a name="l00830"></a>00830 <span class="comment">                                                         (or a single x16bit device if available) to fully populate the 16b</span>
<a name="l00831"></a>00831 <span class="comment">                                                         DFM DDR3 data bus.</span>
<a name="l00832"></a>00832 <span class="comment">                                                         The DFM DDR3 memory controller supports either 1(or 2) rank(s) based</span>
<a name="l00833"></a>00833 <span class="comment">                                                         on how much total memory is desired for the DFA application. See</span>
<a name="l00834"></a>00834 <span class="comment">                                                         RANK_ENA CSR bit when enabling for dual-ranks.</span>
<a name="l00835"></a>00835 <span class="comment">                                                         SW NOTE:</span>
<a name="l00836"></a>00836 <span class="comment">                                                             1) When RANK_ENA=0, SW must properly configure the PBANK_LSB to</span>
<a name="l00837"></a>00837 <span class="comment">                                                                reference upper unused memory address bits.</span>
<a name="l00838"></a>00838 <span class="comment">                                                             2) When RANK_ENA=1 (dual ranks), SW must configure PBANK_LSB to</span>
<a name="l00839"></a>00839 <span class="comment">                                                                reference the upper most address bit based on the total size</span>
<a name="l00840"></a>00840 <span class="comment">                                                                of the rank.</span>
<a name="l00841"></a>00841 <span class="comment">                                                         For example, for a DFM DDR3 memory populated using Samsung&apos;s k4b1g0846c-f7</span>
<a name="l00842"></a>00842 <span class="comment">                                                         1Gb(256MB) (16M x 8 bit x 8 bank) DDR3 parts, the column address width = 10 and</span>
<a name="l00843"></a>00843 <span class="comment">                                                         the device row address width = 14b.  The single x8bit device contains 128MB, and</span>
<a name="l00844"></a>00844 <span class="comment">                                                         requires TWO such parts to populate the DFM 16b DDR3 interface. This then yields</span>
<a name="l00845"></a>00845 <span class="comment">                                                         a total rank size = 256MB = 2^28.</span>
<a name="l00846"></a>00846 <span class="comment">                                                         For a single-rank configuration (RANK_ENA=0), SW would program PBANK_LSB&gt;=3 to</span>
<a name="l00847"></a>00847 <span class="comment">                                                         select mem_adr[x] bits above the legal DFM address range for mem_adr[27:0]=256MB.</span>
<a name="l00848"></a>00848 <span class="comment">                                                         For a dual-rank configuration (RANK_ENA=1), SW would program PBANK_LSB=4 to select</span>
<a name="l00849"></a>00849 <span class="comment">                                                         rank=mem_adr[28] as the bit used to determine which 256MB rank (of 512MB total) to</span>
<a name="l00850"></a>00850 <span class="comment">                                                         access (via rank chip enables - see: DFM DDR3 CS0[1:0] pins for connection to</span>
<a name="l00851"></a>00851 <span class="comment">                                                         upper and lower rank). */</span>
<a name="l00852"></a>00852     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#aa99cb917b32f45e7fe5207f8f1b9f38e">row_lsb</a>                      : 3;  <span class="comment">/**&lt; Row Address bit select</span>
<a name="l00853"></a>00853 <span class="comment">                                                         Encoding used to determine which memory address</span>
<a name="l00854"></a>00854 <span class="comment">                                                         bit position represents the low order DDR ROW address.</span>
<a name="l00855"></a>00855 <span class="comment">                                                         The DFM memory address [31:4] which references octawords</span>
<a name="l00856"></a>00856 <span class="comment">                                                         needs to be translated to DRAM addresses (bnk,row,col,bunk)</span>
<a name="l00857"></a>00857 <span class="comment">                                                         mem_adr[31:4]:</span>
<a name="l00858"></a>00858 <span class="comment">                                                           3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1</span>
<a name="l00859"></a>00859 <span class="comment">                                                           1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4</span>
<a name="l00860"></a>00860 <span class="comment">                                                          +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+</span>
<a name="l00861"></a>00861 <span class="comment">                                                          |       ROW[m:n]            |     COL[13:3]       | BA</span>
<a name="l00862"></a>00862 <span class="comment">                                                          +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+</span>
<a name="l00863"></a>00863 <span class="comment">                                                         See:</span>
<a name="l00864"></a>00864 <span class="comment">                                                           BA[2:0]:   mem_adr[6:4]</span>
<a name="l00865"></a>00865 <span class="comment">                                                           COL[13:0]: [mem_adr[17:7],3&apos;d0]</span>
<a name="l00866"></a>00866 <span class="comment">                                                               NOTE: The extracted COL address is always 14b fixed size width,</span>
<a name="l00867"></a>00867 <span class="comment">                                                               and upper unused bits are ignored by the DRAM device.</span>
<a name="l00868"></a>00868 <span class="comment">                                                           ROW[15:0]: Extraction of ROW starting address bit is programmable,</span>
<a name="l00869"></a>00869 <span class="comment">                                                           and is dependent on the \#column bits supported by the DRAM device.</span>
<a name="l00870"></a>00870 <span class="comment">                                                           The actual starting bit of the ROW can actually span into the</span>
<a name="l00871"></a>00871 <span class="comment">                                                           high order bits of the COL[13:3] field described above.</span>
<a name="l00872"></a>00872 <span class="comment">                                                                  ROW_LSB    ROW[15:0]</span>
<a name="l00873"></a>00873 <span class="comment">                                                                --------------------------</span>
<a name="l00874"></a>00874 <span class="comment">                                                                   - 0:      mem_adr[26:11]</span>
<a name="l00875"></a>00875 <span class="comment">                                                                   - 1:      mem_adr[27:12]</span>
<a name="l00876"></a>00876 <span class="comment">                                                                   - 2:      mem_adr[28:13]</span>
<a name="l00877"></a>00877 <span class="comment">                                                                   - 3:      mem_adr[29:14]</span>
<a name="l00878"></a>00878 <span class="comment">                                                                   - 4:      mem_adr[30:15]</span>
<a name="l00879"></a>00879 <span class="comment">                                                                   - 5:      mem_adr[31:16]</span>
<a name="l00880"></a>00880 <span class="comment">                                                                  6,7:     [1&apos;b0, mem_adr[31:17]]  For current DDR3 Jedec spec - UNSUPPORTED</span>
<a name="l00881"></a>00881 <span class="comment">                                                         For example, for Samsung&apos;s k4b1g0846c-f7 1Gb (16M x 8 bit x 8 bank)</span>
<a name="l00882"></a>00882 <span class="comment">                                                         DDR3 parts, the column address width = 10. Therefore,</span>
<a name="l00883"></a>00883 <span class="comment">                                                              BA[3:0] = mem_adr[6:4] / COL[9:0] = [mem_adr[13:7],3&apos;d0], and</span>
<a name="l00884"></a>00884 <span class="comment">                                                         we would want the row starting address to be extracted from mem_adr[14].</span>
<a name="l00885"></a>00885 <span class="comment">                                                         Therefore, a ROW_LSB=3, will extract the row from mem_adr[29:14]. */</span>
<a name="l00886"></a>00886     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#af040c37412a4adedff337d502d8d7a3d">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l00887"></a>00887     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a0364a3ede566a2731346dfc26f94a631">init_start</a>                   : 1;  <span class="comment">/**&lt; A 0-&gt;1 transition starts the DDR memory sequence that is</span>
<a name="l00888"></a>00888 <span class="comment">                                                         selected by DFM_CONFIG[SEQUENCE].  This register is a</span>
<a name="l00889"></a>00889 <span class="comment">                                                         oneshot and clears itself each time it is set. */</span>
<a name="l00890"></a>00890 <span class="preprocessor">#else</span>
<a name="l00891"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a0364a3ede566a2731346dfc26f94a631">00891</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a0364a3ede566a2731346dfc26f94a631">init_start</a>                   : 1;
<a name="l00892"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#af040c37412a4adedff337d502d8d7a3d">00892</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#af040c37412a4adedff337d502d8d7a3d">ecc_ena</a>                      : 1;
<a name="l00893"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#aa99cb917b32f45e7fe5207f8f1b9f38e">00893</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#aa99cb917b32f45e7fe5207f8f1b9f38e">row_lsb</a>                      : 3;
<a name="l00894"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#ae4f06b51ae9327023af5c5100fde5022">00894</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#ae4f06b51ae9327023af5c5100fde5022">pbank_lsb</a>                    : 4;
<a name="l00895"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#af57a6b2ab423388a7ba401ec6686d367">00895</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#af57a6b2ab423388a7ba401ec6686d367">idlepower</a>                    : 3;
<a name="l00896"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a7370b9e0f8dcae50cea3956ff3b3eece">00896</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a7370b9e0f8dcae50cea3956ff3b3eece">forcewrite</a>                   : 4;
<a name="l00897"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a7330b07ef23801e7874c948334b2716a">00897</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a7330b07ef23801e7874c948334b2716a">ecc_adr</a>                      : 1;
<a name="l00898"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a1c92dde338beb6fcf666e753438aecf8">00898</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a1c92dde338beb6fcf666e753438aecf8">reset</a>                        : 1;
<a name="l00899"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a66be2794bd7f4cb984e11590c988aa1e">00899</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a66be2794bd7f4cb984e11590c988aa1e">ref_zqcs_int</a>                 : 19;
<a name="l00900"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a4cfc8f6aab8e8b5f63c3106d2cfb320a">00900</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a4cfc8f6aab8e8b5f63c3106d2cfb320a">sequence</a>                     : 3;
<a name="l00901"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a2e28774c98c2fee69edfa8daf7b381d3">00901</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a2e28774c98c2fee69edfa8daf7b381d3">early_dqx</a>                    : 1;
<a name="l00902"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a5f11c449121d32a24be1e1daa04e6a81">00902</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a5f11c449121d32a24be1e1daa04e6a81">sref_with_dll</a>                : 1;
<a name="l00903"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#ade6102769eb4a4248c195d475cb40efd">00903</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#ade6102769eb4a4248c195d475cb40efd">rank_ena</a>                     : 1;
<a name="l00904"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a1a639f3944a3543eb85030e5b94c4771">00904</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a1a639f3944a3543eb85030e5b94c4771">rankmask</a>                     : 4;
<a name="l00905"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#ad77f1f97450bd8d401036df8d6afc5c0">00905</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#ad77f1f97450bd8d401036df8d6afc5c0">mirrmask</a>                     : 4;
<a name="l00906"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a29cb94f7a2f350c506c0d315d8802858">00906</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a29cb94f7a2f350c506c0d315d8802858">init_status</a>                  : 4;
<a name="l00907"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#aefa9a972492cecdd3b834ac539f9d53a">00907</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#aefa9a972492cecdd3b834ac539f9d53a">early_unload_d0_r0</a>           : 1;
<a name="l00908"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#acbf213e5fcb8622277d3edcfcc7904c8">00908</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#acbf213e5fcb8622277d3edcfcc7904c8">early_unload_d0_r1</a>           : 1;
<a name="l00909"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a81780f4f6e93300cb383004b401e13fb">00909</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a81780f4f6e93300cb383004b401e13fb">early_unload_d1_r0</a>           : 1;
<a name="l00910"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a20ca08edb37465fff97034e2a411d975">00910</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#a20ca08edb37465fff97034e2a411d975">early_unload_d1_r1</a>           : 1;
<a name="l00911"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#ac884d3f70a649a8bb4bda29c4650dfc1">00911</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html#ac884d3f70a649a8bb4bda29c4650dfc1">reserved_59_63</a>               : 5;
<a name="l00912"></a>00912 <span class="preprocessor">#endif</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__config.html#a165538b4aba9f874a67ca4a80d759242">s</a>;
<a name="l00914"></a><a class="code" href="unioncvmx__dfm__config.html#a1430c3b7b3405785c223788b946ace3d">00914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html">cvmx_dfm_config_s</a>              <a class="code" href="unioncvmx__dfm__config.html#a1430c3b7b3405785c223788b946ace3d">cn63xx</a>;
<a name="l00915"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html">00915</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html">cvmx_dfm_config_cn63xxp1</a> {
<a name="l00916"></a>00916 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00917"></a>00917 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a8b1c4cbf91d9d952eb0f4c003720913c">reserved_55_63</a>               : 9;
<a name="l00918"></a>00918     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a2a65d24c36954b094161e5b22d06d609">init_status</a>                  : 4;  <span class="comment">/**&lt; Indicates status of initialization</span>
<a name="l00919"></a>00919 <span class="comment">                                                         INIT_STATUS[n] = 1 implies rank n has been initialized</span>
<a name="l00920"></a>00920 <span class="comment">                                                         SW must set necessary INIT_STATUS bits with the</span>
<a name="l00921"></a>00921 <span class="comment">                                                         same DFM_CONFIG write that initiates</span>
<a name="l00922"></a>00922 <span class="comment">                                                         power-up/init and self-refresh exit sequences</span>
<a name="l00923"></a>00923 <span class="comment">                                                         (if the required INIT_STATUS bits are not already</span>
<a name="l00924"></a>00924 <span class="comment">                                                         set before DFM initiates the sequence).</span>
<a name="l00925"></a>00925 <span class="comment">                                                         INIT_STATUS determines the chip-selects that assert</span>
<a name="l00926"></a>00926 <span class="comment">                                                         during refresh, ZQCS, and precharge power-down and</span>
<a name="l00927"></a>00927 <span class="comment">                                                         self-refresh entry/exit SEQUENCE&apos;s.</span>
<a name="l00928"></a>00928 <span class="comment">                                                         INIT_STATUS&lt;3:2&gt; must be zero. */</span>
<a name="l00929"></a>00929     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#ac43ff6d278f192b982d37448c5bbc080">mirrmask</a>                     : 4;  <span class="comment">/**&lt; Mask determining which ranks are address-mirrored.</span>
<a name="l00930"></a>00930 <span class="comment">                                                         MIRRMASK&lt;n&gt; = 1 means Rank n addresses are mirrored</span>
<a name="l00931"></a>00931 <span class="comment">                                                         for 0 &lt;= n &lt;= 1</span>
<a name="l00932"></a>00932 <span class="comment">                                                         A mirrored read/write has these differences:</span>
<a name="l00933"></a>00933 <span class="comment">                                                          - DDR_BA&lt;1&gt; is swapped with DDR_BA&lt;0&gt;</span>
<a name="l00934"></a>00934 <span class="comment">                                                          - DDR_A&lt;8&gt; is swapped with DDR_A&lt;7&gt;</span>
<a name="l00935"></a>00935 <span class="comment">                                                          - DDR_A&lt;6&gt; is swapped with DDR_A&lt;5&gt;</span>
<a name="l00936"></a>00936 <span class="comment">                                                          - DDR_A&lt;4&gt; is swapped with DDR_A&lt;3&gt;</span>
<a name="l00937"></a>00937 <span class="comment">                                                         MIRRMASK&lt;3:2&gt; must be zero.</span>
<a name="l00938"></a>00938 <span class="comment">                                                         When RANK_ENA=0, MIRRMASK&lt;1&gt; MBZ */</span>
<a name="l00939"></a>00939     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a45ab826d73316ad7b7924f418d00e319">rankmask</a>                     : 4;  <span class="comment">/**&lt; Mask to select rank to be leveled/initialized.</span>
<a name="l00940"></a>00940 <span class="comment">                                                         To write-level/read-level/initialize rank i, set RANKMASK&lt;i&gt;</span>
<a name="l00941"></a>00941 <span class="comment">                                                                         RANK_ENA=1               RANK_ENA=0</span>
<a name="l00942"></a>00942 <span class="comment">                                                           RANKMASK&lt;0&gt; =    CS0                  CS0 and CS1</span>
<a name="l00943"></a>00943 <span class="comment">                                                           RANKMASK&lt;1&gt; =    CS1                      MBZ</span>
<a name="l00944"></a>00944 <span class="comment">                                                         For read/write leveling, each rank has to be leveled separately,</span>
<a name="l00945"></a>00945 <span class="comment">                                                         so RANKMASK should only have one bit set.</span>
<a name="l00946"></a>00946 <span class="comment">                                                         RANKMASK is not used during self-refresh entry/exit and</span>
<a name="l00947"></a>00947 <span class="comment">                                                         precharge power-down entry/exit instruction sequences.</span>
<a name="l00948"></a>00948 <span class="comment">                                                         RANKMASK&lt;3:2&gt; must be zero.</span>
<a name="l00949"></a>00949 <span class="comment">                                                         When RANK_ENA=0, RANKMASK&lt;1&gt; MBZ */</span>
<a name="l00950"></a>00950     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a8a8e746760b54f3ca0119711747cb5f2">rank_ena</a>                     : 1;  <span class="comment">/**&lt; RANK enable (for use with multiple ranks)</span>
<a name="l00951"></a>00951 <span class="comment">                                                         The RANK_ENA bit enables</span>
<a name="l00952"></a>00952 <span class="comment">                                                         the drive of the CS_N[1:0] and ODT_&lt;1:0&gt; pins differently based on the</span>
<a name="l00953"></a>00953 <span class="comment">                                                         (PBANK_LSB-1) address bit. */</span>
<a name="l00954"></a>00954     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a30ed0dfaa8a826577ee0c5b2fe2db691">sref_with_dll</a>                : 1;  <span class="comment">/**&lt; Self-refresh entry/exit write MR1 and MR2</span>
<a name="l00955"></a>00955 <span class="comment">                                                         When set, self-refresh entry and exit instruction sequences</span>
<a name="l00956"></a>00956 <span class="comment">                                                         write MR1 and MR2 (in all ranks). (The writes occur before</span>
<a name="l00957"></a>00957 <span class="comment">                                                         self-refresh entry, and after self-refresh exit.)</span>
<a name="l00958"></a>00958 <span class="comment">                                                         When clear, self-refresh entry and exit instruction sequences</span>
<a name="l00959"></a>00959 <span class="comment">                                                         do not write any registers in the DDR3 parts. */</span>
<a name="l00960"></a>00960     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a0330d74b834c4573b68866aa566b2b7e">early_dqx</a>                    : 1;  <span class="comment">/**&lt; Send DQx signals one CK cycle earlier for the case when</span>
<a name="l00961"></a>00961 <span class="comment">                                                         the shortest DQx lines have a larger delay than the CK line */</span>
<a name="l00962"></a>00962     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a6b90d448db33d0a58269266d36ba850f">sequence</a>                     : 3;  <span class="comment">/**&lt; Instruction sequence that is run after a 0-&gt;1</span>
<a name="l00963"></a>00963 <span class="comment">                                                         transition on DFM_CONFIG[INIT_START]. Self-refresh entry and</span>
<a name="l00964"></a>00964 <span class="comment">                                                         precharge power-down entry and exit SEQUENCE&apos;s can also</span>
<a name="l00965"></a>00965 <span class="comment">                                                         be initiated automatically by hardware.</span>
<a name="l00966"></a>00966 <span class="comment">                                                         0=power-up/init                  (RANKMASK used, MR0, MR1, MR2, and MR3 written)</span>
<a name="l00967"></a>00967 <span class="comment">                                                         1=read-leveling                  (RANKMASK used, MR3 written)</span>
<a name="l00968"></a>00968 <span class="comment">                                                         2=self-refresh entry             (all ranks participate, MR1 and MR2 written if SREF_WITH_DLL=1)</span>
<a name="l00969"></a>00969 <span class="comment">                                                         3=self-refresh exit,             (all ranks participate, MR1 and MR2 written if SREF_WITH_DLL=1)</span>
<a name="l00970"></a>00970 <span class="comment">                                                         4=precharge power-down entry     (all ranks participate)</span>
<a name="l00971"></a>00971 <span class="comment">                                                         5=precharge power-down exit      (all ranks participate)</span>
<a name="l00972"></a>00972 <span class="comment">                                                         6=write-leveling                 (RANKMASK used, MR1 written)</span>
<a name="l00973"></a>00973 <span class="comment">                                                         7=illegal</span>
<a name="l00974"></a>00974 <span class="comment">                                                         Precharge power-down entry and exit SEQUENCE&apos;s may</span>
<a name="l00975"></a>00975 <span class="comment">                                                         be automatically generated by the HW when IDLEPOWER!=0.</span>
<a name="l00976"></a>00976 <span class="comment">                                                         Self-refresh entry SEQUENCE&apos;s may be automatically</span>
<a name="l00977"></a>00977 <span class="comment">                                                         generated by hardware upon a chip warm or soft reset</span>
<a name="l00978"></a>00978 <span class="comment">                                                         sequence when DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT] are set.</span>
<a name="l00979"></a>00979 <span class="comment">                                                         DFM writes the DFM_MODEREG_PARAMS0 and DFM_MODEREG_PARAMS1 CSR field values</span>
<a name="l00980"></a>00980 <span class="comment">                                                         to the Mode registers in the DRAM parts (MR0, MR1, MR2, and MR3) as part of some of these sequences.</span>
<a name="l00981"></a>00981 <span class="comment">                                                         Refer to the DFM_MODEREG_PARAMS0 and DFM_MODEREG_PARAMS1 descriptions for more details.</span>
<a name="l00982"></a>00982 <span class="comment">                                                         The DFR_CKE pin gets activated as part of power-up/init,</span>
<a name="l00983"></a>00983 <span class="comment">                                                         self-refresh exit, and precharge power-down exit sequences.</span>
<a name="l00984"></a>00984 <span class="comment">                                                         The DFR_CKE pin gets de-activated as part of self-refresh entry,</span>
<a name="l00985"></a>00985 <span class="comment">                                                         precharge power-down entry, or DRESET assertion.</span>
<a name="l00986"></a>00986 <span class="comment">                                                         If there are two consecutive power-up/init&apos;s without</span>
<a name="l00987"></a>00987 <span class="comment">                                                         a DRESET assertion between them, DFM asserts DFR_CKE as part of</span>
<a name="l00988"></a>00988 <span class="comment">                                                         the first power-up/init, and continues to assert DFR_CKE</span>
<a name="l00989"></a>00989 <span class="comment">                                                         through the remainder of the first and the second power-up/init.</span>
<a name="l00990"></a>00990 <span class="comment">                                                         If DFR_CKE deactivation and reactivation is needed for</span>
<a name="l00991"></a>00991 <span class="comment">                                                         a second power-up/init, a DRESET assertion is required</span>
<a name="l00992"></a>00992 <span class="comment">                                                         between the first and the second. */</span>
<a name="l00993"></a>00993     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a237f65b9315e3456694d6e3c707c9777">ref_zqcs_int</a>                 : 19; <span class="comment">/**&lt; Refresh &amp; ZQCS interval represented in \#of 512 fclk</span>
<a name="l00994"></a>00994 <span class="comment">                                                         increments. A Refresh sequence is triggered when bits</span>
<a name="l00995"></a>00995 <span class="comment">                                                         [24:18] are equal to 0, and a ZQCS sequence is triggered</span>
<a name="l00996"></a>00996 <span class="comment">                                                         when [36:18] are equal to 0.</span>
<a name="l00997"></a>00997 <span class="comment">                                                         Program [24:18] to RND-DN(tREFI/clkPeriod/512)</span>
<a name="l00998"></a>00998 <span class="comment">                                                         Program [36:25] to RND-DN(ZQCS_Interval/clkPeriod/(512*64)). Note</span>
<a name="l00999"></a>00999 <span class="comment">                                                         that this value should always be greater than 32, to account for</span>
<a name="l01000"></a>01000 <span class="comment">                                                         resistor calibration delays.</span>
<a name="l01001"></a>01001 <span class="comment">                                                         000_00000000_00000000: RESERVED</span>
<a name="l01002"></a>01002 <span class="comment">                                                         Max Refresh interval = 127 * 512           = 65024 fclks</span>
<a name="l01003"></a>01003 <span class="comment">                                                         Max ZQCS interval    = (8*256*256-1) * 512 = 268434944 fclks ~ 335ms for a 1.25 ns clock</span>
<a name="l01004"></a>01004 <span class="comment">                                                         DFM_CONFIG[INIT_STATUS] determines which ranks receive</span>
<a name="l01005"></a>01005 <span class="comment">                                                         the REF / ZQCS. DFM does not send any refreshes / ZQCS&apos;s</span>
<a name="l01006"></a>01006 <span class="comment">                                                         when DFM_CONFIG[INIT_STATUS]=0. */</span>
<a name="l01007"></a>01007     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#acd08d0a3ba9ac330825510a8c82b28de">reset</a>                        : 1;  <span class="comment">/**&lt; Reset oneshot pulse for refresh counter,</span>
<a name="l01008"></a>01008 <span class="comment">                                                         and DFM_OPS_CNT, DFM_IFB_CNT, and DFM_FCLK_CNT</span>
<a name="l01009"></a>01009 <span class="comment">                                                         CSR&apos;s. SW should write this to a one, then re-write</span>
<a name="l01010"></a>01010 <span class="comment">                                                         it to a zero to cause the reset. */</span>
<a name="l01011"></a>01011     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a1dec09ac87ddc1649bbdd8c1a272a26f">ecc_adr</a>                      : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l01012"></a>01012     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a57c63af55716560cbbfb67073fc65143">forcewrite</a>                   : 4;  <span class="comment">/**&lt; Force the oldest outstanding write to complete after</span>
<a name="l01013"></a>01013 <span class="comment">                                                         having waited for 2^FORCEWRITE cycles.  0=disabled. */</span>
<a name="l01014"></a>01014     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a84716ee246499304b19fe7f4352c6c0f">idlepower</a>                    : 3;  <span class="comment">/**&lt; Enter precharge power-down mode after the memory</span>
<a name="l01015"></a>01015 <span class="comment">                                                         controller has been idle for 2^(2+IDLEPOWER) cycles.</span>
<a name="l01016"></a>01016 <span class="comment">                                                         0=disabled.</span>
<a name="l01017"></a>01017 <span class="comment">                                                         This field should only be programmed after initialization.</span>
<a name="l01018"></a>01018 <span class="comment">                                                         DFM_MODEREG_PARAMS0[PPD] determines whether the DRAM DLL</span>
<a name="l01019"></a>01019 <span class="comment">                                                         is disabled during the precharge power-down. */</span>
<a name="l01020"></a>01020     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a45a01750f2226d4165191fec7467e6d0">pbank_lsb</a>                    : 4;  <span class="comment">/**&lt; Physical bank address bit select</span>
<a name="l01021"></a>01021 <span class="comment">                                                         Encoding used to determine which memory address</span>
<a name="l01022"></a>01022 <span class="comment">                                                         bit position represents the rank(or bunk) bit used to enable 1(of 2)</span>
<a name="l01023"></a>01023 <span class="comment">                                                         ranks(via chip enables) supported by the DFM DDR3 interface.</span>
<a name="l01024"></a>01024 <span class="comment">                                                         Reverting to the explanation for ROW_LSB, PBANK_LSB would be ROW_LSB bit +</span>
<a name="l01025"></a>01025 <span class="comment">                                                         \#rowbits + \#rankbits.</span>
<a name="l01026"></a>01026 <span class="comment">                                                         PBANK_LSB</span>
<a name="l01027"></a>01027 <span class="comment">                                                             - 0: rank = mem_adr[24]</span>
<a name="l01028"></a>01028 <span class="comment">                                                             - 1: rank = mem_adr[25]</span>
<a name="l01029"></a>01029 <span class="comment">                                                             - 2: rank = mem_adr[26]</span>
<a name="l01030"></a>01030 <span class="comment">                                                             - 3: rank = mem_adr[27]</span>
<a name="l01031"></a>01031 <span class="comment">                                                             - 4: rank = mem_adr[28]</span>
<a name="l01032"></a>01032 <span class="comment">                                                             - 5: rank = mem_adr[29]</span>
<a name="l01033"></a>01033 <span class="comment">                                                             - 6: rank = mem_adr[30]</span>
<a name="l01034"></a>01034 <span class="comment">                                                             - 7: rank = mem_adr[31]</span>
<a name="l01035"></a>01035 <span class="comment">                                                          - 8-15:  RESERVED</span>
<a name="l01036"></a>01036 <span class="comment">                                                         DESIGN NOTE: The DFM DDR3 memory bus is 16b wide, therefore DOES NOT</span>
<a name="l01037"></a>01037 <span class="comment">                                                         support standard 64b/72b DDR3 DIMM modules. The board designer should</span>
<a name="l01038"></a>01038 <span class="comment">                                                         populate the DFM DDR3 interface using either TWO x8bit DDR3 devices</span>
<a name="l01039"></a>01039 <span class="comment">                                                         (or a single x16bit device if available) to fully populate the 16b</span>
<a name="l01040"></a>01040 <span class="comment">                                                         DFM DDR3 data bus.</span>
<a name="l01041"></a>01041 <span class="comment">                                                         The DFM DDR3 memory controller supports either 1(or 2) rank(s) based</span>
<a name="l01042"></a>01042 <span class="comment">                                                         on how much total memory is desired for the DFA application. See</span>
<a name="l01043"></a>01043 <span class="comment">                                                         RANK_ENA CSR bit when enabling for dual-ranks.</span>
<a name="l01044"></a>01044 <span class="comment">                                                         SW NOTE:</span>
<a name="l01045"></a>01045 <span class="comment">                                                             1) When RANK_ENA=0, SW must properly configure the PBANK_LSB to</span>
<a name="l01046"></a>01046 <span class="comment">                                                                reference upper unused memory address bits.</span>
<a name="l01047"></a>01047 <span class="comment">                                                             2) When RANK_ENA=1 (dual ranks), SW must configure PBANK_LSB to</span>
<a name="l01048"></a>01048 <span class="comment">                                                                reference the upper most address bit based on the total size</span>
<a name="l01049"></a>01049 <span class="comment">                                                                of the rank.</span>
<a name="l01050"></a>01050 <span class="comment">                                                         For example, for a DFM DDR3 memory populated using Samsung&apos;s k4b1g0846c-f7</span>
<a name="l01051"></a>01051 <span class="comment">                                                         1Gb(256MB) (16M x 8 bit x 8 bank) DDR3 parts, the column address width = 10 and</span>
<a name="l01052"></a>01052 <span class="comment">                                                         the device row address width = 14b.  The single x8bit device contains 128MB, and</span>
<a name="l01053"></a>01053 <span class="comment">                                                         requires TWO such parts to populate the DFM 16b DDR3 interface. This then yields</span>
<a name="l01054"></a>01054 <span class="comment">                                                         a total rank size = 256MB = 2^28.</span>
<a name="l01055"></a>01055 <span class="comment">                                                         For a single-rank configuration (RANK_ENA=0), SW would program PBANK_LSB&gt;=3 to</span>
<a name="l01056"></a>01056 <span class="comment">                                                         select mem_adr[x] bits above the legal DFM address range for mem_adr[27:0]=256MB.</span>
<a name="l01057"></a>01057 <span class="comment">                                                         For a dual-rank configuration (RANK_ENA=1), SW would program PBANK_LSB=4 to select</span>
<a name="l01058"></a>01058 <span class="comment">                                                         rank=mem_adr[28] as the bit used to determine which 256MB rank (of 512MB total) to</span>
<a name="l01059"></a>01059 <span class="comment">                                                         access (via rank chip enables - see: DFM DDR3 CS0[1:0] pins for connection to</span>
<a name="l01060"></a>01060 <span class="comment">                                                         upper and lower rank). */</span>
<a name="l01061"></a>01061     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a2f2a66de1a20fb993684f0d17cb75694">row_lsb</a>                      : 3;  <span class="comment">/**&lt; Row Address bit select</span>
<a name="l01062"></a>01062 <span class="comment">                                                         Encoding used to determine which memory address</span>
<a name="l01063"></a>01063 <span class="comment">                                                         bit position represents the low order DDR ROW address.</span>
<a name="l01064"></a>01064 <span class="comment">                                                         The DFM memory address [31:4] which references octawords</span>
<a name="l01065"></a>01065 <span class="comment">                                                         needs to be translated to DRAM addresses (bnk,row,col,bunk)</span>
<a name="l01066"></a>01066 <span class="comment">                                                         mem_adr[31:4]:</span>
<a name="l01067"></a>01067 <span class="comment">                                                           3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1</span>
<a name="l01068"></a>01068 <span class="comment">                                                           1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4</span>
<a name="l01069"></a>01069 <span class="comment">                                                          +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+</span>
<a name="l01070"></a>01070 <span class="comment">                                                          |       ROW[m:n]            |     COL[13:3]       | BA</span>
<a name="l01071"></a>01071 <span class="comment">                                                          +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+</span>
<a name="l01072"></a>01072 <span class="comment">                                                         See:</span>
<a name="l01073"></a>01073 <span class="comment">                                                           BA[2:0]:   mem_adr[6:4]</span>
<a name="l01074"></a>01074 <span class="comment">                                                           COL[13:0]: [mem_adr[17:7],3&apos;d0]</span>
<a name="l01075"></a>01075 <span class="comment">                                                               NOTE: The extracted COL address is always 14b fixed size width,</span>
<a name="l01076"></a>01076 <span class="comment">                                                               and upper unused bits are ignored by the DRAM device.</span>
<a name="l01077"></a>01077 <span class="comment">                                                           ROW[15:0]: Extraction of ROW starting address bit is programmable,</span>
<a name="l01078"></a>01078 <span class="comment">                                                           and is dependent on the \#column bits supported by the DRAM device.</span>
<a name="l01079"></a>01079 <span class="comment">                                                           The actual starting bit of the ROW can actually span into the</span>
<a name="l01080"></a>01080 <span class="comment">                                                           high order bits of the COL[13:3] field described above.</span>
<a name="l01081"></a>01081 <span class="comment">                                                                  ROW_LSB    ROW[15:0]</span>
<a name="l01082"></a>01082 <span class="comment">                                                                --------------------------</span>
<a name="l01083"></a>01083 <span class="comment">                                                                   - 0:      mem_adr[26:11]</span>
<a name="l01084"></a>01084 <span class="comment">                                                                   - 1:      mem_adr[27:12]</span>
<a name="l01085"></a>01085 <span class="comment">                                                                   - 2:      mem_adr[28:13]</span>
<a name="l01086"></a>01086 <span class="comment">                                                                   - 3:      mem_adr[29:14]</span>
<a name="l01087"></a>01087 <span class="comment">                                                                   - 4:      mem_adr[30:15]</span>
<a name="l01088"></a>01088 <span class="comment">                                                                   - 5:      mem_adr[31:16]</span>
<a name="l01089"></a>01089 <span class="comment">                                                                  6,7:     [1&apos;b0, mem_adr[31:17]]  For current DDR3 Jedec spec - UNSUPPORTED</span>
<a name="l01090"></a>01090 <span class="comment">                                                         For example, for Samsung&apos;s k4b1g0846c-f7 1Gb (16M x 8 bit x 8 bank)</span>
<a name="l01091"></a>01091 <span class="comment">                                                         DDR3 parts, the column address width = 10. Therefore,</span>
<a name="l01092"></a>01092 <span class="comment">                                                              BA[3:0] = mem_adr[6:4] / COL[9:0] = [mem_adr[13:7],3&apos;d0], and</span>
<a name="l01093"></a>01093 <span class="comment">                                                         we would want the row starting address to be extracted from mem_adr[14].</span>
<a name="l01094"></a>01094 <span class="comment">                                                         Therefore, a ROW_LSB=3, will extract the row from mem_adr[29:14]. */</span>
<a name="l01095"></a>01095     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a81dd63e28601b38a5a5b0a1fb14a831e">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l01096"></a>01096     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#af5c065773ff14032278a783986854a44">init_start</a>                   : 1;  <span class="comment">/**&lt; A 0-&gt;1 transition starts the DDR memory sequence that is</span>
<a name="l01097"></a>01097 <span class="comment">                                                         selected by DFM_CONFIG[SEQUENCE].  This register is a</span>
<a name="l01098"></a>01098 <span class="comment">                                                         oneshot and clears itself each time it is set. */</span>
<a name="l01099"></a>01099 <span class="preprocessor">#else</span>
<a name="l01100"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#af5c065773ff14032278a783986854a44">01100</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#af5c065773ff14032278a783986854a44">init_start</a>                   : 1;
<a name="l01101"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a81dd63e28601b38a5a5b0a1fb14a831e">01101</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a81dd63e28601b38a5a5b0a1fb14a831e">ecc_ena</a>                      : 1;
<a name="l01102"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a2f2a66de1a20fb993684f0d17cb75694">01102</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a2f2a66de1a20fb993684f0d17cb75694">row_lsb</a>                      : 3;
<a name="l01103"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a45a01750f2226d4165191fec7467e6d0">01103</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a45a01750f2226d4165191fec7467e6d0">pbank_lsb</a>                    : 4;
<a name="l01104"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a84716ee246499304b19fe7f4352c6c0f">01104</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a84716ee246499304b19fe7f4352c6c0f">idlepower</a>                    : 3;
<a name="l01105"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a57c63af55716560cbbfb67073fc65143">01105</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a57c63af55716560cbbfb67073fc65143">forcewrite</a>                   : 4;
<a name="l01106"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a1dec09ac87ddc1649bbdd8c1a272a26f">01106</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a1dec09ac87ddc1649bbdd8c1a272a26f">ecc_adr</a>                      : 1;
<a name="l01107"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#acd08d0a3ba9ac330825510a8c82b28de">01107</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#acd08d0a3ba9ac330825510a8c82b28de">reset</a>                        : 1;
<a name="l01108"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a237f65b9315e3456694d6e3c707c9777">01108</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a237f65b9315e3456694d6e3c707c9777">ref_zqcs_int</a>                 : 19;
<a name="l01109"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a6b90d448db33d0a58269266d36ba850f">01109</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a6b90d448db33d0a58269266d36ba850f">sequence</a>                     : 3;
<a name="l01110"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a0330d74b834c4573b68866aa566b2b7e">01110</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a0330d74b834c4573b68866aa566b2b7e">early_dqx</a>                    : 1;
<a name="l01111"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a30ed0dfaa8a826577ee0c5b2fe2db691">01111</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a30ed0dfaa8a826577ee0c5b2fe2db691">sref_with_dll</a>                : 1;
<a name="l01112"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a8a8e746760b54f3ca0119711747cb5f2">01112</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a8a8e746760b54f3ca0119711747cb5f2">rank_ena</a>                     : 1;
<a name="l01113"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a45ab826d73316ad7b7924f418d00e319">01113</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a45ab826d73316ad7b7924f418d00e319">rankmask</a>                     : 4;
<a name="l01114"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#ac43ff6d278f192b982d37448c5bbc080">01114</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#ac43ff6d278f192b982d37448c5bbc080">mirrmask</a>                     : 4;
<a name="l01115"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a2a65d24c36954b094161e5b22d06d609">01115</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a2a65d24c36954b094161e5b22d06d609">init_status</a>                  : 4;
<a name="l01116"></a><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a8b1c4cbf91d9d952eb0f4c003720913c">01116</a>     uint64_t <a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__cn63xxp1.html#a8b1c4cbf91d9d952eb0f4c003720913c">reserved_55_63</a>               : 9;
<a name="l01117"></a>01117 <span class="preprocessor">#endif</span>
<a name="l01118"></a>01118 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__config.html#a762c43ece84fa3c920109d1375448d0e">cn63xxp1</a>;
<a name="l01119"></a><a class="code" href="unioncvmx__dfm__config.html#a6c88d7e76f65467bab12e49a33d2fc72">01119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__config_1_1cvmx__dfm__config__s.html">cvmx_dfm_config_s</a>              <a class="code" href="unioncvmx__dfm__config.html#a6c88d7e76f65467bab12e49a33d2fc72">cn66xx</a>;
<a name="l01120"></a>01120 };
<a name="l01121"></a><a class="code" href="cvmx-dfm-defs_8h.html#adfd63f40f19730a6b85f109f8adeec0b">01121</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__config.html" title="cvmx_dfm_config">cvmx_dfm_config</a> <a class="code" href="unioncvmx__dfm__config.html" title="cvmx_dfm_config">cvmx_dfm_config_t</a>;
<a name="l01122"></a>01122 <span class="comment"></span>
<a name="l01123"></a>01123 <span class="comment">/**</span>
<a name="l01124"></a>01124 <span class="comment"> * cvmx_dfm_control</span>
<a name="l01125"></a>01125 <span class="comment"> *</span>
<a name="l01126"></a>01126 <span class="comment"> * DFM_CONTROL = DFM Control</span>
<a name="l01127"></a>01127 <span class="comment"> * This register is an assortment of various control fields needed by the memory controller</span>
<a name="l01128"></a>01128 <span class="comment"> */</span>
<a name="l01129"></a><a class="code" href="unioncvmx__dfm__control.html">01129</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__control.html" title="cvmx_dfm_control">cvmx_dfm_control</a> {
<a name="l01130"></a><a class="code" href="unioncvmx__dfm__control.html#a0c469568a013a4327c52c32f1bf4cbf3">01130</a>     uint64_t <a class="code" href="unioncvmx__dfm__control.html#a0c469568a013a4327c52c32f1bf4cbf3">u64</a>;
<a name="l01131"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html">01131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html">cvmx_dfm_control_s</a> {
<a name="l01132"></a>01132 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a2d6bdd9066501001d39597c288863493">reserved_24_63</a>               : 40;
<a name="l01134"></a>01134     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a57f405a5299f01ca3193271eb2c35c7a">rodt_bprch</a>                   : 1;  <span class="comment">/**&lt; When set, the turn-off time for the ODT pin during a</span>
<a name="l01135"></a>01135 <span class="comment">                                                         RD cmd is delayed an additional DCLK cycle. */</span>
<a name="l01136"></a>01136     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a3e9d1c31c3ecbed210994f36d7ed700c">wodt_bprch</a>                   : 1;  <span class="comment">/**&lt; When set, the turn-off time for the ODT pin during a</span>
<a name="l01137"></a>01137 <span class="comment">                                                         WR cmd is delayed an additional DCLK cycle. */</span>
<a name="l01138"></a>01138     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a58fc770c3ca8a279ad403d5160fda149">bprch</a>                        : 2;  <span class="comment">/**&lt; Back Porch Enable: When set, the turn-on time for</span>
<a name="l01139"></a>01139 <span class="comment">                                                         the default DDR_DQ/DQS drivers is delayed an additional BPRCH FCLK</span>
<a name="l01140"></a>01140 <span class="comment">                                                         cycles.</span>
<a name="l01141"></a>01141 <span class="comment">                                                         00 = 0 fclks</span>
<a name="l01142"></a>01142 <span class="comment">                                                         01 = 1 fclks</span>
<a name="l01143"></a>01143 <span class="comment">                                                         10 = 2 fclks</span>
<a name="l01144"></a>01144 <span class="comment">                                                         11 = 3 fclks */</span>
<a name="l01145"></a>01145     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#ae13cd6e68a0688998ddfda4ca9fc0902">ext_zqcs_dis</a>                 : 1;  <span class="comment">/**&lt; Disable (external) auto-zqcs calibration</span>
<a name="l01146"></a>01146 <span class="comment">                                                         When clear, DFM runs external ZQ calibration */</span>
<a name="l01147"></a>01147     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#ae9575475ce9ba6667c5287499c0f86c9">int_zqcs_dis</a>                 : 1;  <span class="comment">/**&lt; Disable (internal) auto-zqcs calibration</span>
<a name="l01148"></a>01148 <span class="comment">                                                         When counter is re-enabled, ZQCS is run immediately,</span>
<a name="l01149"></a>01149 <span class="comment">                                                         and then every DFM_CONFIG[REF_ZQCS_INT] fclk cycles. */</span>
<a name="l01150"></a>01150     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#aff3138e6db79a4bae55b2082f3966490">auto_fclkdis</a>                 : 1;  <span class="comment">/**&lt; When 1, DFM will automatically shut off its internal</span>
<a name="l01151"></a>01151 <span class="comment">                                                         clock to conserve power when there is no traffic. Note</span>
<a name="l01152"></a>01152 <span class="comment">                                                         that this has no effect on the DDR3 PHY and pads clocks. */</span>
<a name="l01153"></a>01153     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a0562a38008a919e4fb046271292db265">xor_bank</a>                     : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l01154"></a>01154     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a2de051834e602f010cf918ac411d2127">max_write_batch</a>              : 4;  <span class="comment">/**&lt; Must be set to value 8 */</span>
<a name="l01155"></a>01155     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a3cd603efedee3dd3ddcae01c58d68099">nxm_write_en</a>                 : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l01156"></a>01156     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a0c16536b795fc7248d53b9e84009a994">elev_prio_dis</a>                : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l01157"></a>01157     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#abf341b3ff84cdf2bd098a2f20a616d21">inorder_wr</a>                   : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l01158"></a>01158     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#acd9060426cbe5808a28185f421fa5ed6">inorder_rd</a>                   : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l01159"></a>01159     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a251fd2ff0d43cdb26769f8c183d6532d">throttle_wr</a>                  : 1;  <span class="comment">/**&lt; When set, use at most one IFB for writes</span>
<a name="l01160"></a>01160 <span class="comment">                                                         THROTTLE_RD and THROTTLE_WR must be the same value. */</span>
<a name="l01161"></a>01161     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a574b59c05a42f6dc5f6a58865c649e60">throttle_rd</a>                  : 1;  <span class="comment">/**&lt; When set, use at most one IFB for reads</span>
<a name="l01162"></a>01162 <span class="comment">                                                         THROTTLE_RD and THROTTLE_WR must be the same value. */</span>
<a name="l01163"></a>01163     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a10c1072ae0c031d96da2f1db6095ebdd">fprch2</a>                       : 2;  <span class="comment">/**&lt; Front Porch Enable: When set, the turn-off</span>
<a name="l01164"></a>01164 <span class="comment">                                                         time for the default DDR_DQ/DQS drivers is FPRCH2 fclks earlier.</span>
<a name="l01165"></a>01165 <span class="comment">                                                         00 = 0 fclks</span>
<a name="l01166"></a>01166 <span class="comment">                                                         01 = 1 fclks</span>
<a name="l01167"></a>01167 <span class="comment">                                                         10 = 2 fclks</span>
<a name="l01168"></a>01168 <span class="comment">                                                         11 = RESERVED */</span>
<a name="l01169"></a>01169     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a98e471ccd5894cab088737253e8b1379">pocas</a>                        : 1;  <span class="comment">/**&lt; Enable the Posted CAS feature of DDR3.</span>
<a name="l01170"></a>01170 <span class="comment">                                                         This bit should be set in conjunction with DFM_MODEREG_PARAMS[AL] */</span>
<a name="l01171"></a>01171     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#ab58d50441f6341eb75ba63f93f000b40">ddr2t</a>                        : 1;  <span class="comment">/**&lt; Turn on the DDR 2T mode. 2 cycle window for CMD and</span>
<a name="l01172"></a>01172 <span class="comment">                                                         address. This mode helps relieve setup time pressure</span>
<a name="l01173"></a>01173 <span class="comment">                                                         on the Address and command bus which nominally have</span>
<a name="l01174"></a>01174 <span class="comment">                                                         a very large fanout. Please refer to Micron&apos;s tech</span>
<a name="l01175"></a>01175 <span class="comment">                                                         note tn_47_01 titled &quot;DDR2-533 Memory Design Guide</span>
<a name="l01176"></a>01176 <span class="comment">                                                         for Two Dimm Unbuffered Systems&quot; for physical details. */</span>
<a name="l01177"></a>01177     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#adf78a863dcd1dec3a5675b352896c2b7">bwcnt</a>                        : 1;  <span class="comment">/**&lt; Bus utilization counter Clear.</span>
<a name="l01178"></a>01178 <span class="comment">                                                         Clears the DFM_OPS_CNT, DFM_IFB_CNT, and</span>
<a name="l01179"></a>01179 <span class="comment">                                                         DFM_FCLK_CNT registers. SW should first write this</span>
<a name="l01180"></a>01180 <span class="comment">                                                         field to a one, then write this field to a zero to</span>
<a name="l01181"></a>01181 <span class="comment">                                                         clear the CSR&apos;s. */</span>
<a name="l01182"></a>01182     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#ab83ed0096c8e714ddb982dd150d4532e">rdimm_ena</a>                    : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l01183"></a>01183 <span class="preprocessor">#else</span>
<a name="l01184"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#ab83ed0096c8e714ddb982dd150d4532e">01184</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#ab83ed0096c8e714ddb982dd150d4532e">rdimm_ena</a>                    : 1;
<a name="l01185"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#adf78a863dcd1dec3a5675b352896c2b7">01185</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#adf78a863dcd1dec3a5675b352896c2b7">bwcnt</a>                        : 1;
<a name="l01186"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#ab58d50441f6341eb75ba63f93f000b40">01186</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#ab58d50441f6341eb75ba63f93f000b40">ddr2t</a>                        : 1;
<a name="l01187"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a98e471ccd5894cab088737253e8b1379">01187</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a98e471ccd5894cab088737253e8b1379">pocas</a>                        : 1;
<a name="l01188"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a10c1072ae0c031d96da2f1db6095ebdd">01188</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a10c1072ae0c031d96da2f1db6095ebdd">fprch2</a>                       : 2;
<a name="l01189"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a574b59c05a42f6dc5f6a58865c649e60">01189</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a574b59c05a42f6dc5f6a58865c649e60">throttle_rd</a>                  : 1;
<a name="l01190"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a251fd2ff0d43cdb26769f8c183d6532d">01190</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a251fd2ff0d43cdb26769f8c183d6532d">throttle_wr</a>                  : 1;
<a name="l01191"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#acd9060426cbe5808a28185f421fa5ed6">01191</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#acd9060426cbe5808a28185f421fa5ed6">inorder_rd</a>                   : 1;
<a name="l01192"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#abf341b3ff84cdf2bd098a2f20a616d21">01192</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#abf341b3ff84cdf2bd098a2f20a616d21">inorder_wr</a>                   : 1;
<a name="l01193"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a0c16536b795fc7248d53b9e84009a994">01193</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a0c16536b795fc7248d53b9e84009a994">elev_prio_dis</a>                : 1;
<a name="l01194"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a3cd603efedee3dd3ddcae01c58d68099">01194</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a3cd603efedee3dd3ddcae01c58d68099">nxm_write_en</a>                 : 1;
<a name="l01195"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a2de051834e602f010cf918ac411d2127">01195</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a2de051834e602f010cf918ac411d2127">max_write_batch</a>              : 4;
<a name="l01196"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a0562a38008a919e4fb046271292db265">01196</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a0562a38008a919e4fb046271292db265">xor_bank</a>                     : 1;
<a name="l01197"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#aff3138e6db79a4bae55b2082f3966490">01197</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#aff3138e6db79a4bae55b2082f3966490">auto_fclkdis</a>                 : 1;
<a name="l01198"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#ae9575475ce9ba6667c5287499c0f86c9">01198</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#ae9575475ce9ba6667c5287499c0f86c9">int_zqcs_dis</a>                 : 1;
<a name="l01199"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#ae13cd6e68a0688998ddfda4ca9fc0902">01199</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#ae13cd6e68a0688998ddfda4ca9fc0902">ext_zqcs_dis</a>                 : 1;
<a name="l01200"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a58fc770c3ca8a279ad403d5160fda149">01200</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a58fc770c3ca8a279ad403d5160fda149">bprch</a>                        : 2;
<a name="l01201"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a3e9d1c31c3ecbed210994f36d7ed700c">01201</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a3e9d1c31c3ecbed210994f36d7ed700c">wodt_bprch</a>                   : 1;
<a name="l01202"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a57f405a5299f01ca3193271eb2c35c7a">01202</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a57f405a5299f01ca3193271eb2c35c7a">rodt_bprch</a>                   : 1;
<a name="l01203"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a2d6bdd9066501001d39597c288863493">01203</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html#a2d6bdd9066501001d39597c288863493">reserved_24_63</a>               : 40;
<a name="l01204"></a>01204 <span class="preprocessor">#endif</span>
<a name="l01205"></a>01205 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__control.html#a00a6b71eed0ceb0a6b671af5c6a9bbc5">s</a>;
<a name="l01206"></a><a class="code" href="unioncvmx__dfm__control.html#ae2fe56cdf57858c8215095358adfb710">01206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html">cvmx_dfm_control_s</a>             <a class="code" href="unioncvmx__dfm__control.html#ae2fe56cdf57858c8215095358adfb710">cn63xx</a>;
<a name="l01207"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html">01207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html">cvmx_dfm_control_cn63xxp1</a> {
<a name="l01208"></a>01208 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01209"></a>01209 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#ad01efcd57c787c24b8e081b5234d4bfb">reserved_22_63</a>               : 42;
<a name="l01210"></a>01210     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#ac025d0bff2b3409fb8ac84b9f2fe2be0">bprch</a>                        : 2;  <span class="comment">/**&lt; Back Porch Enable: When set, the turn-on time for</span>
<a name="l01211"></a>01211 <span class="comment">                                                         the default DDR_DQ/DQS drivers is delayed an additional BPRCH FCLK</span>
<a name="l01212"></a>01212 <span class="comment">                                                         cycles.</span>
<a name="l01213"></a>01213 <span class="comment">                                                         00 = 0 fclks</span>
<a name="l01214"></a>01214 <span class="comment">                                                         01 = 1 fclks</span>
<a name="l01215"></a>01215 <span class="comment">                                                         10 = 2 fclks</span>
<a name="l01216"></a>01216 <span class="comment">                                                         11 = 3 fclks */</span>
<a name="l01217"></a>01217     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a4d1650f6cd6fe090cc16f7a62cb552de">ext_zqcs_dis</a>                 : 1;  <span class="comment">/**&lt; Disable (external) auto-zqcs calibration</span>
<a name="l01218"></a>01218 <span class="comment">                                                         When clear, DFM runs external ZQ calibration */</span>
<a name="l01219"></a>01219     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a70573d407235ced43fc05ea7e6a28e31">int_zqcs_dis</a>                 : 1;  <span class="comment">/**&lt; Disable (internal) auto-zqcs calibration</span>
<a name="l01220"></a>01220 <span class="comment">                                                         When counter is re-enabled, ZQCS is run immediately,</span>
<a name="l01221"></a>01221 <span class="comment">                                                         and then every DFM_CONFIG[REF_ZQCS_INT] fclk cycles. */</span>
<a name="l01222"></a>01222     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#af75f5804562459ece1535b2f0ef9e96b">auto_fclkdis</a>                 : 1;  <span class="comment">/**&lt; When 1, DFM will automatically shut off its internal</span>
<a name="l01223"></a>01223 <span class="comment">                                                         clock to conserve power when there is no traffic. Note</span>
<a name="l01224"></a>01224 <span class="comment">                                                         that this has no effect on the DDR3 PHY and pads clocks. */</span>
<a name="l01225"></a>01225     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a9f22d1159a7df8c02680a9f092b29c39">xor_bank</a>                     : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l01226"></a>01226     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a2af6b8041178078f5fcb278809c5a83d">max_write_batch</a>              : 4;  <span class="comment">/**&lt; Must be set to value 8 */</span>
<a name="l01227"></a>01227     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a61b3d243c47ca9d4bace0061299727b1">nxm_write_en</a>                 : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l01228"></a>01228     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a0f4fce144cfeebb3503578b5bde856fd">elev_prio_dis</a>                : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l01229"></a>01229     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a81e2046d62283759ea9914937e9cf0ac">inorder_wr</a>                   : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l01230"></a>01230     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a1c79b10655df59d00499c4e4e3f25923">inorder_rd</a>                   : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l01231"></a>01231     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#acd5cdbf34ea66a86e5979064ff337d36">throttle_wr</a>                  : 1;  <span class="comment">/**&lt; When set, use at most one IFB for writes</span>
<a name="l01232"></a>01232 <span class="comment">                                                         THROTTLE_RD and THROTTLE_WR must be the same value. */</span>
<a name="l01233"></a>01233     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a506081eab60e0a5a34c17794d65e99d0">throttle_rd</a>                  : 1;  <span class="comment">/**&lt; When set, use at most one IFB for reads</span>
<a name="l01234"></a>01234 <span class="comment">                                                         THROTTLE_RD and THROTTLE_WR must be the same value. */</span>
<a name="l01235"></a>01235     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a7f34b4faf3465767d8ddac51d8ff82fa">fprch2</a>                       : 2;  <span class="comment">/**&lt; Front Porch Enable: When set, the turn-off</span>
<a name="l01236"></a>01236 <span class="comment">                                                         time for the default DDR_DQ/DQS drivers is FPRCH2 fclks earlier.</span>
<a name="l01237"></a>01237 <span class="comment">                                                         00 = 0 fclks</span>
<a name="l01238"></a>01238 <span class="comment">                                                         01 = 1 fclks</span>
<a name="l01239"></a>01239 <span class="comment">                                                         10 = 2 fclks</span>
<a name="l01240"></a>01240 <span class="comment">                                                         11 = RESERVED */</span>
<a name="l01241"></a>01241     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a4e269eb49fda1df1c4bababa1ee9a15e">pocas</a>                        : 1;  <span class="comment">/**&lt; Enable the Posted CAS feature of DDR3.</span>
<a name="l01242"></a>01242 <span class="comment">                                                         This bit should be set in conjunction with DFM_MODEREG_PARAMS[AL] */</span>
<a name="l01243"></a>01243     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a805c81256acaec22db13a79a71737581">ddr2t</a>                        : 1;  <span class="comment">/**&lt; Turn on the DDR 2T mode. 2 cycle window for CMD and</span>
<a name="l01244"></a>01244 <span class="comment">                                                         address. This mode helps relieve setup time pressure</span>
<a name="l01245"></a>01245 <span class="comment">                                                         on the Address and command bus which nominally have</span>
<a name="l01246"></a>01246 <span class="comment">                                                         a very large fanout. Please refer to Micron&apos;s tech</span>
<a name="l01247"></a>01247 <span class="comment">                                                         note tn_47_01 titled &quot;DDR2-533 Memory Design Guide</span>
<a name="l01248"></a>01248 <span class="comment">                                                         for Two Dimm Unbuffered Systems&quot; for physical details. */</span>
<a name="l01249"></a>01249     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a58f608631085e2fb6cc3840831439df5">bwcnt</a>                        : 1;  <span class="comment">/**&lt; Bus utilization counter Clear.</span>
<a name="l01250"></a>01250 <span class="comment">                                                         Clears the DFM_OPS_CNT, DFM_IFB_CNT, and</span>
<a name="l01251"></a>01251 <span class="comment">                                                         DFM_FCLK_CNT registers. SW should first write this</span>
<a name="l01252"></a>01252 <span class="comment">                                                         field to a one, then write this field to a zero to</span>
<a name="l01253"></a>01253 <span class="comment">                                                         clear the CSR&apos;s. */</span>
<a name="l01254"></a>01254     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a91de663281c82decea9cebc22a16714e">rdimm_ena</a>                    : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l01255"></a>01255 <span class="preprocessor">#else</span>
<a name="l01256"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a91de663281c82decea9cebc22a16714e">01256</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a91de663281c82decea9cebc22a16714e">rdimm_ena</a>                    : 1;
<a name="l01257"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a58f608631085e2fb6cc3840831439df5">01257</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a58f608631085e2fb6cc3840831439df5">bwcnt</a>                        : 1;
<a name="l01258"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a805c81256acaec22db13a79a71737581">01258</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a805c81256acaec22db13a79a71737581">ddr2t</a>                        : 1;
<a name="l01259"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a4e269eb49fda1df1c4bababa1ee9a15e">01259</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a4e269eb49fda1df1c4bababa1ee9a15e">pocas</a>                        : 1;
<a name="l01260"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a7f34b4faf3465767d8ddac51d8ff82fa">01260</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a7f34b4faf3465767d8ddac51d8ff82fa">fprch2</a>                       : 2;
<a name="l01261"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a506081eab60e0a5a34c17794d65e99d0">01261</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a506081eab60e0a5a34c17794d65e99d0">throttle_rd</a>                  : 1;
<a name="l01262"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#acd5cdbf34ea66a86e5979064ff337d36">01262</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#acd5cdbf34ea66a86e5979064ff337d36">throttle_wr</a>                  : 1;
<a name="l01263"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a1c79b10655df59d00499c4e4e3f25923">01263</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a1c79b10655df59d00499c4e4e3f25923">inorder_rd</a>                   : 1;
<a name="l01264"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a81e2046d62283759ea9914937e9cf0ac">01264</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a81e2046d62283759ea9914937e9cf0ac">inorder_wr</a>                   : 1;
<a name="l01265"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a0f4fce144cfeebb3503578b5bde856fd">01265</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a0f4fce144cfeebb3503578b5bde856fd">elev_prio_dis</a>                : 1;
<a name="l01266"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a61b3d243c47ca9d4bace0061299727b1">01266</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a61b3d243c47ca9d4bace0061299727b1">nxm_write_en</a>                 : 1;
<a name="l01267"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a2af6b8041178078f5fcb278809c5a83d">01267</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a2af6b8041178078f5fcb278809c5a83d">max_write_batch</a>              : 4;
<a name="l01268"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a9f22d1159a7df8c02680a9f092b29c39">01268</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a9f22d1159a7df8c02680a9f092b29c39">xor_bank</a>                     : 1;
<a name="l01269"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#af75f5804562459ece1535b2f0ef9e96b">01269</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#af75f5804562459ece1535b2f0ef9e96b">auto_fclkdis</a>                 : 1;
<a name="l01270"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a70573d407235ced43fc05ea7e6a28e31">01270</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a70573d407235ced43fc05ea7e6a28e31">int_zqcs_dis</a>                 : 1;
<a name="l01271"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a4d1650f6cd6fe090cc16f7a62cb552de">01271</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#a4d1650f6cd6fe090cc16f7a62cb552de">ext_zqcs_dis</a>                 : 1;
<a name="l01272"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#ac025d0bff2b3409fb8ac84b9f2fe2be0">01272</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#ac025d0bff2b3409fb8ac84b9f2fe2be0">bprch</a>                        : 2;
<a name="l01273"></a><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#ad01efcd57c787c24b8e081b5234d4bfb">01273</a>     uint64_t <a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__cn63xxp1.html#ad01efcd57c787c24b8e081b5234d4bfb">reserved_22_63</a>               : 42;
<a name="l01274"></a>01274 <span class="preprocessor">#endif</span>
<a name="l01275"></a>01275 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__control.html#af2a97b38c749b501aeb515fe2f66f934">cn63xxp1</a>;
<a name="l01276"></a><a class="code" href="unioncvmx__dfm__control.html#ab8693b48fe58eedda623f40e8b365501">01276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__control_1_1cvmx__dfm__control__s.html">cvmx_dfm_control_s</a>             <a class="code" href="unioncvmx__dfm__control.html#ab8693b48fe58eedda623f40e8b365501">cn66xx</a>;
<a name="l01277"></a>01277 };
<a name="l01278"></a><a class="code" href="cvmx-dfm-defs_8h.html#a05b79914bc92beb941f13dcf3bbf20f8">01278</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__control.html" title="cvmx_dfm_control">cvmx_dfm_control</a> <a class="code" href="unioncvmx__dfm__control.html" title="cvmx_dfm_control">cvmx_dfm_control_t</a>;
<a name="l01279"></a>01279 <span class="comment"></span>
<a name="l01280"></a>01280 <span class="comment">/**</span>
<a name="l01281"></a>01281 <span class="comment"> * cvmx_dfm_dll_ctl2</span>
<a name="l01282"></a>01282 <span class="comment"> *</span>
<a name="l01283"></a>01283 <span class="comment"> * DFM_DLL_CTL2 = DFM (Octeon) DLL control and FCLK reset</span>
<a name="l01284"></a>01284 <span class="comment"> *</span>
<a name="l01285"></a>01285 <span class="comment"> *</span>
<a name="l01286"></a>01286 <span class="comment"> * Notes:</span>
<a name="l01287"></a>01287 <span class="comment"> * DLL Bringup sequence:</span>
<a name="l01288"></a>01288 <span class="comment"> * 1. If not done already, set DFM_DLL_CTL2 = 0, except when DFM_DLL_CTL2[DRESET] = 1.</span>
<a name="l01289"></a>01289 <span class="comment"> * 2. Write 1 to DFM_DLL_CTL2[DLL_BRINGUP]</span>
<a name="l01290"></a>01290 <span class="comment"> * 3. Wait for 10 FCLK cycles, then write 1 to DFM_DLL_CTL2[QUAD_DLL_ENA]. It may not be feasible to count 10 FCLK cycles, but the</span>
<a name="l01291"></a>01291 <span class="comment"> *    idea is to configure the delay line into DLL mode by asserting DLL_BRING_UP earlier than [QUAD_DLL_ENA], even if it is one</span>
<a name="l01292"></a>01292 <span class="comment"> *    cycle early. DFM_DLL_CTL2[QUAD_DLL_ENA] must not change after this point without restarting the DFM and/or DRESET initialization</span>
<a name="l01293"></a>01293 <span class="comment"> *    sequence.</span>
<a name="l01294"></a>01294 <span class="comment"> * 4. Read L2D_BST0 and wait for the result. (L2D_BST0 is subject to change depending on how it called in o63. It is still ok to go</span>
<a name="l01295"></a>01295 <span class="comment"> *    without step 4, since step 5 has enough time)</span>
<a name="l01296"></a>01296 <span class="comment"> * 5. Wait 10 us.</span>
<a name="l01297"></a>01297 <span class="comment"> * 6. Write 0 to DFM_DLL_CTL2[DLL_BRINGUP]. DFM_DLL_CTL2[DLL_BRINGUP] must not change after this point without restarting the DFM</span>
<a name="l01298"></a>01298 <span class="comment"> *    and/or DRESET initialization sequence.</span>
<a name="l01299"></a>01299 <span class="comment"> * 7. Read L2D_BST0 and wait for the result. (same as step 4, but the idea here is the wait some time before going to step 8, even it</span>
<a name="l01300"></a>01300 <span class="comment"> *    is one cycle is fine)</span>
<a name="l01301"></a>01301 <span class="comment"> * 8. Write 0 to DFM_DLL_CTL2[DRESET].  DFM_DLL_CTL2[DRESET] must not change after this point without restarting the DFM and/or</span>
<a name="l01302"></a>01302 <span class="comment"> *    DRESET initialization sequence.</span>
<a name="l01303"></a>01303 <span class="comment"> */</span>
<a name="l01304"></a><a class="code" href="unioncvmx__dfm__dll__ctl2.html">01304</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__dll__ctl2.html" title="cvmx_dfm_dll_ctl2">cvmx_dfm_dll_ctl2</a> {
<a name="l01305"></a><a class="code" href="unioncvmx__dfm__dll__ctl2.html#a019861699028235292e504e654171dcd">01305</a>     uint64_t <a class="code" href="unioncvmx__dfm__dll__ctl2.html#a019861699028235292e504e654171dcd">u64</a>;
<a name="l01306"></a><a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html">01306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html">cvmx_dfm_dll_ctl2_s</a> {
<a name="l01307"></a>01307 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a2e1e3f9b0714d5435afecd881e3d9a60">reserved_15_63</a>               : 49;
<a name="l01309"></a>01309     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a84db2c51910c06352e9ec0ac355cca05">dll_bringup</a>                  : 1;  <span class="comment">/**&lt; DLL Bringup */</span>
<a name="l01310"></a>01310     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a0f130c2f402bdb3ed5f21c417a8c023b">dreset</a>                       : 1;  <span class="comment">/**&lt; Fclk domain reset.  The reset signal that is used by the</span>
<a name="l01311"></a>01311 <span class="comment">                                                         Fclk domain is (DRESET || ECLK_RESET). */</span>
<a name="l01312"></a>01312     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a9180d6422d44a01cbbb749a7b2b76321">quad_dll_ena</a>                 : 1;  <span class="comment">/**&lt; DLL Enable */</span>
<a name="l01313"></a>01313     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a5f3e9e8efa197680c16b4e670f444874">byp_sel</a>                      : 4;  <span class="comment">/**&lt; Bypass select</span>
<a name="l01314"></a>01314 <span class="comment">                                                         0000 : no byte</span>
<a name="l01315"></a>01315 <span class="comment">                                                         0001 : byte 0</span>
<a name="l01316"></a>01316 <span class="comment">                                                         - ...</span>
<a name="l01317"></a>01317 <span class="comment">                                                         1001 : byte 8</span>
<a name="l01318"></a>01318 <span class="comment">                                                         1010 : all bytes</span>
<a name="l01319"></a>01319 <span class="comment">                                                         1011-1111 : Reserved */</span>
<a name="l01320"></a>01320     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#ae1f39f023c756809051b5ba0dd170ba0">byp_setting</a>                  : 8;  <span class="comment">/**&lt; Bypass setting</span>
<a name="l01321"></a>01321 <span class="comment">                                                         DDR3-1600: 00100010</span>
<a name="l01322"></a>01322 <span class="comment">                                                         DDR3-1333: 00110010</span>
<a name="l01323"></a>01323 <span class="comment">                                                         DDR3-1066: 01001011</span>
<a name="l01324"></a>01324 <span class="comment">                                                         DDR3-800 : 01110101</span>
<a name="l01325"></a>01325 <span class="comment">                                                         DDR3-667 : 10010110</span>
<a name="l01326"></a>01326 <span class="comment">                                                         DDR3-600 : 10101100 */</span>
<a name="l01327"></a>01327 <span class="preprocessor">#else</span>
<a name="l01328"></a><a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#ae1f39f023c756809051b5ba0dd170ba0">01328</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#ae1f39f023c756809051b5ba0dd170ba0">byp_setting</a>                  : 8;
<a name="l01329"></a><a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a5f3e9e8efa197680c16b4e670f444874">01329</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a5f3e9e8efa197680c16b4e670f444874">byp_sel</a>                      : 4;
<a name="l01330"></a><a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a9180d6422d44a01cbbb749a7b2b76321">01330</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a9180d6422d44a01cbbb749a7b2b76321">quad_dll_ena</a>                 : 1;
<a name="l01331"></a><a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a0f130c2f402bdb3ed5f21c417a8c023b">01331</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a0f130c2f402bdb3ed5f21c417a8c023b">dreset</a>                       : 1;
<a name="l01332"></a><a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a84db2c51910c06352e9ec0ac355cca05">01332</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a84db2c51910c06352e9ec0ac355cca05">dll_bringup</a>                  : 1;
<a name="l01333"></a><a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a2e1e3f9b0714d5435afecd881e3d9a60">01333</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html#a2e1e3f9b0714d5435afecd881e3d9a60">reserved_15_63</a>               : 49;
<a name="l01334"></a>01334 <span class="preprocessor">#endif</span>
<a name="l01335"></a>01335 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__dll__ctl2.html#a6b562c69330cf22a6e4f418218549f39">s</a>;
<a name="l01336"></a><a class="code" href="unioncvmx__dfm__dll__ctl2.html#ab3e5a91c8bbcafd5500f53bf93e59332">01336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html">cvmx_dfm_dll_ctl2_s</a>            <a class="code" href="unioncvmx__dfm__dll__ctl2.html#ab3e5a91c8bbcafd5500f53bf93e59332">cn63xx</a>;
<a name="l01337"></a><a class="code" href="unioncvmx__dfm__dll__ctl2.html#a64025c5623c01de231fb277b68e0f33f">01337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html">cvmx_dfm_dll_ctl2_s</a>            <a class="code" href="unioncvmx__dfm__dll__ctl2.html#a64025c5623c01de231fb277b68e0f33f">cn63xxp1</a>;
<a name="l01338"></a><a class="code" href="unioncvmx__dfm__dll__ctl2.html#ad4fd7bb8c03b5a381b7b1ff05a50ebea">01338</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__dll__ctl2_1_1cvmx__dfm__dll__ctl2__s.html">cvmx_dfm_dll_ctl2_s</a>            <a class="code" href="unioncvmx__dfm__dll__ctl2.html#ad4fd7bb8c03b5a381b7b1ff05a50ebea">cn66xx</a>;
<a name="l01339"></a>01339 };
<a name="l01340"></a><a class="code" href="cvmx-dfm-defs_8h.html#a10c82ea4259eee02652e232ab3397c92">01340</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__dll__ctl2.html" title="cvmx_dfm_dll_ctl2">cvmx_dfm_dll_ctl2</a> <a class="code" href="unioncvmx__dfm__dll__ctl2.html" title="cvmx_dfm_dll_ctl2">cvmx_dfm_dll_ctl2_t</a>;
<a name="l01341"></a>01341 <span class="comment"></span>
<a name="l01342"></a>01342 <span class="comment">/**</span>
<a name="l01343"></a>01343 <span class="comment"> * cvmx_dfm_dll_ctl3</span>
<a name="l01344"></a>01344 <span class="comment"> *</span>
<a name="l01345"></a>01345 <span class="comment"> * DFM_DLL_CTL3 = DFM DLL control and FCLK reset</span>
<a name="l01346"></a>01346 <span class="comment"> *</span>
<a name="l01347"></a>01347 <span class="comment"> */</span>
<a name="l01348"></a><a class="code" href="unioncvmx__dfm__dll__ctl3.html">01348</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__dll__ctl3.html" title="cvmx_dfm_dll_ctl3">cvmx_dfm_dll_ctl3</a> {
<a name="l01349"></a><a class="code" href="unioncvmx__dfm__dll__ctl3.html#a51ad757358e98eb78ac656855ff446c8">01349</a>     uint64_t <a class="code" href="unioncvmx__dfm__dll__ctl3.html#a51ad757358e98eb78ac656855ff446c8">u64</a>;
<a name="l01350"></a><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html">01350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html">cvmx_dfm_dll_ctl3_s</a> {
<a name="l01351"></a>01351 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a79a64f88e25147b07482478a50c44ab3">reserved_29_63</a>               : 35;
<a name="l01353"></a>01353     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a1cc4a198525d96ca395ca7dc07fb630f">dll_fast</a>                     : 1;  <span class="comment">/**&lt; DLL lock</span>
<a name="l01354"></a>01354 <span class="comment">                                                         0 = DLL locked */</span>
<a name="l01355"></a>01355     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#ae2d693fdf84e4ce6d3b6996e66a4c585">dll90_setting</a>                : 8;  <span class="comment">/**&lt; Encoded DLL settings. Works in conjuction with</span>
<a name="l01356"></a>01356 <span class="comment">                                                         DLL90_BYTE_SEL */</span>
<a name="l01357"></a>01357     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#ad4ce8c7e26474fb9cac9fa5183d986e9">fine_tune_mode</a>               : 1;  <span class="comment">/**&lt; Fine Tune Mode */</span>
<a name="l01358"></a>01358     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#af78437e677ff264b9069a538ed99135a">dll_mode</a>                     : 1;  <span class="comment">/**&lt; DLL Mode */</span>
<a name="l01359"></a>01359     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#ab1feb7e0c0745acfe72e005b3982d8b7">dll90_byte_sel</a>               : 4;  <span class="comment">/**&lt; Observe DLL settings for selected byte</span>
<a name="l01360"></a>01360 <span class="comment">                                                         0001 : byte 0</span>
<a name="l01361"></a>01361 <span class="comment">                                                         - ...</span>
<a name="l01362"></a>01362 <span class="comment">                                                         1001 : byte 8</span>
<a name="l01363"></a>01363 <span class="comment">                                                         0000,1010-1111 : Reserved */</span>
<a name="l01364"></a>01364     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a24ac79683de19229958d29318234e271">offset_ena</a>                   : 1;  <span class="comment">/**&lt; Offset enable</span>
<a name="l01365"></a>01365 <span class="comment">                                                         0 = disable</span>
<a name="l01366"></a>01366 <span class="comment">                                                         1 = enable */</span>
<a name="l01367"></a>01367     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a005753d5f352dcd2092c59a2f2e160a0">load_offset</a>                  : 1;  <span class="comment">/**&lt; Load offset</span>
<a name="l01368"></a>01368 <span class="comment">                                                         0 : disable</span>
<a name="l01369"></a>01369 <span class="comment">                                                         1 : load (generates a 1 cycle pulse to the PHY)</span>
<a name="l01370"></a>01370 <span class="comment">                                                         This register is oneshot and clears itself each time</span>
<a name="l01371"></a>01371 <span class="comment">                                                         it is set */</span>
<a name="l01372"></a>01372     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a414791e017f44ca313e80c8da85b9ea8">mode_sel</a>                     : 2;  <span class="comment">/**&lt; Mode select</span>
<a name="l01373"></a>01373 <span class="comment">                                                         00 : reset</span>
<a name="l01374"></a>01374 <span class="comment">                                                         01 : write</span>
<a name="l01375"></a>01375 <span class="comment">                                                         10 : read</span>
<a name="l01376"></a>01376 <span class="comment">                                                         11 : write &amp; read */</span>
<a name="l01377"></a>01377     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#aab10eb04d412ced3e0575d9a5e0bb015">byte_sel</a>                     : 4;  <span class="comment">/**&lt; Byte select</span>
<a name="l01378"></a>01378 <span class="comment">                                                         0000 : no byte</span>
<a name="l01379"></a>01379 <span class="comment">                                                         0001 : byte 0</span>
<a name="l01380"></a>01380 <span class="comment">                                                         - ...</span>
<a name="l01381"></a>01381 <span class="comment">                                                         1001 : byte 8</span>
<a name="l01382"></a>01382 <span class="comment">                                                         1010 : all bytes</span>
<a name="l01383"></a>01383 <span class="comment">                                                         1011-1111 : Reserved */</span>
<a name="l01384"></a>01384     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#ab13370309e575fdc7993fd23fbc7bf1c">offset</a>                       : 6;  <span class="comment">/**&lt; Write/read offset setting</span>
<a name="l01385"></a>01385 <span class="comment">                                                         [4:0] : offset</span>
<a name="l01386"></a>01386 <span class="comment">                                                         [5]   : 0 = increment, 1 = decrement</span>
<a name="l01387"></a>01387 <span class="comment">                                                         Not a 2&apos;s complement value */</span>
<a name="l01388"></a>01388 <span class="preprocessor">#else</span>
<a name="l01389"></a><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#ab13370309e575fdc7993fd23fbc7bf1c">01389</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#ab13370309e575fdc7993fd23fbc7bf1c">offset</a>                       : 6;
<a name="l01390"></a><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#aab10eb04d412ced3e0575d9a5e0bb015">01390</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#aab10eb04d412ced3e0575d9a5e0bb015">byte_sel</a>                     : 4;
<a name="l01391"></a><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a414791e017f44ca313e80c8da85b9ea8">01391</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a414791e017f44ca313e80c8da85b9ea8">mode_sel</a>                     : 2;
<a name="l01392"></a><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a005753d5f352dcd2092c59a2f2e160a0">01392</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a005753d5f352dcd2092c59a2f2e160a0">load_offset</a>                  : 1;
<a name="l01393"></a><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a24ac79683de19229958d29318234e271">01393</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a24ac79683de19229958d29318234e271">offset_ena</a>                   : 1;
<a name="l01394"></a><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#ab1feb7e0c0745acfe72e005b3982d8b7">01394</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#ab1feb7e0c0745acfe72e005b3982d8b7">dll90_byte_sel</a>               : 4;
<a name="l01395"></a><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#af78437e677ff264b9069a538ed99135a">01395</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#af78437e677ff264b9069a538ed99135a">dll_mode</a>                     : 1;
<a name="l01396"></a><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#ad4ce8c7e26474fb9cac9fa5183d986e9">01396</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#ad4ce8c7e26474fb9cac9fa5183d986e9">fine_tune_mode</a>               : 1;
<a name="l01397"></a><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#ae2d693fdf84e4ce6d3b6996e66a4c585">01397</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#ae2d693fdf84e4ce6d3b6996e66a4c585">dll90_setting</a>                : 8;
<a name="l01398"></a><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a1cc4a198525d96ca395ca7dc07fb630f">01398</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a1cc4a198525d96ca395ca7dc07fb630f">dll_fast</a>                     : 1;
<a name="l01399"></a><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a79a64f88e25147b07482478a50c44ab3">01399</a>     uint64_t <a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html#a79a64f88e25147b07482478a50c44ab3">reserved_29_63</a>               : 35;
<a name="l01400"></a>01400 <span class="preprocessor">#endif</span>
<a name="l01401"></a>01401 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__dll__ctl3.html#aff8c1efd0e1a3ed33e116c4b5cd6f173">s</a>;
<a name="l01402"></a><a class="code" href="unioncvmx__dfm__dll__ctl3.html#a15bc9a89b9f63dd280e421a906b81566">01402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html">cvmx_dfm_dll_ctl3_s</a>            <a class="code" href="unioncvmx__dfm__dll__ctl3.html#a15bc9a89b9f63dd280e421a906b81566">cn63xx</a>;
<a name="l01403"></a><a class="code" href="unioncvmx__dfm__dll__ctl3.html#ae005ab572b41b42ab4472bca5a092397">01403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html">cvmx_dfm_dll_ctl3_s</a>            <a class="code" href="unioncvmx__dfm__dll__ctl3.html#ae005ab572b41b42ab4472bca5a092397">cn63xxp1</a>;
<a name="l01404"></a><a class="code" href="unioncvmx__dfm__dll__ctl3.html#a2b4408b32f9e750fafa1f9b0963c5d66">01404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__dll__ctl3_1_1cvmx__dfm__dll__ctl3__s.html">cvmx_dfm_dll_ctl3_s</a>            <a class="code" href="unioncvmx__dfm__dll__ctl3.html#a2b4408b32f9e750fafa1f9b0963c5d66">cn66xx</a>;
<a name="l01405"></a>01405 };
<a name="l01406"></a><a class="code" href="cvmx-dfm-defs_8h.html#a53d6d69cfd06827fb8ea2f1c5fbd8f2b">01406</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__dll__ctl3.html" title="cvmx_dfm_dll_ctl3">cvmx_dfm_dll_ctl3</a> <a class="code" href="unioncvmx__dfm__dll__ctl3.html" title="cvmx_dfm_dll_ctl3">cvmx_dfm_dll_ctl3_t</a>;
<a name="l01407"></a>01407 <span class="comment"></span>
<a name="l01408"></a>01408 <span class="comment">/**</span>
<a name="l01409"></a>01409 <span class="comment"> * cvmx_dfm_fclk_cnt</span>
<a name="l01410"></a>01410 <span class="comment"> *</span>
<a name="l01411"></a>01411 <span class="comment"> * DFM_FCLK_CNT  = Performance Counters</span>
<a name="l01412"></a>01412 <span class="comment"> *</span>
<a name="l01413"></a>01413 <span class="comment"> */</span>
<a name="l01414"></a><a class="code" href="unioncvmx__dfm__fclk__cnt.html">01414</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__fclk__cnt.html" title="cvmx_dfm_fclk_cnt">cvmx_dfm_fclk_cnt</a> {
<a name="l01415"></a><a class="code" href="unioncvmx__dfm__fclk__cnt.html#a0943c180445fab21ac121350f38011c5">01415</a>     uint64_t <a class="code" href="unioncvmx__dfm__fclk__cnt.html#a0943c180445fab21ac121350f38011c5">u64</a>;
<a name="l01416"></a><a class="code" href="structcvmx__dfm__fclk__cnt_1_1cvmx__dfm__fclk__cnt__s.html">01416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fclk__cnt_1_1cvmx__dfm__fclk__cnt__s.html">cvmx_dfm_fclk_cnt_s</a> {
<a name="l01417"></a>01417 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01418"></a>01418 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__fclk__cnt_1_1cvmx__dfm__fclk__cnt__s.html#a63c82e3e8ee0e50472e634179cda716e">fclkcnt</a>                      : 64; <span class="comment">/**&lt; Performance Counter that counts fclks</span>
<a name="l01419"></a>01419 <span class="comment">                                                         64-bit counter. */</span>
<a name="l01420"></a>01420 <span class="preprocessor">#else</span>
<a name="l01421"></a><a class="code" href="structcvmx__dfm__fclk__cnt_1_1cvmx__dfm__fclk__cnt__s.html#a63c82e3e8ee0e50472e634179cda716e">01421</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__fclk__cnt_1_1cvmx__dfm__fclk__cnt__s.html#a63c82e3e8ee0e50472e634179cda716e">fclkcnt</a>                      : 64;
<a name="l01422"></a>01422 <span class="preprocessor">#endif</span>
<a name="l01423"></a>01423 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__fclk__cnt.html#ad30df316be6a566e217acaca4ce6cd64">s</a>;
<a name="l01424"></a><a class="code" href="unioncvmx__dfm__fclk__cnt.html#a2d4af6546b0e7281904238b5f92e3749">01424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fclk__cnt_1_1cvmx__dfm__fclk__cnt__s.html">cvmx_dfm_fclk_cnt_s</a>            <a class="code" href="unioncvmx__dfm__fclk__cnt.html#a2d4af6546b0e7281904238b5f92e3749">cn63xx</a>;
<a name="l01425"></a><a class="code" href="unioncvmx__dfm__fclk__cnt.html#a278916e1646382bd3debeda751fa4607">01425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fclk__cnt_1_1cvmx__dfm__fclk__cnt__s.html">cvmx_dfm_fclk_cnt_s</a>            <a class="code" href="unioncvmx__dfm__fclk__cnt.html#a278916e1646382bd3debeda751fa4607">cn63xxp1</a>;
<a name="l01426"></a><a class="code" href="unioncvmx__dfm__fclk__cnt.html#a0e368893b4769f623e67f9a0ed191e78">01426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fclk__cnt_1_1cvmx__dfm__fclk__cnt__s.html">cvmx_dfm_fclk_cnt_s</a>            <a class="code" href="unioncvmx__dfm__fclk__cnt.html#a0e368893b4769f623e67f9a0ed191e78">cn66xx</a>;
<a name="l01427"></a>01427 };
<a name="l01428"></a><a class="code" href="cvmx-dfm-defs_8h.html#a7cffe20a453926544e5d506590e39b93">01428</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__fclk__cnt.html" title="cvmx_dfm_fclk_cnt">cvmx_dfm_fclk_cnt</a> <a class="code" href="unioncvmx__dfm__fclk__cnt.html" title="cvmx_dfm_fclk_cnt">cvmx_dfm_fclk_cnt_t</a>;
<a name="l01429"></a>01429 <span class="comment"></span>
<a name="l01430"></a>01430 <span class="comment">/**</span>
<a name="l01431"></a>01431 <span class="comment"> * cvmx_dfm_fnt_bist</span>
<a name="l01432"></a>01432 <span class="comment"> *</span>
<a name="l01433"></a>01433 <span class="comment"> * DFM_FNT_BIST = DFM Front BIST Status</span>
<a name="l01434"></a>01434 <span class="comment"> *</span>
<a name="l01435"></a>01435 <span class="comment"> * This register contains Bist Status for DFM Front</span>
<a name="l01436"></a>01436 <span class="comment"> */</span>
<a name="l01437"></a><a class="code" href="unioncvmx__dfm__fnt__bist.html">01437</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__fnt__bist.html" title="cvmx_dfm_fnt_bist">cvmx_dfm_fnt_bist</a> {
<a name="l01438"></a><a class="code" href="unioncvmx__dfm__fnt__bist.html#adea1dbdf445fe24612b1dee39152e56b">01438</a>     uint64_t <a class="code" href="unioncvmx__dfm__fnt__bist.html#adea1dbdf445fe24612b1dee39152e56b">u64</a>;
<a name="l01439"></a><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html">01439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html">cvmx_dfm_fnt_bist_s</a> {
<a name="l01440"></a>01440 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#ab6a1266cf603921b61f3b77e287af7e4">reserved_5_63</a>                : 59;
<a name="l01442"></a>01442     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#af55a6d84eee63fc8820d24a0571cedad">cab</a>                          : 1;  <span class="comment">/**&lt; Bist Results for CAB RAM</span>
<a name="l01443"></a>01443 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01444"></a>01444 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01445"></a>01445     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#a1dc586caf7ae33e0c765fc14b7520f5b">mrq</a>                          : 1;  <span class="comment">/**&lt; Bist Results for MRQ RAM</span>
<a name="l01446"></a>01446 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01447"></a>01447 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01448"></a>01448     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#a6b80731299b12e19e57e5a773341aae0">mff</a>                          : 1;  <span class="comment">/**&lt; Bist Results for MFF RAM</span>
<a name="l01449"></a>01449 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01450"></a>01450 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01451"></a>01451     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#a8a91ac1361631509c122a537c6d97815">rpb</a>                          : 1;  <span class="comment">/**&lt; Bist Results for RPB RAM</span>
<a name="l01452"></a>01452 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01453"></a>01453 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01454"></a>01454     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#a9b0b0ec2fcf47440a5bae6db195d22a6">mwb</a>                          : 1;  <span class="comment">/**&lt; Bist Results for MWB RAM</span>
<a name="l01455"></a>01455 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01456"></a>01456 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01457"></a>01457 <span class="preprocessor">#else</span>
<a name="l01458"></a><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#a9b0b0ec2fcf47440a5bae6db195d22a6">01458</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#a9b0b0ec2fcf47440a5bae6db195d22a6">mwb</a>                          : 1;
<a name="l01459"></a><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#a8a91ac1361631509c122a537c6d97815">01459</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#a8a91ac1361631509c122a537c6d97815">rpb</a>                          : 1;
<a name="l01460"></a><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#a6b80731299b12e19e57e5a773341aae0">01460</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#a6b80731299b12e19e57e5a773341aae0">mff</a>                          : 1;
<a name="l01461"></a><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#a1dc586caf7ae33e0c765fc14b7520f5b">01461</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#a1dc586caf7ae33e0c765fc14b7520f5b">mrq</a>                          : 1;
<a name="l01462"></a><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#af55a6d84eee63fc8820d24a0571cedad">01462</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#af55a6d84eee63fc8820d24a0571cedad">cab</a>                          : 1;
<a name="l01463"></a><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#ab6a1266cf603921b61f3b77e287af7e4">01463</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html#ab6a1266cf603921b61f3b77e287af7e4">reserved_5_63</a>                : 59;
<a name="l01464"></a>01464 <span class="preprocessor">#endif</span>
<a name="l01465"></a>01465 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__fnt__bist.html#a9e4a4f5a90b8b74f179ab306c6fc3032">s</a>;
<a name="l01466"></a><a class="code" href="unioncvmx__dfm__fnt__bist.html#a40356b36222d8f005fc24ec050f44df0">01466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html">cvmx_dfm_fnt_bist_s</a>            <a class="code" href="unioncvmx__dfm__fnt__bist.html#a40356b36222d8f005fc24ec050f44df0">cn63xx</a>;
<a name="l01467"></a><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html">01467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html">cvmx_dfm_fnt_bist_cn63xxp1</a> {
<a name="l01468"></a>01468 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01469"></a>01469 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#acdd920d2a2f7c7af84bd03f3dc868c85">reserved_4_63</a>                : 60;
<a name="l01470"></a>01470     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#a8a928b681bc3a4468c698ba4d43f8d13">mrq</a>                          : 1;  <span class="comment">/**&lt; Bist Results for MRQ RAM</span>
<a name="l01471"></a>01471 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01472"></a>01472 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01473"></a>01473     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#a4f0bd71e828beee77fad58e40a8d0cf4">mff</a>                          : 1;  <span class="comment">/**&lt; Bist Results for MFF RAM</span>
<a name="l01474"></a>01474 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01475"></a>01475 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01476"></a>01476     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#a54ab5e494cb9ba6a1ef58caca17c56f2">rpb</a>                          : 1;  <span class="comment">/**&lt; Bist Results for RPB RAM</span>
<a name="l01477"></a>01477 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01478"></a>01478 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01479"></a>01479     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#a48493a2f8054a78271ead89e59d5c6f7">mwb</a>                          : 1;  <span class="comment">/**&lt; Bist Results for MWB RAM</span>
<a name="l01480"></a>01480 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01481"></a>01481 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01482"></a>01482 <span class="preprocessor">#else</span>
<a name="l01483"></a><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#a48493a2f8054a78271ead89e59d5c6f7">01483</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#a48493a2f8054a78271ead89e59d5c6f7">mwb</a>                          : 1;
<a name="l01484"></a><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#a54ab5e494cb9ba6a1ef58caca17c56f2">01484</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#a54ab5e494cb9ba6a1ef58caca17c56f2">rpb</a>                          : 1;
<a name="l01485"></a><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#a4f0bd71e828beee77fad58e40a8d0cf4">01485</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#a4f0bd71e828beee77fad58e40a8d0cf4">mff</a>                          : 1;
<a name="l01486"></a><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#a8a928b681bc3a4468c698ba4d43f8d13">01486</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#a8a928b681bc3a4468c698ba4d43f8d13">mrq</a>                          : 1;
<a name="l01487"></a><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#acdd920d2a2f7c7af84bd03f3dc868c85">01487</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__cn63xxp1.html#acdd920d2a2f7c7af84bd03f3dc868c85">reserved_4_63</a>                : 60;
<a name="l01488"></a>01488 <span class="preprocessor">#endif</span>
<a name="l01489"></a>01489 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__fnt__bist.html#a998e429b17ae512a9966be3ce4e260ba">cn63xxp1</a>;
<a name="l01490"></a><a class="code" href="unioncvmx__dfm__fnt__bist.html#a09c4d6674a5c5c63df3c5575e12733dc">01490</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__bist_1_1cvmx__dfm__fnt__bist__s.html">cvmx_dfm_fnt_bist_s</a>            <a class="code" href="unioncvmx__dfm__fnt__bist.html#a09c4d6674a5c5c63df3c5575e12733dc">cn66xx</a>;
<a name="l01491"></a>01491 };
<a name="l01492"></a><a class="code" href="cvmx-dfm-defs_8h.html#aca26e3b49cfa0a62034274caa70d861f">01492</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__fnt__bist.html" title="cvmx_dfm_fnt_bist">cvmx_dfm_fnt_bist</a> <a class="code" href="unioncvmx__dfm__fnt__bist.html" title="cvmx_dfm_fnt_bist">cvmx_dfm_fnt_bist_t</a>;
<a name="l01493"></a>01493 <span class="comment"></span>
<a name="l01494"></a>01494 <span class="comment">/**</span>
<a name="l01495"></a>01495 <span class="comment"> * cvmx_dfm_fnt_ctl</span>
<a name="l01496"></a>01496 <span class="comment"> *</span>
<a name="l01497"></a>01497 <span class="comment"> * Specify the RSL base addresses for the block</span>
<a name="l01498"></a>01498 <span class="comment"> *</span>
<a name="l01499"></a>01499 <span class="comment"> *                  DFM_FNT_CTL = DFM Front Control Register</span>
<a name="l01500"></a>01500 <span class="comment"> *</span>
<a name="l01501"></a>01501 <span class="comment"> * This register contains control registers for the DFM Front Section of Logic.</span>
<a name="l01502"></a>01502 <span class="comment"> */</span>
<a name="l01503"></a><a class="code" href="unioncvmx__dfm__fnt__ctl.html">01503</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__fnt__ctl.html" title="cvmx_dfm_fnt_ctl">cvmx_dfm_fnt_ctl</a> {
<a name="l01504"></a><a class="code" href="unioncvmx__dfm__fnt__ctl.html#a5e8915d3b470accdc774969e8d6a8ef8">01504</a>     uint64_t <a class="code" href="unioncvmx__dfm__fnt__ctl.html#a5e8915d3b470accdc774969e8d6a8ef8">u64</a>;
<a name="l01505"></a><a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html">01505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html">cvmx_dfm_fnt_ctl_s</a> {
<a name="l01506"></a>01506 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01507"></a>01507 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#a68308325a8b9ce71c87ab26e469eccd5">reserved_4_63</a>                : 60;
<a name="l01508"></a>01508     uint64_t <a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#a3c9033da83499fc864c316ab5d29dd16">sbe_ena</a>                      : 1;  <span class="comment">/**&lt; If SBE_ENA=1 &amp; RECC_ENA=1 then all single bit errors</span>
<a name="l01509"></a>01509 <span class="comment">                                                         which have been detected/corrected during GWALK reads,</span>
<a name="l01510"></a>01510 <span class="comment">                                                         will be reported through RWORD0[REA]=ERR code in system</span>
<a name="l01511"></a>01511 <span class="comment">                                                         memory at the conclusion of the DFA instruction.</span>
<a name="l01512"></a>01512 <span class="comment">                                                         SWNOTE: The application user may wish to report single</span>
<a name="l01513"></a>01513 <span class="comment">                                                         bit errors that were corrected through the</span>
<a name="l01514"></a>01514 <span class="comment">                                                         RWORD0[REA]=ERR codeword.</span>
<a name="l01515"></a>01515 <span class="comment">                                                         NOTE: This DOES NOT effect the reporting of SBEs in</span>
<a name="l01516"></a>01516 <span class="comment">                                                         DFM_FNT_STAT[SBE] (which were corrected if RECC_ENA=1).</span>
<a name="l01517"></a>01517 <span class="comment">                                                         This bit is only here for applications which &apos;MAY&apos; want</span>
<a name="l01518"></a>01518 <span class="comment">                                                         to be alerted with an ERR completion code if there were</span>
<a name="l01519"></a>01519 <span class="comment">                                                         SBEs that were auto-corrected during GWALK instructions.</span>
<a name="l01520"></a>01520 <span class="comment">                                                         Recap: If there is a SBE and SBE_ENA==1, the &quot;err&quot; field</span>
<a name="l01521"></a>01521 <span class="comment">                                                         in the data returned to DFA will be set.  If SBE_ENA==0,</span>
<a name="l01522"></a>01522 <span class="comment">                                                         the &quot;err&quot; is always 0 when there is a SBE; however,</span>
<a name="l01523"></a>01523 <span class="comment">                                                         regardless of SBE_ENA, DBE will cause &quot;err&quot; to be 1. */</span>
<a name="l01524"></a>01524     uint64_t <a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#af63d3949060486a8ad3635cd3f8a7e34">wecc_ena</a>                     : 1;  <span class="comment">/**&lt; If WECC_ENA=1, HW will auto-generate(overwrite) the 10b</span>
<a name="l01525"></a>01525 <span class="comment">                                                         OWECC codeword during Memory Writes sourced by</span>
<a name="l01526"></a>01526 <span class="comment">                                                         1) DFA MLOAD instructions, or by 2) NCB-Direct CSR</span>
<a name="l01527"></a>01527 <span class="comment">                                                         mode writes to DFA memory space. The HW will insert</span>
<a name="l01528"></a>01528 <span class="comment">                                                         the 10b OWECC inband into OW-DATA[127:118].</span>
<a name="l01529"></a>01529 <span class="comment">                                                         If WECC_ENA=0, SW is responsible for generating the</span>
<a name="l01530"></a>01530 <span class="comment">                                                         10b OWECC codeword inband in the upper OW-data[127:118]</span>
<a name="l01531"></a>01531 <span class="comment">                                                         during Memory writes (to provide SEC/DED coverage for</span>
<a name="l01532"></a>01532 <span class="comment">                                                         the data during subsequent Memory reads-see RECC_ENA). */</span>
<a name="l01533"></a>01533     uint64_t <a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#aa19f275d24df9c3174f35001dbe27019">recc_ena</a>                     : 1;  <span class="comment">/**&lt; If RECC_ENA=1, all DFA memory reads sourced by 1) DFA</span>
<a name="l01534"></a>01534 <span class="comment">                                                         GWALK instructions or by 2) NCB-Direct CSR mode reads</span>
<a name="l01535"></a>01535 <span class="comment">                                                         to DFA memory space, will be protected by an inband 10b</span>
<a name="l01536"></a>01536 <span class="comment">                                                         OWECC SEC/DED codeword. The inband OW-DATA[127:118]</span>
<a name="l01537"></a>01537 <span class="comment">                                                         represents the inband OWECC codeword which offers single</span>
<a name="l01538"></a>01538 <span class="comment">                                                         bit error correction(SEC)/double bit error detection(DED).</span>
<a name="l01539"></a>01539 <span class="comment">                                                         [see also DFM_FNT_STAT[SBE,DBE,FADR,FSYN] status fields].</span>
<a name="l01540"></a>01540 <span class="comment">                                                         The FSYN field contains an encoded value which determines</span>
<a name="l01541"></a>01541 <span class="comment">                                                         which bit was corrected(for SBE) or detected(for DBE) to</span>
<a name="l01542"></a>01542 <span class="comment">                                                         help in bit isolation of the error.</span>
<a name="l01543"></a>01543 <span class="comment">                                                         SW NOTE: If RECC_ENA=1: An NCB-Direct CSR mode read of the</span>
<a name="l01544"></a>01544 <span class="comment">                                                         upper QW in memory will return ZEROES in the upper 10b of the</span>
<a name="l01545"></a>01545 <span class="comment">                                                         data word.</span>
<a name="l01546"></a>01546 <span class="comment">                                                         If RECC_ENA=0: An NCB-Direct CSR mode read of the upper QW in</span>
<a name="l01547"></a>01547 <span class="comment">                                                         memory will return the RAW 64bits from memory. During memory</span>
<a name="l01548"></a>01548 <span class="comment">                                                         debug, writing RECC_ENA=0 provides visibility into the raw ECC</span>
<a name="l01549"></a>01549 <span class="comment">                                                         stored in memory at that time. */</span>
<a name="l01550"></a>01550     uint64_t <a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#a9f5781aef535a0193b7e70748aee2380">dfr_ena</a>                      : 1;  <span class="comment">/**&lt; DFM Memory Interface Enable</span>
<a name="l01551"></a>01551 <span class="comment">                                                         The DFM powers up with the DDR3 interface disabled.</span>
<a name="l01552"></a>01552 <span class="comment">                                                         If the DFA function is required, then after poweron</span>
<a name="l01553"></a>01553 <span class="comment">                                                         software configures a stable DFM DDR3 memory clock</span>
<a name="l01554"></a>01554 <span class="comment">                                                         (see: LMCx_DDR_PLL_CTL[DFM_PS_EN, DFM_DIV_RESET]),</span>
<a name="l01555"></a>01555 <span class="comment">                                                         the DFM DDR3 memory interface can be enabled.</span>
<a name="l01556"></a>01556 <span class="comment">                                                         When disabled (DFR_ENA=0), all DFM DDR3 memory</span>
<a name="l01557"></a>01557 <span class="comment">                                                         output and bidirectional pins will be tristated.</span>
<a name="l01558"></a>01558 <span class="comment">                                                         SW NOTE: The DFR_ENA=1 write MUST occur sometime after</span>
<a name="l01559"></a>01559 <span class="comment">                                                         the DFM is brought out of reset (ie: after the</span>
<a name="l01560"></a>01560 <span class="comment">                                                         DFM_DLL_CTL2[DRESET]=0 write). */</span>
<a name="l01561"></a>01561 <span class="preprocessor">#else</span>
<a name="l01562"></a><a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#a9f5781aef535a0193b7e70748aee2380">01562</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#a9f5781aef535a0193b7e70748aee2380">dfr_ena</a>                      : 1;
<a name="l01563"></a><a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#aa19f275d24df9c3174f35001dbe27019">01563</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#aa19f275d24df9c3174f35001dbe27019">recc_ena</a>                     : 1;
<a name="l01564"></a><a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#af63d3949060486a8ad3635cd3f8a7e34">01564</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#af63d3949060486a8ad3635cd3f8a7e34">wecc_ena</a>                     : 1;
<a name="l01565"></a><a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#a3c9033da83499fc864c316ab5d29dd16">01565</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#a3c9033da83499fc864c316ab5d29dd16">sbe_ena</a>                      : 1;
<a name="l01566"></a><a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#a68308325a8b9ce71c87ab26e469eccd5">01566</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html#a68308325a8b9ce71c87ab26e469eccd5">reserved_4_63</a>                : 60;
<a name="l01567"></a>01567 <span class="preprocessor">#endif</span>
<a name="l01568"></a>01568 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__fnt__ctl.html#a28823d6dba20e528c6543ddca264ae2c">s</a>;
<a name="l01569"></a><a class="code" href="unioncvmx__dfm__fnt__ctl.html#af6cf7c39921ec4ce57ebf5913ecedaa7">01569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html">cvmx_dfm_fnt_ctl_s</a>             <a class="code" href="unioncvmx__dfm__fnt__ctl.html#af6cf7c39921ec4ce57ebf5913ecedaa7">cn63xx</a>;
<a name="l01570"></a><a class="code" href="unioncvmx__dfm__fnt__ctl.html#a490338aa7398f08e1986a45ea0810249">01570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html">cvmx_dfm_fnt_ctl_s</a>             <a class="code" href="unioncvmx__dfm__fnt__ctl.html#a490338aa7398f08e1986a45ea0810249">cn63xxp1</a>;
<a name="l01571"></a><a class="code" href="unioncvmx__dfm__fnt__ctl.html#a0c178253a0888316464a6b88557c89df">01571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__ctl_1_1cvmx__dfm__fnt__ctl__s.html">cvmx_dfm_fnt_ctl_s</a>             <a class="code" href="unioncvmx__dfm__fnt__ctl.html#a0c178253a0888316464a6b88557c89df">cn66xx</a>;
<a name="l01572"></a>01572 };
<a name="l01573"></a><a class="code" href="cvmx-dfm-defs_8h.html#ad5e3fe2a41aaee5d3a2f09627ab35a4a">01573</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__fnt__ctl.html" title="cvmx_dfm_fnt_ctl">cvmx_dfm_fnt_ctl</a> <a class="code" href="unioncvmx__dfm__fnt__ctl.html" title="cvmx_dfm_fnt_ctl">cvmx_dfm_fnt_ctl_t</a>;
<a name="l01574"></a>01574 <span class="comment"></span>
<a name="l01575"></a>01575 <span class="comment">/**</span>
<a name="l01576"></a>01576 <span class="comment"> * cvmx_dfm_fnt_iena</span>
<a name="l01577"></a>01577 <span class="comment"> *</span>
<a name="l01578"></a>01578 <span class="comment"> * DFM_FNT_IENA = DFM Front Interrupt Enable Mask</span>
<a name="l01579"></a>01579 <span class="comment"> *</span>
<a name="l01580"></a>01580 <span class="comment"> * This register contains error interrupt enable information for the DFM Front Section of Logic.</span>
<a name="l01581"></a>01581 <span class="comment"> */</span>
<a name="l01582"></a><a class="code" href="unioncvmx__dfm__fnt__iena.html">01582</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__fnt__iena.html" title="cvmx_dfm_fnt_iena">cvmx_dfm_fnt_iena</a> {
<a name="l01583"></a><a class="code" href="unioncvmx__dfm__fnt__iena.html#aea1306e913ae9e87c3188bf51e84e9dc">01583</a>     uint64_t <a class="code" href="unioncvmx__dfm__fnt__iena.html#aea1306e913ae9e87c3188bf51e84e9dc">u64</a>;
<a name="l01584"></a><a class="code" href="structcvmx__dfm__fnt__iena_1_1cvmx__dfm__fnt__iena__s.html">01584</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__iena_1_1cvmx__dfm__fnt__iena__s.html">cvmx_dfm_fnt_iena_s</a> {
<a name="l01585"></a>01585 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01586"></a>01586 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__fnt__iena_1_1cvmx__dfm__fnt__iena__s.html#a232e6dcf5b45fef9c9e2e4635582926d">reserved_2_63</a>                : 62;
<a name="l01587"></a>01587     uint64_t <a class="code" href="structcvmx__dfm__fnt__iena_1_1cvmx__dfm__fnt__iena__s.html#a8a19f0dff7d71e1f80c904e9020a8a2e">dbe_intena</a>                   : 1;  <span class="comment">/**&lt; OWECC Double Error Detected(DED) Interrupt Enable</span>
<a name="l01588"></a>01588 <span class="comment">                                                         When set, the memory controller raises a processor</span>
<a name="l01589"></a>01589 <span class="comment">                                                         interrupt on detecting an uncorrectable double bit</span>
<a name="l01590"></a>01590 <span class="comment">                                                         OWECC during a memory read. */</span>
<a name="l01591"></a>01591     uint64_t <a class="code" href="structcvmx__dfm__fnt__iena_1_1cvmx__dfm__fnt__iena__s.html#a96b6ec2f018c631d8b05a6bbd3376c3f">sbe_intena</a>                   : 1;  <span class="comment">/**&lt; OWECC Single Error Corrected(SEC) Interrupt Enable</span>
<a name="l01592"></a>01592 <span class="comment">                                                         When set, the memory controller raises a processor</span>
<a name="l01593"></a>01593 <span class="comment">                                                         interrupt on detecting a correctable single bit</span>
<a name="l01594"></a>01594 <span class="comment">                                                         OWECC error which was corrected during a memory</span>
<a name="l01595"></a>01595 <span class="comment">                                                         read. */</span>
<a name="l01596"></a>01596 <span class="preprocessor">#else</span>
<a name="l01597"></a><a class="code" href="structcvmx__dfm__fnt__iena_1_1cvmx__dfm__fnt__iena__s.html#a96b6ec2f018c631d8b05a6bbd3376c3f">01597</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__fnt__iena_1_1cvmx__dfm__fnt__iena__s.html#a96b6ec2f018c631d8b05a6bbd3376c3f">sbe_intena</a>                   : 1;
<a name="l01598"></a><a class="code" href="structcvmx__dfm__fnt__iena_1_1cvmx__dfm__fnt__iena__s.html#a8a19f0dff7d71e1f80c904e9020a8a2e">01598</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__iena_1_1cvmx__dfm__fnt__iena__s.html#a8a19f0dff7d71e1f80c904e9020a8a2e">dbe_intena</a>                   : 1;
<a name="l01599"></a><a class="code" href="structcvmx__dfm__fnt__iena_1_1cvmx__dfm__fnt__iena__s.html#a232e6dcf5b45fef9c9e2e4635582926d">01599</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__iena_1_1cvmx__dfm__fnt__iena__s.html#a232e6dcf5b45fef9c9e2e4635582926d">reserved_2_63</a>                : 62;
<a name="l01600"></a>01600 <span class="preprocessor">#endif</span>
<a name="l01601"></a>01601 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__fnt__iena.html#a3fdf6a4b3e040355d6e82e3dd651c017">s</a>;
<a name="l01602"></a><a class="code" href="unioncvmx__dfm__fnt__iena.html#ae738548afa0c366457c77bf69921085a">01602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__iena_1_1cvmx__dfm__fnt__iena__s.html">cvmx_dfm_fnt_iena_s</a>            <a class="code" href="unioncvmx__dfm__fnt__iena.html#ae738548afa0c366457c77bf69921085a">cn63xx</a>;
<a name="l01603"></a><a class="code" href="unioncvmx__dfm__fnt__iena.html#a47cc1082efda5dc5f4b2184930e43472">01603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__iena_1_1cvmx__dfm__fnt__iena__s.html">cvmx_dfm_fnt_iena_s</a>            <a class="code" href="unioncvmx__dfm__fnt__iena.html#a47cc1082efda5dc5f4b2184930e43472">cn63xxp1</a>;
<a name="l01604"></a><a class="code" href="unioncvmx__dfm__fnt__iena.html#a7c33bf28271996216b600211fd822ba4">01604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__iena_1_1cvmx__dfm__fnt__iena__s.html">cvmx_dfm_fnt_iena_s</a>            <a class="code" href="unioncvmx__dfm__fnt__iena.html#a7c33bf28271996216b600211fd822ba4">cn66xx</a>;
<a name="l01605"></a>01605 };
<a name="l01606"></a><a class="code" href="cvmx-dfm-defs_8h.html#a93ddbb97f121f6656158061af999ebbc">01606</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__fnt__iena.html" title="cvmx_dfm_fnt_iena">cvmx_dfm_fnt_iena</a> <a class="code" href="unioncvmx__dfm__fnt__iena.html" title="cvmx_dfm_fnt_iena">cvmx_dfm_fnt_iena_t</a>;
<a name="l01607"></a>01607 <span class="comment"></span>
<a name="l01608"></a>01608 <span class="comment">/**</span>
<a name="l01609"></a>01609 <span class="comment"> * cvmx_dfm_fnt_sclk</span>
<a name="l01610"></a>01610 <span class="comment"> *</span>
<a name="l01611"></a>01611 <span class="comment"> * DFM_FNT_SCLK = DFM Front SCLK Control Register</span>
<a name="l01612"></a>01612 <span class="comment"> *</span>
<a name="l01613"></a>01613 <span class="comment"> * This register contains control registers for the DFM Front Section of Logic.</span>
<a name="l01614"></a>01614 <span class="comment"> * NOTE: This register is in USCLK domain and is ised to enable the conditional SCLK grid, as well as</span>
<a name="l01615"></a>01615 <span class="comment"> * to start a software BiST sequence for the DFM sub-block. (note: the DFM has conditional clocks which</span>
<a name="l01616"></a>01616 <span class="comment"> * prevent BiST to run under reset automatically).</span>
<a name="l01617"></a>01617 <span class="comment"> */</span>
<a name="l01618"></a><a class="code" href="unioncvmx__dfm__fnt__sclk.html">01618</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__fnt__sclk.html" title="cvmx_dfm_fnt_sclk">cvmx_dfm_fnt_sclk</a> {
<a name="l01619"></a><a class="code" href="unioncvmx__dfm__fnt__sclk.html#add10ec9e7d3c3f023d5600462417bf1b">01619</a>     uint64_t <a class="code" href="unioncvmx__dfm__fnt__sclk.html#add10ec9e7d3c3f023d5600462417bf1b">u64</a>;
<a name="l01620"></a><a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html">01620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html">cvmx_dfm_fnt_sclk_s</a> {
<a name="l01621"></a>01621 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01622"></a>01622 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html#aafe174a243832fac1d9b23e371fe8a09">reserved_3_63</a>                : 61;
<a name="l01623"></a>01623     uint64_t <a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html#a384390da7d3314ec813413b33ef7bf10">clear_bist</a>                   : 1;  <span class="comment">/**&lt; When START_BIST is written 0-&gt;1, if CLEAR_BIST=1, all</span>
<a name="l01624"></a>01624 <span class="comment">                                                         previous BiST state is cleared.</span>
<a name="l01625"></a>01625 <span class="comment">                                                         NOTES:</span>
<a name="l01626"></a>01626 <span class="comment">                                                         1) CLEAR_BIST must be written to 1 before START_BIST</span>
<a name="l01627"></a>01627 <span class="comment">                                                         is written to 1 using a separate CSR write.</span>
<a name="l01628"></a>01628 <span class="comment">                                                         2) CLEAR_BIST must not be changed after writing START_BIST</span>
<a name="l01629"></a>01629 <span class="comment">                                                         0-&gt;1 until the BIST operation completes. */</span>
<a name="l01630"></a>01630     uint64_t <a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html#a0dfe04b56e2978409cb59aed72fc8a1b">bist_start</a>                   : 1;  <span class="comment">/**&lt; When software writes BIST_START=0-&gt;1, a BiST is executed</span>
<a name="l01631"></a>01631 <span class="comment">                                                         for the DFM sub-block.</span>
<a name="l01632"></a>01632 <span class="comment">                                                         NOTES:</span>
<a name="l01633"></a>01633 <span class="comment">                                                         1) This bit should only be written after BOTH sclk</span>
<a name="l01634"></a>01634 <span class="comment">                                                         and fclk have been enabled by software and are stable</span>
<a name="l01635"></a>01635 <span class="comment">                                                         (see: DFM_FNT_SCLK[SCLKDIS] and instructions on how to</span>
<a name="l01636"></a>01636 <span class="comment">                                                         enable the DFM DDR3 memory (fclk) - which requires LMC</span>
<a name="l01637"></a>01637 <span class="comment">                                                         PLL init, DFM clock divider and proper DFM DLL</span>
<a name="l01638"></a>01638 <span class="comment">                                                         initialization sequence). */</span>
<a name="l01639"></a>01639     uint64_t <a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html#ac2b5b01a5c96ec4a94a3cbfac1c34d63">sclkdis</a>                      : 1;  <span class="comment">/**&lt; DFM sclk disable Source</span>
<a name="l01640"></a>01640 <span class="comment">                                                         When SET, the DFM sclk are disabled (to conserve overall</span>
<a name="l01641"></a>01641 <span class="comment">                                                         chip clocking power when the DFM function is not used).</span>
<a name="l01642"></a>01642 <span class="comment">                                                         NOTE: This should only be written to a different value</span>
<a name="l01643"></a>01643 <span class="comment">                                                         during power-on SW initialization. */</span>
<a name="l01644"></a>01644 <span class="preprocessor">#else</span>
<a name="l01645"></a><a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html#ac2b5b01a5c96ec4a94a3cbfac1c34d63">01645</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html#ac2b5b01a5c96ec4a94a3cbfac1c34d63">sclkdis</a>                      : 1;
<a name="l01646"></a><a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html#a0dfe04b56e2978409cb59aed72fc8a1b">01646</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html#a0dfe04b56e2978409cb59aed72fc8a1b">bist_start</a>                   : 1;
<a name="l01647"></a><a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html#a384390da7d3314ec813413b33ef7bf10">01647</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html#a384390da7d3314ec813413b33ef7bf10">clear_bist</a>                   : 1;
<a name="l01648"></a><a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html#aafe174a243832fac1d9b23e371fe8a09">01648</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html#aafe174a243832fac1d9b23e371fe8a09">reserved_3_63</a>                : 61;
<a name="l01649"></a>01649 <span class="preprocessor">#endif</span>
<a name="l01650"></a>01650 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__fnt__sclk.html#a5e6683152434adf4e2500ad661c2c4e4">s</a>;
<a name="l01651"></a><a class="code" href="unioncvmx__dfm__fnt__sclk.html#af2d7a3db2fa246e4b8b0b028420ae0cf">01651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html">cvmx_dfm_fnt_sclk_s</a>            <a class="code" href="unioncvmx__dfm__fnt__sclk.html#af2d7a3db2fa246e4b8b0b028420ae0cf">cn63xx</a>;
<a name="l01652"></a><a class="code" href="unioncvmx__dfm__fnt__sclk.html#a6cc3f7dc3211f55351e65e86646d890c">01652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html">cvmx_dfm_fnt_sclk_s</a>            <a class="code" href="unioncvmx__dfm__fnt__sclk.html#a6cc3f7dc3211f55351e65e86646d890c">cn63xxp1</a>;
<a name="l01653"></a><a class="code" href="unioncvmx__dfm__fnt__sclk.html#a68d9c3a96b5248504059d2ed8a63e1c6">01653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__sclk_1_1cvmx__dfm__fnt__sclk__s.html">cvmx_dfm_fnt_sclk_s</a>            <a class="code" href="unioncvmx__dfm__fnt__sclk.html#a68d9c3a96b5248504059d2ed8a63e1c6">cn66xx</a>;
<a name="l01654"></a>01654 };
<a name="l01655"></a><a class="code" href="cvmx-dfm-defs_8h.html#a57ad5c9d7811d90b48c63b1159078cd0">01655</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__fnt__sclk.html" title="cvmx_dfm_fnt_sclk">cvmx_dfm_fnt_sclk</a> <a class="code" href="unioncvmx__dfm__fnt__sclk.html" title="cvmx_dfm_fnt_sclk">cvmx_dfm_fnt_sclk_t</a>;
<a name="l01656"></a>01656 <span class="comment"></span>
<a name="l01657"></a>01657 <span class="comment">/**</span>
<a name="l01658"></a>01658 <span class="comment"> * cvmx_dfm_fnt_stat</span>
<a name="l01659"></a>01659 <span class="comment"> *</span>
<a name="l01660"></a>01660 <span class="comment"> * DFM_FNT_STAT = DFM Front Status Register</span>
<a name="l01661"></a>01661 <span class="comment"> *</span>
<a name="l01662"></a>01662 <span class="comment"> * This register contains error status information for the DFM Front Section of Logic.</span>
<a name="l01663"></a>01663 <span class="comment"> */</span>
<a name="l01664"></a><a class="code" href="unioncvmx__dfm__fnt__stat.html">01664</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__fnt__stat.html" title="cvmx_dfm_fnt_stat">cvmx_dfm_fnt_stat</a> {
<a name="l01665"></a><a class="code" href="unioncvmx__dfm__fnt__stat.html#a4d279e01b4e71204230d92278ad1f813">01665</a>     uint64_t <a class="code" href="unioncvmx__dfm__fnt__stat.html#a4d279e01b4e71204230d92278ad1f813">u64</a>;
<a name="l01666"></a><a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html">01666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html">cvmx_dfm_fnt_stat_s</a> {
<a name="l01667"></a>01667 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01668"></a>01668 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a0d60a33d6677578e120738bf3e7c2a6c">reserved_42_63</a>               : 22;
<a name="l01669"></a>01669     uint64_t <a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a1556093f0aae7ded27ad4610dbf9c8d4">fsyn</a>                         : 10; <span class="comment">/**&lt; Failing Syndrome</span>
<a name="l01670"></a>01670 <span class="comment">                                                         If SBE_ERR=1, the FSYN code determines which bit was</span>
<a name="l01671"></a>01671 <span class="comment">                                                         corrected during the OWECC check/correct.</span>
<a name="l01672"></a>01672 <span class="comment">                                                         NOTE: If both DBE_ERR/SBE_ERR are set, the DBE_ERR has</span>
<a name="l01673"></a>01673 <span class="comment">                                                         higher priority and FSYN captured will always be for the</span>
<a name="l01674"></a>01674 <span class="comment">                                                         DBE_ERR detected.</span>
<a name="l01675"></a>01675 <span class="comment">                                                         The FSYN is &quot;locked down&quot; when either DBE_ERR/SBE_ERR</span>
<a name="l01676"></a>01676 <span class="comment">                                                         are detected (until these bits are cleared (W1C)).</span>
<a name="l01677"></a>01677 <span class="comment">                                                         However, if an SBE_ERR occurs first, followed by a</span>
<a name="l01678"></a>01678 <span class="comment">                                                         DBE_ERR, the higher priority DBE_ERR will re-capture</span>
<a name="l01679"></a>01679 <span class="comment">                                                         the FSYN for the higher priority error case. */</span>
<a name="l01680"></a>01680     uint64_t <a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a5ad8bf14d5b6724673eea9e0484258d8">fadr</a>                         : 28; <span class="comment">/**&lt; Failing Memory octaword address</span>
<a name="l01681"></a>01681 <span class="comment">                                                         If either SBE_ERR or DBE_ERR are set, the FADR</span>
<a name="l01682"></a>01682 <span class="comment">                                                         represents the failing octaword address.</span>
<a name="l01683"></a>01683 <span class="comment">                                                         NOTE: If both DBE_ERR/SBE_ERR are set, the DBE_ERR has</span>
<a name="l01684"></a>01684 <span class="comment">                                                         higher priority and the FADR captured will always be</span>
<a name="l01685"></a>01685 <span class="comment">                                                         with the DBE_ERR detected.</span>
<a name="l01686"></a>01686 <span class="comment">                                                         The FADR is &quot;locked down&quot; when either DBE_ERR/SBE_ERR</span>
<a name="l01687"></a>01687 <span class="comment">                                                         are detected (until these bits are cleared (W1C)).</span>
<a name="l01688"></a>01688 <span class="comment">                                                         However, if an SBE_ERR occurs first, followed by a</span>
<a name="l01689"></a>01689 <span class="comment">                                                         DBE_ERR, the higher priority DBE_ERR will re-capture</span>
<a name="l01690"></a>01690 <span class="comment">                                                         the FADR for the higher priority error case. */</span>
<a name="l01691"></a>01691     uint64_t <a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a909885f6a1e0c5684400b030a323c37d">reserved_2_3</a>                 : 2;
<a name="l01692"></a>01692     uint64_t <a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a6cb6f8411f97bf0e73dfb543710e89cf">dbe_err</a>                      : 1;  <span class="comment">/**&lt; Double bit error detected(uncorrectable) during</span>
<a name="l01693"></a>01693 <span class="comment">                                                         Memory Read.</span>
<a name="l01694"></a>01694 <span class="comment">                                                         Write of 1 will clear the corresponding error bit */</span>
<a name="l01695"></a>01695     uint64_t <a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a9168f0ef251c44b00d18e0babd3f8cd8">sbe_err</a>                      : 1;  <span class="comment">/**&lt; Single bit error detected(corrected) during</span>
<a name="l01696"></a>01696 <span class="comment">                                                         Memory Read.</span>
<a name="l01697"></a>01697 <span class="comment">                                                         Write of 1 will clear the corresponding error bit */</span>
<a name="l01698"></a>01698 <span class="preprocessor">#else</span>
<a name="l01699"></a><a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a9168f0ef251c44b00d18e0babd3f8cd8">01699</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a9168f0ef251c44b00d18e0babd3f8cd8">sbe_err</a>                      : 1;
<a name="l01700"></a><a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a6cb6f8411f97bf0e73dfb543710e89cf">01700</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a6cb6f8411f97bf0e73dfb543710e89cf">dbe_err</a>                      : 1;
<a name="l01701"></a><a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a909885f6a1e0c5684400b030a323c37d">01701</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a909885f6a1e0c5684400b030a323c37d">reserved_2_3</a>                 : 2;
<a name="l01702"></a><a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a5ad8bf14d5b6724673eea9e0484258d8">01702</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a5ad8bf14d5b6724673eea9e0484258d8">fadr</a>                         : 28;
<a name="l01703"></a><a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a1556093f0aae7ded27ad4610dbf9c8d4">01703</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a1556093f0aae7ded27ad4610dbf9c8d4">fsyn</a>                         : 10;
<a name="l01704"></a><a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a0d60a33d6677578e120738bf3e7c2a6c">01704</a>     uint64_t <a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html#a0d60a33d6677578e120738bf3e7c2a6c">reserved_42_63</a>               : 22;
<a name="l01705"></a>01705 <span class="preprocessor">#endif</span>
<a name="l01706"></a>01706 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__fnt__stat.html#a04c4b2e0fe4faaffe2145ae01b622607">s</a>;
<a name="l01707"></a><a class="code" href="unioncvmx__dfm__fnt__stat.html#a7ca8ae6ddc5df48a8c29ae3dd4c765f8">01707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html">cvmx_dfm_fnt_stat_s</a>            <a class="code" href="unioncvmx__dfm__fnt__stat.html#a7ca8ae6ddc5df48a8c29ae3dd4c765f8">cn63xx</a>;
<a name="l01708"></a><a class="code" href="unioncvmx__dfm__fnt__stat.html#a7a2327a83b65933b2e3105518cd94c35">01708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html">cvmx_dfm_fnt_stat_s</a>            <a class="code" href="unioncvmx__dfm__fnt__stat.html#a7a2327a83b65933b2e3105518cd94c35">cn63xxp1</a>;
<a name="l01709"></a><a class="code" href="unioncvmx__dfm__fnt__stat.html#a8deacc68397785923aab742f49494e7e">01709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__fnt__stat_1_1cvmx__dfm__fnt__stat__s.html">cvmx_dfm_fnt_stat_s</a>            <a class="code" href="unioncvmx__dfm__fnt__stat.html#a8deacc68397785923aab742f49494e7e">cn66xx</a>;
<a name="l01710"></a>01710 };
<a name="l01711"></a><a class="code" href="cvmx-dfm-defs_8h.html#a5e25937343bf49ca865015eceb7aba11">01711</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__fnt__stat.html" title="cvmx_dfm_fnt_stat">cvmx_dfm_fnt_stat</a> <a class="code" href="unioncvmx__dfm__fnt__stat.html" title="cvmx_dfm_fnt_stat">cvmx_dfm_fnt_stat_t</a>;
<a name="l01712"></a>01712 <span class="comment"></span>
<a name="l01713"></a>01713 <span class="comment">/**</span>
<a name="l01714"></a>01714 <span class="comment"> * cvmx_dfm_ifb_cnt</span>
<a name="l01715"></a>01715 <span class="comment"> *</span>
<a name="l01716"></a>01716 <span class="comment"> * DFM_IFB_CNT  = Performance Counters</span>
<a name="l01717"></a>01717 <span class="comment"> *</span>
<a name="l01718"></a>01718 <span class="comment"> */</span>
<a name="l01719"></a><a class="code" href="unioncvmx__dfm__ifb__cnt.html">01719</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__ifb__cnt.html" title="cvmx_dfm_ifb_cnt">cvmx_dfm_ifb_cnt</a> {
<a name="l01720"></a><a class="code" href="unioncvmx__dfm__ifb__cnt.html#af54af36a9e0a49e6ab71ce9b78ef24fe">01720</a>     uint64_t <a class="code" href="unioncvmx__dfm__ifb__cnt.html#af54af36a9e0a49e6ab71ce9b78ef24fe">u64</a>;
<a name="l01721"></a><a class="code" href="structcvmx__dfm__ifb__cnt_1_1cvmx__dfm__ifb__cnt__s.html">01721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__ifb__cnt_1_1cvmx__dfm__ifb__cnt__s.html">cvmx_dfm_ifb_cnt_s</a> {
<a name="l01722"></a>01722 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01723"></a>01723 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__ifb__cnt_1_1cvmx__dfm__ifb__cnt__s.html#a2de48cc6ea393e9e6f7c04df9bd289ff">ifbcnt</a>                       : 64; <span class="comment">/**&lt; Performance Counter</span>
<a name="l01724"></a>01724 <span class="comment">                                                         64-bit counter that increments every</span>
<a name="l01725"></a>01725 <span class="comment">                                                         cycle there is something in the in-flight buffer.</span>
<a name="l01726"></a>01726 <span class="comment">                                                         Before using, clear counter via DFM_CONTROL.BWCNT. */</span>
<a name="l01727"></a>01727 <span class="preprocessor">#else</span>
<a name="l01728"></a><a class="code" href="structcvmx__dfm__ifb__cnt_1_1cvmx__dfm__ifb__cnt__s.html#a2de48cc6ea393e9e6f7c04df9bd289ff">01728</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__ifb__cnt_1_1cvmx__dfm__ifb__cnt__s.html#a2de48cc6ea393e9e6f7c04df9bd289ff">ifbcnt</a>                       : 64;
<a name="l01729"></a>01729 <span class="preprocessor">#endif</span>
<a name="l01730"></a>01730 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__ifb__cnt.html#adc69d0589bc055063aff81fdeb8d68f9">s</a>;
<a name="l01731"></a><a class="code" href="unioncvmx__dfm__ifb__cnt.html#a28fcdef21b77f0f9a51f5978e195d7ef">01731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__ifb__cnt_1_1cvmx__dfm__ifb__cnt__s.html">cvmx_dfm_ifb_cnt_s</a>             <a class="code" href="unioncvmx__dfm__ifb__cnt.html#a28fcdef21b77f0f9a51f5978e195d7ef">cn63xx</a>;
<a name="l01732"></a><a class="code" href="unioncvmx__dfm__ifb__cnt.html#aea23267622fa573b0269b0064a43c170">01732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__ifb__cnt_1_1cvmx__dfm__ifb__cnt__s.html">cvmx_dfm_ifb_cnt_s</a>             <a class="code" href="unioncvmx__dfm__ifb__cnt.html#aea23267622fa573b0269b0064a43c170">cn63xxp1</a>;
<a name="l01733"></a><a class="code" href="unioncvmx__dfm__ifb__cnt.html#a50c4edcd27403fcba48c645faa71d4ff">01733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__ifb__cnt_1_1cvmx__dfm__ifb__cnt__s.html">cvmx_dfm_ifb_cnt_s</a>             <a class="code" href="unioncvmx__dfm__ifb__cnt.html#a50c4edcd27403fcba48c645faa71d4ff">cn66xx</a>;
<a name="l01734"></a>01734 };
<a name="l01735"></a><a class="code" href="cvmx-dfm-defs_8h.html#ab1752bc65e90579d5614012ce9bdc3a3">01735</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__ifb__cnt.html" title="cvmx_dfm_ifb_cnt">cvmx_dfm_ifb_cnt</a> <a class="code" href="unioncvmx__dfm__ifb__cnt.html" title="cvmx_dfm_ifb_cnt">cvmx_dfm_ifb_cnt_t</a>;
<a name="l01736"></a>01736 <span class="comment"></span>
<a name="l01737"></a>01737 <span class="comment">/**</span>
<a name="l01738"></a>01738 <span class="comment"> * cvmx_dfm_modereg_params0</span>
<a name="l01739"></a>01739 <span class="comment"> *</span>
<a name="l01740"></a>01740 <span class="comment"> * Notes:</span>
<a name="l01741"></a>01741 <span class="comment"> * These parameters are written into the DDR3 MR0, MR1, MR2 and MR3 registers.</span>
<a name="l01742"></a>01742 <span class="comment"> *</span>
<a name="l01743"></a>01743 <span class="comment"> */</span>
<a name="l01744"></a><a class="code" href="unioncvmx__dfm__modereg__params0.html">01744</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__modereg__params0.html" title="cvmx_dfm_modereg_params0">cvmx_dfm_modereg_params0</a> {
<a name="l01745"></a><a class="code" href="unioncvmx__dfm__modereg__params0.html#af9e850ce1da6bf50397efc45e381b636">01745</a>     uint64_t <a class="code" href="unioncvmx__dfm__modereg__params0.html#af9e850ce1da6bf50397efc45e381b636">u64</a>;
<a name="l01746"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html">01746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html">cvmx_dfm_modereg_params0_s</a> {
<a name="l01747"></a>01747 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01748"></a>01748 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a27a1429ec64e5891203f07a77f1d649d">reserved_25_63</a>               : 39;
<a name="l01749"></a>01749     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a61a8734c1d24662769962f31fc3d7032">ppd</a>                          : 1;  <span class="comment">/**&lt; DLL Control for precharge powerdown</span>
<a name="l01750"></a>01750 <span class="comment">                                                         0 = Slow exit (DLL off)</span>
<a name="l01751"></a>01751 <span class="comment">                                                         1 = Fast exit (DLL on)</span>
<a name="l01752"></a>01752 <span class="comment">                                                         DFM writes this value to MR0[PPD] in the selected DDR3 parts</span>
<a name="l01753"></a>01753 <span class="comment">                                                         during power-up/init instruction sequencing.</span>
<a name="l01754"></a>01754 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l01755"></a>01755 <span class="comment">                                                         This value must equal the MR0[PPD] value in all the DDR3</span>
<a name="l01756"></a>01756 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l01757"></a>01757     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a80c1d101cc8fbd9a97db4d504adcebbe">wrp</a>                          : 3;  <span class="comment">/**&lt; Write recovery for auto precharge</span>
<a name="l01758"></a>01758 <span class="comment">                                                         Should be programmed to be equal to or greater than</span>
<a name="l01759"></a>01759 <span class="comment">                                                         RNDUP[tWR(ns)/tCYC(ns)]</span>
<a name="l01760"></a>01760 <span class="comment">                                                         000 = 5</span>
<a name="l01761"></a>01761 <span class="comment">                                                         001 = 5</span>
<a name="l01762"></a>01762 <span class="comment">                                                         010 = 6</span>
<a name="l01763"></a>01763 <span class="comment">                                                         011 = 7</span>
<a name="l01764"></a>01764 <span class="comment">                                                         100 = 8</span>
<a name="l01765"></a>01765 <span class="comment">                                                         101 = 10</span>
<a name="l01766"></a>01766 <span class="comment">                                                         110 = 12</span>
<a name="l01767"></a>01767 <span class="comment">                                                         111 = 14</span>
<a name="l01768"></a>01768 <span class="comment">                                                         DFM writes this value to MR0[WR] in the selected DDR3 parts</span>
<a name="l01769"></a>01769 <span class="comment">                                                         during power-up/init instruction sequencing.</span>
<a name="l01770"></a>01770 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l01771"></a>01771 <span class="comment">                                                         This value must equal the MR0[WR] value in all the DDR3</span>
<a name="l01772"></a>01772 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l01773"></a>01773     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#ab9769511782b1ce4e1a4bb87d8773914">dllr</a>                         : 1;  <span class="comment">/**&lt; DLL Reset</span>
<a name="l01774"></a>01774 <span class="comment">                                                         DFM writes this value to MR0[DLL] in the selected DDR3 parts</span>
<a name="l01775"></a>01775 <span class="comment">                                                         during power-up/init instruction sequencing.</span>
<a name="l01776"></a>01776 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l01777"></a>01777 <span class="comment">                                                         The MR0[DLL] value must be 0 in all the DDR3</span>
<a name="l01778"></a>01778 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l01779"></a>01779     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a3c70071a1ba2241896c4aafb599985a5">tm</a>                           : 1;  <span class="comment">/**&lt; Test Mode</span>
<a name="l01780"></a>01780 <span class="comment">                                                         DFM writes this value to MR0[TM] in the selected DDR3 parts</span>
<a name="l01781"></a>01781 <span class="comment">                                                         during power-up/init instruction sequencing.</span>
<a name="l01782"></a>01782 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l01783"></a>01783 <span class="comment">                                                         The MR0[TM] value must be 0 in all the DDR3</span>
<a name="l01784"></a>01784 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l01785"></a>01785     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#ab1a11be3442b7125e41178bc7742f0aa">rbt</a>                          : 1;  <span class="comment">/**&lt; Read Burst Type</span>
<a name="l01786"></a>01786 <span class="comment">                                                         1 = interleaved (fixed)</span>
<a name="l01787"></a>01787 <span class="comment">                                                         DFM writes this value to MR0[RBT] in the selected DDR3 parts</span>
<a name="l01788"></a>01788 <span class="comment">                                                         during power-up/init instruction sequencing.</span>
<a name="l01789"></a>01789 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l01790"></a>01790 <span class="comment">                                                         The MR0[RBT] value must be 1 in all the DDR3</span>
<a name="l01791"></a>01791 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l01792"></a>01792     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a58e797d2f73ca96db0dbf34a8e256c1a">cl</a>                           : 4;  <span class="comment">/**&lt; CAS Latency</span>
<a name="l01793"></a>01793 <span class="comment">                                                         0010 = 5</span>
<a name="l01794"></a>01794 <span class="comment">                                                         0100 = 6</span>
<a name="l01795"></a>01795 <span class="comment">                                                         0110 = 7</span>
<a name="l01796"></a>01796 <span class="comment">                                                         1000 = 8</span>
<a name="l01797"></a>01797 <span class="comment">                                                         1010 = 9</span>
<a name="l01798"></a>01798 <span class="comment">                                                         1100 = 10</span>
<a name="l01799"></a>01799 <span class="comment">                                                         1110 = 11</span>
<a name="l01800"></a>01800 <span class="comment">                                                         0001 = 12</span>
<a name="l01801"></a>01801 <span class="comment">                                                         0011 = 13</span>
<a name="l01802"></a>01802 <span class="comment">                                                         0101 = 14</span>
<a name="l01803"></a>01803 <span class="comment">                                                         0111 = 15</span>
<a name="l01804"></a>01804 <span class="comment">                                                         1001 = 16</span>
<a name="l01805"></a>01805 <span class="comment">                                                         0000, 1011, 1101, 1111 = Reserved</span>
<a name="l01806"></a>01806 <span class="comment">                                                         DFM writes this value to MR0[CAS Latency / CL] in the selected DDR3 parts</span>
<a name="l01807"></a>01807 <span class="comment">                                                         during power-up/init instruction sequencing.</span>
<a name="l01808"></a>01808 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l01809"></a>01809 <span class="comment">                                                         This value must equal the MR0[CAS Latency / CL] value in all the DDR3</span>
<a name="l01810"></a>01810 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l01811"></a>01811     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a8d2903b3dbecdfa73f23d64de502b6da">bl</a>                           : 2;  <span class="comment">/**&lt; Burst Length</span>
<a name="l01812"></a>01812 <span class="comment">                                                         0 = 8 (fixed)</span>
<a name="l01813"></a>01813 <span class="comment">                                                         DFM writes this value to MR0[BL] in the selected DDR3 parts</span>
<a name="l01814"></a>01814 <span class="comment">                                                         during power-up/init instruction sequencing.</span>
<a name="l01815"></a>01815 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l01816"></a>01816 <span class="comment">                                                         The MR0[BL] value must be 0 in all the DDR3</span>
<a name="l01817"></a>01817 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l01818"></a>01818     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a449b076296d5b1d41d3c86bbdffc23f1">qoff</a>                         : 1;  <span class="comment">/**&lt; Qoff Enable</span>
<a name="l01819"></a>01819 <span class="comment">                                                         0 = enable</span>
<a name="l01820"></a>01820 <span class="comment">                                                         DFM writes this value to MR1[Qoff] in the selected DDR3 parts</span>
<a name="l01821"></a>01821 <span class="comment">                                                         during power-up/init and write-leveling instruction sequencing.</span>
<a name="l01822"></a>01822 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l01823"></a>01823 <span class="comment">                                                         this value to MR1[Qoff] in all DRAM parts in DFM_CONFIG[INIT_STATUS] ranks during self-refresh</span>
<a name="l01824"></a>01824 <span class="comment">                                                         entry and exit instruction sequences.</span>
<a name="l01825"></a>01825 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l01826"></a>01826 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT].</span>
<a name="l01827"></a>01827 <span class="comment">                                                         The MR1[Qoff] value must be 0 in all the DDR3</span>
<a name="l01828"></a>01828 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l01829"></a>01829     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#adcff39dec9083be14d5f8adaf1b405e9">tdqs</a>                         : 1;  <span class="comment">/**&lt; TDQS Enable</span>
<a name="l01830"></a>01830 <span class="comment">                                                         0 = disable</span>
<a name="l01831"></a>01831 <span class="comment">                                                         DFM writes this value to MR1[TDQS] in the selected DDR3 parts</span>
<a name="l01832"></a>01832 <span class="comment">                                                         during power-up/init and write-leveling instruction sequencing.</span>
<a name="l01833"></a>01833 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l01834"></a>01834 <span class="comment">                                                         this value to MR1[TDQS] in all DRAM parts in DFM_CONFIG[INIT_STATUS] ranks during self-refresh</span>
<a name="l01835"></a>01835 <span class="comment">                                                         entry and exit instruction sequences.</span>
<a name="l01836"></a>01836 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l01837"></a>01837 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l01838"></a>01838     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#af66cd22aa6e946d082603a1b0494dfaf">wlev</a>                         : 1;  <span class="comment">/**&lt; Write Leveling Enable</span>
<a name="l01839"></a>01839 <span class="comment">                                                         0 = disable</span>
<a name="l01840"></a>01840 <span class="comment">                                                         DFM writes MR1[Level]=0 in the selected DDR3 parts</span>
<a name="l01841"></a>01841 <span class="comment">                                                         during power-up/init and write-leveling instruction sequencing.</span>
<a name="l01842"></a>01842 <span class="comment">                                                         (DFM also writes MR1[Level]=1 at the beginning of a</span>
<a name="l01843"></a>01843 <span class="comment">                                                         write-leveling instruction sequence. Write-leveling can only be initiated via the</span>
<a name="l01844"></a>01844 <span class="comment">                                                         write-leveling instruction sequence.)</span>
<a name="l01845"></a>01845 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l01846"></a>01846 <span class="comment">                                                         MR1[Level]=0 in all DRAM parts in DFM_CONFIG[INIT_STATUS] ranks during self-refresh</span>
<a name="l01847"></a>01847 <span class="comment">                                                         entry and exit instruction sequences.</span>
<a name="l01848"></a>01848 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l01849"></a>01849 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l01850"></a>01850     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a7a79f72b962262e6fdb7351437ebbcd0">al</a>                           : 2;  <span class="comment">/**&lt; Additive Latency</span>
<a name="l01851"></a>01851 <span class="comment">                                                         00 = 0</span>
<a name="l01852"></a>01852 <span class="comment">                                                         01 = CL-1</span>
<a name="l01853"></a>01853 <span class="comment">                                                         10 = CL-2</span>
<a name="l01854"></a>01854 <span class="comment">                                                         11 = Reserved</span>
<a name="l01855"></a>01855 <span class="comment">                                                         DFM writes this value to MR1[AL] in the selected DDR3 parts</span>
<a name="l01856"></a>01856 <span class="comment">                                                         during power-up/init and write-leveling instruction sequencing.</span>
<a name="l01857"></a>01857 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l01858"></a>01858 <span class="comment">                                                         this value to MR1[AL] in all DRAM parts in DFM_CONFIG[INIT_STATUS] ranks during self-refresh</span>
<a name="l01859"></a>01859 <span class="comment">                                                         entry and exit instruction sequences.</span>
<a name="l01860"></a>01860 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l01861"></a>01861 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT].</span>
<a name="l01862"></a>01862 <span class="comment">                                                         This value must equal the MR1[AL] value in all the DDR3</span>
<a name="l01863"></a>01863 <span class="comment">                                                         parts attached to all ranks during normal operation.</span>
<a name="l01864"></a>01864 <span class="comment">                                                         See also DFM_CONTROL[POCAS]. */</span>
<a name="l01865"></a>01865     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a7c5695800389e22c20efa7729c6e0d69">dll</a>                          : 1;  <span class="comment">/**&lt; DLL Enable</span>
<a name="l01866"></a>01866 <span class="comment">                                                         0 = enable</span>
<a name="l01867"></a>01867 <span class="comment">                                                         1 = disable</span>
<a name="l01868"></a>01868 <span class="comment">                                                         DFM writes this value to MR1[DLL] in the selected DDR3 parts</span>
<a name="l01869"></a>01869 <span class="comment">                                                         during power-up/init and write-leveling instruction sequencing.</span>
<a name="l01870"></a>01870 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l01871"></a>01871 <span class="comment">                                                         this value to MR1[DLL] in all DRAM parts in DFM_CONFIG[INIT_STATUS] ranks during self-refresh</span>
<a name="l01872"></a>01872 <span class="comment">                                                         entry and exit instruction sequences.</span>
<a name="l01873"></a>01873 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l01874"></a>01874 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT].</span>
<a name="l01875"></a>01875 <span class="comment">                                                         This value must equal the MR1[DLL] value in all the DDR3</span>
<a name="l01876"></a>01876 <span class="comment">                                                         parts attached to all ranks during normal operation.</span>
<a name="l01877"></a>01877 <span class="comment">                                                         In dll-off mode, CL/CWL must be programmed</span>
<a name="l01878"></a>01878 <span class="comment">                                                         equal to 6/6, respectively, as per the DDR3 specifications. */</span>
<a name="l01879"></a>01879     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a4797d3fbe2628a64b8e02c4c9e6796f6">mpr</a>                          : 1;  <span class="comment">/**&lt; MPR</span>
<a name="l01880"></a>01880 <span class="comment">                                                         DFM writes this value to MR3[MPR] in the selected DDR3 parts</span>
<a name="l01881"></a>01881 <span class="comment">                                                         during power-up/init and read-leveling instruction sequencing.</span>
<a name="l01882"></a>01882 <span class="comment">                                                         (DFM also writes MR3[MPR]=1 at the beginning of a</span>
<a name="l01883"></a>01883 <span class="comment">                                                         read-leveling instruction sequence. Read-leveling can only be initiated via the</span>
<a name="l01884"></a>01884 <span class="comment">                                                         read-leveling instruction sequence.)</span>
<a name="l01885"></a>01885 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l01886"></a>01886 <span class="comment">                                                         The MR3[MPR] value must be 0 in all the DDR3</span>
<a name="l01887"></a>01887 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l01888"></a>01888     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#ab14258cdb4d879359b72102994fc2a04">mprloc</a>                       : 2;  <span class="comment">/**&lt; MPR Location</span>
<a name="l01889"></a>01889 <span class="comment">                                                         DFM writes this value to MR3[MPRLoc] in the selected DDR3 parts</span>
<a name="l01890"></a>01890 <span class="comment">                                                         during power-up/init and read-leveling instruction sequencing.</span>
<a name="l01891"></a>01891 <span class="comment">                                                         (DFM also writes MR3[MPRLoc]=0 at the beginning of the</span>
<a name="l01892"></a>01892 <span class="comment">                                                         read-leveling instruction sequence.)</span>
<a name="l01893"></a>01893 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l01894"></a>01894 <span class="comment">                                                         The MR3[MPRLoc] value must be 0 in all the DDR3</span>
<a name="l01895"></a>01895 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l01896"></a>01896     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a1f5c73662b57d787cb14fb6387ed2462">cwl</a>                          : 3;  <span class="comment">/**&lt; CAS Write Latency</span>
<a name="l01897"></a>01897 <span class="comment">                                                         - 000: 5</span>
<a name="l01898"></a>01898 <span class="comment">                                                         - 001: 6</span>
<a name="l01899"></a>01899 <span class="comment">                                                         - 010: 7</span>
<a name="l01900"></a>01900 <span class="comment">                                                         - 011: 8</span>
<a name="l01901"></a>01901 <span class="comment">                                                         - 100: 9</span>
<a name="l01902"></a>01902 <span class="comment">                                                         - 101: 10</span>
<a name="l01903"></a>01903 <span class="comment">                                                         - 110: 11</span>
<a name="l01904"></a>01904 <span class="comment">                                                         - 111: 12</span>
<a name="l01905"></a>01905 <span class="comment">                                                         DFM writes this value to MR2[CWL] in the selected DDR3 parts</span>
<a name="l01906"></a>01906 <span class="comment">                                                         during power-up/init instruction sequencing.</span>
<a name="l01907"></a>01907 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l01908"></a>01908 <span class="comment">                                                         this value to MR2[CWL] in all DRAM parts in DFM_CONFIG[INIT_STATUS] ranks during self-refresh</span>
<a name="l01909"></a>01909 <span class="comment">                                                         entry and exit instruction sequences.</span>
<a name="l01910"></a>01910 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l01911"></a>01911 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT].</span>
<a name="l01912"></a>01912 <span class="comment">                                                         This value must equal the MR2[CWL] value in all the DDR3</span>
<a name="l01913"></a>01913 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l01914"></a>01914 <span class="preprocessor">#else</span>
<a name="l01915"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a1f5c73662b57d787cb14fb6387ed2462">01915</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a1f5c73662b57d787cb14fb6387ed2462">cwl</a>                          : 3;
<a name="l01916"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#ab14258cdb4d879359b72102994fc2a04">01916</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#ab14258cdb4d879359b72102994fc2a04">mprloc</a>                       : 2;
<a name="l01917"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a4797d3fbe2628a64b8e02c4c9e6796f6">01917</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a4797d3fbe2628a64b8e02c4c9e6796f6">mpr</a>                          : 1;
<a name="l01918"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a7c5695800389e22c20efa7729c6e0d69">01918</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a7c5695800389e22c20efa7729c6e0d69">dll</a>                          : 1;
<a name="l01919"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a7a79f72b962262e6fdb7351437ebbcd0">01919</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a7a79f72b962262e6fdb7351437ebbcd0">al</a>                           : 2;
<a name="l01920"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#af66cd22aa6e946d082603a1b0494dfaf">01920</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#af66cd22aa6e946d082603a1b0494dfaf">wlev</a>                         : 1;
<a name="l01921"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#adcff39dec9083be14d5f8adaf1b405e9">01921</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#adcff39dec9083be14d5f8adaf1b405e9">tdqs</a>                         : 1;
<a name="l01922"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a449b076296d5b1d41d3c86bbdffc23f1">01922</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a449b076296d5b1d41d3c86bbdffc23f1">qoff</a>                         : 1;
<a name="l01923"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a8d2903b3dbecdfa73f23d64de502b6da">01923</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a8d2903b3dbecdfa73f23d64de502b6da">bl</a>                           : 2;
<a name="l01924"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a58e797d2f73ca96db0dbf34a8e256c1a">01924</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a58e797d2f73ca96db0dbf34a8e256c1a">cl</a>                           : 4;
<a name="l01925"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#ab1a11be3442b7125e41178bc7742f0aa">01925</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#ab1a11be3442b7125e41178bc7742f0aa">rbt</a>                          : 1;
<a name="l01926"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a3c70071a1ba2241896c4aafb599985a5">01926</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a3c70071a1ba2241896c4aafb599985a5">tm</a>                           : 1;
<a name="l01927"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#ab9769511782b1ce4e1a4bb87d8773914">01927</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#ab9769511782b1ce4e1a4bb87d8773914">dllr</a>                         : 1;
<a name="l01928"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a80c1d101cc8fbd9a97db4d504adcebbe">01928</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a80c1d101cc8fbd9a97db4d504adcebbe">wrp</a>                          : 3;
<a name="l01929"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a61a8734c1d24662769962f31fc3d7032">01929</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a61a8734c1d24662769962f31fc3d7032">ppd</a>                          : 1;
<a name="l01930"></a><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a27a1429ec64e5891203f07a77f1d649d">01930</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html#a27a1429ec64e5891203f07a77f1d649d">reserved_25_63</a>               : 39;
<a name="l01931"></a>01931 <span class="preprocessor">#endif</span>
<a name="l01932"></a>01932 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__modereg__params0.html#a1ea7fea5fa2e759e037f0aa629cdbb4f">s</a>;
<a name="l01933"></a><a class="code" href="unioncvmx__dfm__modereg__params0.html#ab7224bc252866d7682e48d821edb5b8b">01933</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html">cvmx_dfm_modereg_params0_s</a>     <a class="code" href="unioncvmx__dfm__modereg__params0.html#ab7224bc252866d7682e48d821edb5b8b">cn63xx</a>;
<a name="l01934"></a><a class="code" href="unioncvmx__dfm__modereg__params0.html#a3ecc0897503ccb7a89a1b159fd9656fe">01934</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html">cvmx_dfm_modereg_params0_s</a>     <a class="code" href="unioncvmx__dfm__modereg__params0.html#a3ecc0897503ccb7a89a1b159fd9656fe">cn63xxp1</a>;
<a name="l01935"></a><a class="code" href="unioncvmx__dfm__modereg__params0.html#aab48eb89a0606972f07afacc8d091548">01935</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__modereg__params0_1_1cvmx__dfm__modereg__params0__s.html">cvmx_dfm_modereg_params0_s</a>     <a class="code" href="unioncvmx__dfm__modereg__params0.html#aab48eb89a0606972f07afacc8d091548">cn66xx</a>;
<a name="l01936"></a>01936 };
<a name="l01937"></a><a class="code" href="cvmx-dfm-defs_8h.html#a6768a2f6c1164eb8fe29d5ebfc28dc61">01937</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__modereg__params0.html" title="cvmx_dfm_modereg_params0">cvmx_dfm_modereg_params0</a> <a class="code" href="unioncvmx__dfm__modereg__params0.html" title="cvmx_dfm_modereg_params0">cvmx_dfm_modereg_params0_t</a>;
<a name="l01938"></a>01938 <span class="comment"></span>
<a name="l01939"></a>01939 <span class="comment">/**</span>
<a name="l01940"></a>01940 <span class="comment"> * cvmx_dfm_modereg_params1</span>
<a name="l01941"></a>01941 <span class="comment"> *</span>
<a name="l01942"></a>01942 <span class="comment"> * Notes:</span>
<a name="l01943"></a>01943 <span class="comment"> * These parameters are written into the DDR3 MR0, MR1, MR2 and MR3 registers.</span>
<a name="l01944"></a>01944 <span class="comment"> *</span>
<a name="l01945"></a>01945 <span class="comment"> */</span>
<a name="l01946"></a><a class="code" href="unioncvmx__dfm__modereg__params1.html">01946</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__modereg__params1.html" title="cvmx_dfm_modereg_params1">cvmx_dfm_modereg_params1</a> {
<a name="l01947"></a><a class="code" href="unioncvmx__dfm__modereg__params1.html#a44972e7de2894bc53823a740cd754864">01947</a>     uint64_t <a class="code" href="unioncvmx__dfm__modereg__params1.html#a44972e7de2894bc53823a740cd754864">u64</a>;
<a name="l01948"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html">01948</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html">cvmx_dfm_modereg_params1_s</a> {
<a name="l01949"></a>01949 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01950"></a>01950 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a4f7700de466c7d8cfdf32bf4f1a9fd81">reserved_48_63</a>               : 16;
<a name="l01951"></a>01951     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#ad6596cfb64448b83934a70342fd3ca9b">rtt_nom_11</a>                   : 3;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l01952"></a>01952     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a05b2ac384328cd0c48dcb43493518030">dic_11</a>                       : 2;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l01953"></a>01953     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#ac9c99fbec56fdd53b20a714c159d4dce">rtt_wr_11</a>                    : 2;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l01954"></a>01954     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a9a7023360f9a959b6cda0bcb626a9669">srt_11</a>                       : 1;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l01955"></a>01955     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a13c79b424639c786ec2343c0a9dd7e60">asr_11</a>                       : 1;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l01956"></a>01956     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#aa5e7038ed933fc82e4e234712f824249">pasr_11</a>                      : 3;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l01957"></a>01957     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a3596b6ce2c7611fbd2f8e33ecbcc4c9f">rtt_nom_10</a>                   : 3;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l01958"></a>01958     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a9dc35d2d3f9bae5f661b0910e8d08741">dic_10</a>                       : 2;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l01959"></a>01959     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#ac7cd4d44fa5d81b923197ea46f8df95f">rtt_wr_10</a>                    : 2;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l01960"></a>01960     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a51c5c0726ca3036ffef857601c4c7a53">srt_10</a>                       : 1;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l01961"></a>01961     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#aaa6014733a13381d2efae73e9f678139">asr_10</a>                       : 1;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l01962"></a>01962     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#ae602a627dd711ec08423ba933869c5c3">pasr_10</a>                      : 3;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l01963"></a>01963     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a92c155cd1031122a424e40f6042e5f63">rtt_nom_01</a>                   : 3;  <span class="comment">/**&lt; RTT_NOM Rank 1</span>
<a name="l01964"></a>01964 <span class="comment">                                                         DFM writes this value to MR1[Rtt_Nom] in the rank 1 (i.e. CS1) DDR3 parts</span>
<a name="l01965"></a>01965 <span class="comment">                                                         when selected during power-up/init instruction sequencing.</span>
<a name="l01966"></a>01966 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l01967"></a>01967 <span class="comment">                                                         this value to MR1[Rtt_Nom] in all DRAM parts in rank 1 during self-refresh</span>
<a name="l01968"></a>01968 <span class="comment">                                                         entry and exit instruction sequences (when DFM_CONFIG[INIT_STATUS&lt;1&gt;]=1).</span>
<a name="l01969"></a>01969 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l01970"></a>01970 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l01971"></a>01971     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a292c0e4c6ca0b3ce16d6462b5589e038">dic_01</a>                       : 2;  <span class="comment">/**&lt; Output Driver Impedance Control Rank 1</span>
<a name="l01972"></a>01972 <span class="comment">                                                         DFM writes this value to MR1[D.I.C.] in the rank 1 (i.e. CS1) DDR3 parts</span>
<a name="l01973"></a>01973 <span class="comment">                                                         when selected during power-up/init and write-leveling instruction sequencing.</span>
<a name="l01974"></a>01974 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l01975"></a>01975 <span class="comment">                                                         this value to MR1[D.I.C.] in all DRAM parts in rank 1 during self-refresh</span>
<a name="l01976"></a>01976 <span class="comment">                                                         entry and exit instruction sequences (when DFM_CONFIG[INIT_STATUS&lt;1&gt;]=1).</span>
<a name="l01977"></a>01977 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l01978"></a>01978 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l01979"></a>01979     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a90f8454e8a8a821fef0b6f543ac3fc9d">rtt_wr_01</a>                    : 2;  <span class="comment">/**&lt; RTT_WR Rank 1</span>
<a name="l01980"></a>01980 <span class="comment">                                                         DFM writes this value to MR2[Rtt_WR] in the rank 1 (i.e. CS1) DDR3 parts</span>
<a name="l01981"></a>01981 <span class="comment">                                                         when selected during power-up/init instruction sequencing.</span>
<a name="l01982"></a>01982 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l01983"></a>01983 <span class="comment">                                                         this value to MR2[Rtt_WR] in all DRAM parts in rank 1 during self-refresh</span>
<a name="l01984"></a>01984 <span class="comment">                                                         entry and exit instruction sequences (when DFM_CONFIG[INIT_STATUS&lt;1&gt;]=1).</span>
<a name="l01985"></a>01985 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l01986"></a>01986 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l01987"></a>01987     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a161671eddc0b3044828a46e8224c8cfe">srt_01</a>                       : 1;  <span class="comment">/**&lt; Self-refresh temperature range Rank 1</span>
<a name="l01988"></a>01988 <span class="comment">                                                         DFM writes this value to MR2[SRT] in the rank 1 (i.e. CS1) DDR3 parts</span>
<a name="l01989"></a>01989 <span class="comment">                                                         when selected during power-up/init instruction sequencing.</span>
<a name="l01990"></a>01990 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l01991"></a>01991 <span class="comment">                                                         this value to MR2[SRT] in all DRAM parts in rank 1 during self-refresh</span>
<a name="l01992"></a>01992 <span class="comment">                                                         entry and exit instruction sequences (when DFM_CONFIG[INIT_STATUS&lt;1&gt;]=1).</span>
<a name="l01993"></a>01993 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l01994"></a>01994 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l01995"></a>01995     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a0b4861954fb44c3a23a33dc04dc9efb9">asr_01</a>                       : 1;  <span class="comment">/**&lt; Auto self-refresh Rank 1</span>
<a name="l01996"></a>01996 <span class="comment">                                                         DFM writes this value to MR2[ASR] in the rank 1 (i.e. CS1) DDR3 parts</span>
<a name="l01997"></a>01997 <span class="comment">                                                         when selected during power-up/init instruction sequencing.</span>
<a name="l01998"></a>01998 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l01999"></a>01999 <span class="comment">                                                         this value to MR2[ASR] in all DRAM parts in rank 1 during self-refresh</span>
<a name="l02000"></a>02000 <span class="comment">                                                         entry and exit instruction sequences (when DFM_CONFIG[INIT_STATUS&lt;1&gt;]=1).</span>
<a name="l02001"></a>02001 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l02002"></a>02002 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l02003"></a>02003     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a86afe617e0072c52a172895226a0a391">pasr_01</a>                      : 3;  <span class="comment">/**&lt; Partial array self-refresh Rank 1</span>
<a name="l02004"></a>02004 <span class="comment">                                                         DFM writes this value to MR2[PASR] in the rank 1 (i.e. CS1) DDR3 parts</span>
<a name="l02005"></a>02005 <span class="comment">                                                         when selected during power-up/init instruction sequencing.</span>
<a name="l02006"></a>02006 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l02007"></a>02007 <span class="comment">                                                         this value to MR2[PASR] in all DRAM parts in rank 1 during self-refresh</span>
<a name="l02008"></a>02008 <span class="comment">                                                         entry and exit instruction sequences (when DFM_CONFIG[INIT_STATUS&lt;1&gt;]=1).</span>
<a name="l02009"></a>02009 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l02010"></a>02010 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l02011"></a>02011     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a9d7ee800f837be57d0ddec339d1f6013">rtt_nom_00</a>                   : 3;  <span class="comment">/**&lt; RTT_NOM Rank 0</span>
<a name="l02012"></a>02012 <span class="comment">                                                         DFM writes this value to MR1[Rtt_Nom] in the rank 0 (i.e. CS0) DDR3 parts</span>
<a name="l02013"></a>02013 <span class="comment">                                                         when selected during power-up/init instruction sequencing.</span>
<a name="l02014"></a>02014 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l02015"></a>02015 <span class="comment">                                                         this value to MR1[Rtt_Nom] in all DRAM parts in rank 0 during self-refresh</span>
<a name="l02016"></a>02016 <span class="comment">                                                         entry and exit instruction sequences (when DFM_CONFIG[INIT_STATUS&lt;0&gt;]=1).</span>
<a name="l02017"></a>02017 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l02018"></a>02018 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l02019"></a>02019     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#abd6ec48848fecfeab9b3ac388235df18">dic_00</a>                       : 2;  <span class="comment">/**&lt; Output Driver Impedance Control Rank 0</span>
<a name="l02020"></a>02020 <span class="comment">                                                         DFM writes this value to MR1[D.I.C.] in the rank 0 (i.e. CS0) DDR3 parts</span>
<a name="l02021"></a>02021 <span class="comment">                                                         when selected during power-up/init and write-leveling instruction sequencing.</span>
<a name="l02022"></a>02022 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l02023"></a>02023 <span class="comment">                                                         this value to MR1[D.I.C.] in all DRAM parts in rank 0 during self-refresh</span>
<a name="l02024"></a>02024 <span class="comment">                                                         entry and exit instruction sequences (when DFM_CONFIG[INIT_STATUS&lt;0&gt;]=1).</span>
<a name="l02025"></a>02025 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l02026"></a>02026 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l02027"></a>02027     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a5198420750b27e42f1e9aee3215ca89d">rtt_wr_00</a>                    : 2;  <span class="comment">/**&lt; RTT_WR Rank 0</span>
<a name="l02028"></a>02028 <span class="comment">                                                         DFM writes this value to MR2[Rtt_WR] in the rank 0 (i.e. CS0) DDR3 parts</span>
<a name="l02029"></a>02029 <span class="comment">                                                         when selected during power-up/init instruction sequencing.</span>
<a name="l02030"></a>02030 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l02031"></a>02031 <span class="comment">                                                         this value to MR2[Rtt_WR] in all DRAM parts in rank 0 during self-refresh</span>
<a name="l02032"></a>02032 <span class="comment">                                                         entry and exit instruction sequences (when DFM_CONFIG[INIT_STATUS&lt;0&gt;]=1).</span>
<a name="l02033"></a>02033 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l02034"></a>02034 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l02035"></a>02035     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a5a04abc153e43428f6969f4fa52f632c">srt_00</a>                       : 1;  <span class="comment">/**&lt; Self-refresh temperature range Rank 0</span>
<a name="l02036"></a>02036 <span class="comment">                                                         DFM writes this value to MR2[SRT] in the rank 0 (i.e. CS0) DDR3 parts</span>
<a name="l02037"></a>02037 <span class="comment">                                                         when selected during power-up/init instruction sequencing.</span>
<a name="l02038"></a>02038 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l02039"></a>02039 <span class="comment">                                                         this value to MR2[SRT] in all DRAM parts in rank 0 during self-refresh</span>
<a name="l02040"></a>02040 <span class="comment">                                                         entry and exit instruction sequences (when DFM_CONFIG[INIT_STATUS&lt;0&gt;]=1).</span>
<a name="l02041"></a>02041 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l02042"></a>02042 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l02043"></a>02043     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a6133996e743fb7b274d8ebe39bbab9d1">asr_00</a>                       : 1;  <span class="comment">/**&lt; Auto self-refresh Rank 0</span>
<a name="l02044"></a>02044 <span class="comment">                                                         DFM writes this value to MR2[ASR] in the rank 0 (i.e. CS0) DDR3 parts</span>
<a name="l02045"></a>02045 <span class="comment">                                                         when selected during power-up/init instruction sequencing.</span>
<a name="l02046"></a>02046 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l02047"></a>02047 <span class="comment">                                                         this value to MR2[ASR] in all DRAM parts in rank 0 during self-refresh</span>
<a name="l02048"></a>02048 <span class="comment">                                                         entry and exit instruction sequences (when DFM_CONFIG[INIT_STATUS&lt;0&gt;]=1).</span>
<a name="l02049"></a>02049 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l02050"></a>02050 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l02051"></a>02051     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a94edce7ba7ee8a20d1e020ccb14daed4">pasr_00</a>                      : 3;  <span class="comment">/**&lt; Partial array self-refresh Rank 0</span>
<a name="l02052"></a>02052 <span class="comment">                                                         DFM writes this value to MR2[PASR] in the rank 0 (i.e. CS0) DDR3 parts</span>
<a name="l02053"></a>02053 <span class="comment">                                                         when selected during power-up/init instruction sequencing.</span>
<a name="l02054"></a>02054 <span class="comment">                                                         If DFM_CONFIG[SREF_WITH_DLL] is set, DFM also writes</span>
<a name="l02055"></a>02055 <span class="comment">                                                         this value to MR2[PASR] in all DRAM parts in rank 0 during self-refresh</span>
<a name="l02056"></a>02056 <span class="comment">                                                         entry and exit instruction sequences (when DFM_CONFIG[INIT_STATUS&lt;0&gt;]=1).</span>
<a name="l02057"></a>02057 <span class="comment">                                                         See DFM_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l02058"></a>02058 <span class="comment">                                                         DFM_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l02059"></a>02059 <span class="preprocessor">#else</span>
<a name="l02060"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a94edce7ba7ee8a20d1e020ccb14daed4">02060</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a94edce7ba7ee8a20d1e020ccb14daed4">pasr_00</a>                      : 3;
<a name="l02061"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a6133996e743fb7b274d8ebe39bbab9d1">02061</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a6133996e743fb7b274d8ebe39bbab9d1">asr_00</a>                       : 1;
<a name="l02062"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a5a04abc153e43428f6969f4fa52f632c">02062</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a5a04abc153e43428f6969f4fa52f632c">srt_00</a>                       : 1;
<a name="l02063"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a5198420750b27e42f1e9aee3215ca89d">02063</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a5198420750b27e42f1e9aee3215ca89d">rtt_wr_00</a>                    : 2;
<a name="l02064"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#abd6ec48848fecfeab9b3ac388235df18">02064</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#abd6ec48848fecfeab9b3ac388235df18">dic_00</a>                       : 2;
<a name="l02065"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a9d7ee800f837be57d0ddec339d1f6013">02065</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a9d7ee800f837be57d0ddec339d1f6013">rtt_nom_00</a>                   : 3;
<a name="l02066"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a86afe617e0072c52a172895226a0a391">02066</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a86afe617e0072c52a172895226a0a391">pasr_01</a>                      : 3;
<a name="l02067"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a0b4861954fb44c3a23a33dc04dc9efb9">02067</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a0b4861954fb44c3a23a33dc04dc9efb9">asr_01</a>                       : 1;
<a name="l02068"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a161671eddc0b3044828a46e8224c8cfe">02068</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a161671eddc0b3044828a46e8224c8cfe">srt_01</a>                       : 1;
<a name="l02069"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a90f8454e8a8a821fef0b6f543ac3fc9d">02069</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a90f8454e8a8a821fef0b6f543ac3fc9d">rtt_wr_01</a>                    : 2;
<a name="l02070"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a292c0e4c6ca0b3ce16d6462b5589e038">02070</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a292c0e4c6ca0b3ce16d6462b5589e038">dic_01</a>                       : 2;
<a name="l02071"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a92c155cd1031122a424e40f6042e5f63">02071</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a92c155cd1031122a424e40f6042e5f63">rtt_nom_01</a>                   : 3;
<a name="l02072"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#ae602a627dd711ec08423ba933869c5c3">02072</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#ae602a627dd711ec08423ba933869c5c3">pasr_10</a>                      : 3;
<a name="l02073"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#aaa6014733a13381d2efae73e9f678139">02073</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#aaa6014733a13381d2efae73e9f678139">asr_10</a>                       : 1;
<a name="l02074"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a51c5c0726ca3036ffef857601c4c7a53">02074</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a51c5c0726ca3036ffef857601c4c7a53">srt_10</a>                       : 1;
<a name="l02075"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#ac7cd4d44fa5d81b923197ea46f8df95f">02075</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#ac7cd4d44fa5d81b923197ea46f8df95f">rtt_wr_10</a>                    : 2;
<a name="l02076"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a9dc35d2d3f9bae5f661b0910e8d08741">02076</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a9dc35d2d3f9bae5f661b0910e8d08741">dic_10</a>                       : 2;
<a name="l02077"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a3596b6ce2c7611fbd2f8e33ecbcc4c9f">02077</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a3596b6ce2c7611fbd2f8e33ecbcc4c9f">rtt_nom_10</a>                   : 3;
<a name="l02078"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#aa5e7038ed933fc82e4e234712f824249">02078</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#aa5e7038ed933fc82e4e234712f824249">pasr_11</a>                      : 3;
<a name="l02079"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a13c79b424639c786ec2343c0a9dd7e60">02079</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a13c79b424639c786ec2343c0a9dd7e60">asr_11</a>                       : 1;
<a name="l02080"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a9a7023360f9a959b6cda0bcb626a9669">02080</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a9a7023360f9a959b6cda0bcb626a9669">srt_11</a>                       : 1;
<a name="l02081"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#ac9c99fbec56fdd53b20a714c159d4dce">02081</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#ac9c99fbec56fdd53b20a714c159d4dce">rtt_wr_11</a>                    : 2;
<a name="l02082"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a05b2ac384328cd0c48dcb43493518030">02082</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a05b2ac384328cd0c48dcb43493518030">dic_11</a>                       : 2;
<a name="l02083"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#ad6596cfb64448b83934a70342fd3ca9b">02083</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#ad6596cfb64448b83934a70342fd3ca9b">rtt_nom_11</a>                   : 3;
<a name="l02084"></a><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a4f7700de466c7d8cfdf32bf4f1a9fd81">02084</a>     uint64_t <a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html#a4f7700de466c7d8cfdf32bf4f1a9fd81">reserved_48_63</a>               : 16;
<a name="l02085"></a>02085 <span class="preprocessor">#endif</span>
<a name="l02086"></a>02086 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__modereg__params1.html#a210f879ca503babec5b8975fae0cd62b">s</a>;
<a name="l02087"></a><a class="code" href="unioncvmx__dfm__modereg__params1.html#a269394f7c4c63a234b4a7d49a6e24509">02087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html">cvmx_dfm_modereg_params1_s</a>     <a class="code" href="unioncvmx__dfm__modereg__params1.html#a269394f7c4c63a234b4a7d49a6e24509">cn63xx</a>;
<a name="l02088"></a><a class="code" href="unioncvmx__dfm__modereg__params1.html#a31ecdcc549bfda04e43f8d5932bd30c1">02088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html">cvmx_dfm_modereg_params1_s</a>     <a class="code" href="unioncvmx__dfm__modereg__params1.html#a31ecdcc549bfda04e43f8d5932bd30c1">cn63xxp1</a>;
<a name="l02089"></a><a class="code" href="unioncvmx__dfm__modereg__params1.html#a1695282faf2f1e1b976bcdb2daa5953f">02089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__modereg__params1_1_1cvmx__dfm__modereg__params1__s.html">cvmx_dfm_modereg_params1_s</a>     <a class="code" href="unioncvmx__dfm__modereg__params1.html#a1695282faf2f1e1b976bcdb2daa5953f">cn66xx</a>;
<a name="l02090"></a>02090 };
<a name="l02091"></a><a class="code" href="cvmx-dfm-defs_8h.html#a278d0e49837b374c5898155ed0c2322b">02091</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__modereg__params1.html" title="cvmx_dfm_modereg_params1">cvmx_dfm_modereg_params1</a> <a class="code" href="unioncvmx__dfm__modereg__params1.html" title="cvmx_dfm_modereg_params1">cvmx_dfm_modereg_params1_t</a>;
<a name="l02092"></a>02092 <span class="comment"></span>
<a name="l02093"></a>02093 <span class="comment">/**</span>
<a name="l02094"></a>02094 <span class="comment"> * cvmx_dfm_ops_cnt</span>
<a name="l02095"></a>02095 <span class="comment"> *</span>
<a name="l02096"></a>02096 <span class="comment"> * DFM_OPS_CNT  = Performance Counters</span>
<a name="l02097"></a>02097 <span class="comment"> *</span>
<a name="l02098"></a>02098 <span class="comment"> */</span>
<a name="l02099"></a><a class="code" href="unioncvmx__dfm__ops__cnt.html">02099</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__ops__cnt.html" title="cvmx_dfm_ops_cnt">cvmx_dfm_ops_cnt</a> {
<a name="l02100"></a><a class="code" href="unioncvmx__dfm__ops__cnt.html#a861a8dd2346ef65e2e27ee7cf0ff345b">02100</a>     uint64_t <a class="code" href="unioncvmx__dfm__ops__cnt.html#a861a8dd2346ef65e2e27ee7cf0ff345b">u64</a>;
<a name="l02101"></a><a class="code" href="structcvmx__dfm__ops__cnt_1_1cvmx__dfm__ops__cnt__s.html">02101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__ops__cnt_1_1cvmx__dfm__ops__cnt__s.html">cvmx_dfm_ops_cnt_s</a> {
<a name="l02102"></a>02102 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02103"></a>02103 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__ops__cnt_1_1cvmx__dfm__ops__cnt__s.html#a59f3b5f81736820fb97a6b6cbcd616d2">opscnt</a>                       : 64; <span class="comment">/**&lt; Performance Counter</span>
<a name="l02104"></a>02104 <span class="comment">                                                         64-bit counter that increments when the DDR3 data bus</span>
<a name="l02105"></a>02105 <span class="comment">                                                         is being used.  Before using, clear counter via</span>
<a name="l02106"></a>02106 <span class="comment">                                                         DFM_CONTROL.BWCNT</span>
<a name="l02107"></a>02107 <span class="comment">                                                           DRAM bus utilization = DFM_OPS_CNT/DFM_FCLK_CNT */</span>
<a name="l02108"></a>02108 <span class="preprocessor">#else</span>
<a name="l02109"></a><a class="code" href="structcvmx__dfm__ops__cnt_1_1cvmx__dfm__ops__cnt__s.html#a59f3b5f81736820fb97a6b6cbcd616d2">02109</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__ops__cnt_1_1cvmx__dfm__ops__cnt__s.html#a59f3b5f81736820fb97a6b6cbcd616d2">opscnt</a>                       : 64;
<a name="l02110"></a>02110 <span class="preprocessor">#endif</span>
<a name="l02111"></a>02111 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__ops__cnt.html#adebe86b61237846247aa01c73ac18f46">s</a>;
<a name="l02112"></a><a class="code" href="unioncvmx__dfm__ops__cnt.html#ade8e163d087e572edcd9a86dd0b4bfcb">02112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__ops__cnt_1_1cvmx__dfm__ops__cnt__s.html">cvmx_dfm_ops_cnt_s</a>             <a class="code" href="unioncvmx__dfm__ops__cnt.html#ade8e163d087e572edcd9a86dd0b4bfcb">cn63xx</a>;
<a name="l02113"></a><a class="code" href="unioncvmx__dfm__ops__cnt.html#a2ce27deef73687a31509d176e06e53f5">02113</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__ops__cnt_1_1cvmx__dfm__ops__cnt__s.html">cvmx_dfm_ops_cnt_s</a>             <a class="code" href="unioncvmx__dfm__ops__cnt.html#a2ce27deef73687a31509d176e06e53f5">cn63xxp1</a>;
<a name="l02114"></a><a class="code" href="unioncvmx__dfm__ops__cnt.html#abd75ea6588663985c11fc3faeafe44f8">02114</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__ops__cnt_1_1cvmx__dfm__ops__cnt__s.html">cvmx_dfm_ops_cnt_s</a>             <a class="code" href="unioncvmx__dfm__ops__cnt.html#abd75ea6588663985c11fc3faeafe44f8">cn66xx</a>;
<a name="l02115"></a>02115 };
<a name="l02116"></a><a class="code" href="cvmx-dfm-defs_8h.html#accab91feecdd60ddbf869d2f041e5eb1">02116</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__ops__cnt.html" title="cvmx_dfm_ops_cnt">cvmx_dfm_ops_cnt</a> <a class="code" href="unioncvmx__dfm__ops__cnt.html" title="cvmx_dfm_ops_cnt">cvmx_dfm_ops_cnt_t</a>;
<a name="l02117"></a>02117 <span class="comment"></span>
<a name="l02118"></a>02118 <span class="comment">/**</span>
<a name="l02119"></a>02119 <span class="comment"> * cvmx_dfm_phy_ctl</span>
<a name="l02120"></a>02120 <span class="comment"> *</span>
<a name="l02121"></a>02121 <span class="comment"> * DFM_PHY_CTL = DFM PHY Control</span>
<a name="l02122"></a>02122 <span class="comment"> *</span>
<a name="l02123"></a>02123 <span class="comment"> */</span>
<a name="l02124"></a><a class="code" href="unioncvmx__dfm__phy__ctl.html">02124</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__phy__ctl.html" title="cvmx_dfm_phy_ctl">cvmx_dfm_phy_ctl</a> {
<a name="l02125"></a><a class="code" href="unioncvmx__dfm__phy__ctl.html#aa1ac30d025afa2ea87bbd7e8376aa393">02125</a>     uint64_t <a class="code" href="unioncvmx__dfm__phy__ctl.html#aa1ac30d025afa2ea87bbd7e8376aa393">u64</a>;
<a name="l02126"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html">02126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html">cvmx_dfm_phy_ctl_s</a> {
<a name="l02127"></a>02127 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02128"></a>02128 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#abc3558c3485b8ee86f610a986dc7d458">reserved_15_63</a>               : 49;
<a name="l02129"></a>02129     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#aadbb9bf4f381dd9993b00b9249d4c551">rx_always_on</a>                 : 1;  <span class="comment">/**&lt; Disable dynamic DDR3 IO Rx power gating */</span>
<a name="l02130"></a>02130     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a399ef79912dfdb386fd4da3f01952614">lv_mode</a>                      : 1;  <span class="comment">/**&lt; Low Voltage Mode (1.35V) */</span>
<a name="l02131"></a>02131     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#acca4c840e29f8f76523f0a23f20933fb">ck_tune1</a>                     : 1;  <span class="comment">/**&lt; Clock Tune</span>
<a name="l02132"></a>02132 <span class="comment"></span>
<a name="l02133"></a>02133 <span class="comment">                                                         NOTE: DFM UNUSED */</span>
<a name="l02134"></a>02134     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#af8fc95191b5988b5449c7f951682cb2e">ck_dlyout1</a>                   : 4;  <span class="comment">/**&lt; Clock delay out setting</span>
<a name="l02135"></a>02135 <span class="comment"></span>
<a name="l02136"></a>02136 <span class="comment">                                                         NOTE: DFM UNUSED */</span>
<a name="l02137"></a>02137     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a830ac36f37e1a6c27f7970bdb0d4c494">ck_tune0</a>                     : 1;  <span class="comment">/**&lt; Clock Tune */</span>
<a name="l02138"></a>02138     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a8404291c192b2eb45d907fa1dac78997">ck_dlyout0</a>                   : 4;  <span class="comment">/**&lt; Clock delay out setting */</span>
<a name="l02139"></a>02139     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a4ff6bdcbf7c7995df80082deecc3db57">loopback</a>                     : 1;  <span class="comment">/**&lt; Loopback enable */</span>
<a name="l02140"></a>02140     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#aa3feef8e7fb32237e154529f7ad5a5b7">loopback_pos</a>                 : 1;  <span class="comment">/**&lt; Loopback pos mode */</span>
<a name="l02141"></a>02141     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a9a89672460f8d64ad7cd90ef2191f3da">ts_stagger</a>                   : 1;  <span class="comment">/**&lt; TS Staggermode</span>
<a name="l02142"></a>02142 <span class="comment">                                                         This mode configures output drivers with 2-stage drive</span>
<a name="l02143"></a>02143 <span class="comment">                                                         strength to avoid undershoot issues on the bus when strong</span>
<a name="l02144"></a>02144 <span class="comment">                                                         drivers are suddenly turned on. When this mode is asserted,</span>
<a name="l02145"></a>02145 <span class="comment">                                                         Octeon will configure output drivers to be weak drivers</span>
<a name="l02146"></a>02146 <span class="comment">                                                         (60 ohm output impedance) at the first FCLK cycle, and</span>
<a name="l02147"></a>02147 <span class="comment">                                                         change drivers to the designated drive strengths specified</span>
<a name="l02148"></a>02148 <span class="comment">                                                         in DFM_COMP_CTL2 [CMD_CTL/CK_CTL/DQX_CTL] starting</span>
<a name="l02149"></a>02149 <span class="comment">                                                         at the following cycle */</span>
<a name="l02150"></a>02150 <span class="preprocessor">#else</span>
<a name="l02151"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a9a89672460f8d64ad7cd90ef2191f3da">02151</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a9a89672460f8d64ad7cd90ef2191f3da">ts_stagger</a>                   : 1;
<a name="l02152"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#aa3feef8e7fb32237e154529f7ad5a5b7">02152</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#aa3feef8e7fb32237e154529f7ad5a5b7">loopback_pos</a>                 : 1;
<a name="l02153"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a4ff6bdcbf7c7995df80082deecc3db57">02153</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a4ff6bdcbf7c7995df80082deecc3db57">loopback</a>                     : 1;
<a name="l02154"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a8404291c192b2eb45d907fa1dac78997">02154</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a8404291c192b2eb45d907fa1dac78997">ck_dlyout0</a>                   : 4;
<a name="l02155"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a830ac36f37e1a6c27f7970bdb0d4c494">02155</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a830ac36f37e1a6c27f7970bdb0d4c494">ck_tune0</a>                     : 1;
<a name="l02156"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#af8fc95191b5988b5449c7f951682cb2e">02156</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#af8fc95191b5988b5449c7f951682cb2e">ck_dlyout1</a>                   : 4;
<a name="l02157"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#acca4c840e29f8f76523f0a23f20933fb">02157</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#acca4c840e29f8f76523f0a23f20933fb">ck_tune1</a>                     : 1;
<a name="l02158"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a399ef79912dfdb386fd4da3f01952614">02158</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#a399ef79912dfdb386fd4da3f01952614">lv_mode</a>                      : 1;
<a name="l02159"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#aadbb9bf4f381dd9993b00b9249d4c551">02159</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#aadbb9bf4f381dd9993b00b9249d4c551">rx_always_on</a>                 : 1;
<a name="l02160"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#abc3558c3485b8ee86f610a986dc7d458">02160</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html#abc3558c3485b8ee86f610a986dc7d458">reserved_15_63</a>               : 49;
<a name="l02161"></a>02161 <span class="preprocessor">#endif</span>
<a name="l02162"></a>02162 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__phy__ctl.html#a62a47443e6caedb506c63c519561a724">s</a>;
<a name="l02163"></a><a class="code" href="unioncvmx__dfm__phy__ctl.html#a544f24fba41ac9f8e5748d97d37f3cd2">02163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html">cvmx_dfm_phy_ctl_s</a>             <a class="code" href="unioncvmx__dfm__phy__ctl.html#a544f24fba41ac9f8e5748d97d37f3cd2">cn63xx</a>;
<a name="l02164"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html">02164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html">cvmx_dfm_phy_ctl_cn63xxp1</a> {
<a name="l02165"></a>02165 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02166"></a>02166 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#ac171d0aba4986c928f4652010040bf89">reserved_14_63</a>               : 50;
<a name="l02167"></a>02167     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#aae9a5393783e8281ed04fa1a9c6f85af">lv_mode</a>                      : 1;  <span class="comment">/**&lt; Low Voltage Mode (1.35V) */</span>
<a name="l02168"></a>02168     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#a62a060c63d1c053a9546555939811285">ck_tune1</a>                     : 1;  <span class="comment">/**&lt; Clock Tune</span>
<a name="l02169"></a>02169 <span class="comment"></span>
<a name="l02170"></a>02170 <span class="comment">                                                         NOTE: DFM UNUSED */</span>
<a name="l02171"></a>02171     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#ad15d33d9f6ac57ad7b73c56c80003ef0">ck_dlyout1</a>                   : 4;  <span class="comment">/**&lt; Clock delay out setting</span>
<a name="l02172"></a>02172 <span class="comment"></span>
<a name="l02173"></a>02173 <span class="comment">                                                         NOTE: DFM UNUSED */</span>
<a name="l02174"></a>02174     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#a8b8238c4ca169227a7b98cfd7e76829e">ck_tune0</a>                     : 1;  <span class="comment">/**&lt; Clock Tune */</span>
<a name="l02175"></a>02175     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#aea052a545171171e9b4997fe374c510b">ck_dlyout0</a>                   : 4;  <span class="comment">/**&lt; Clock delay out setting */</span>
<a name="l02176"></a>02176     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#a9548206984b08493e39aad630c0d88bc">loopback</a>                     : 1;  <span class="comment">/**&lt; Loopback enable */</span>
<a name="l02177"></a>02177     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#ac50afca201df591754cd0720384ba8c8">loopback_pos</a>                 : 1;  <span class="comment">/**&lt; Loopback pos mode */</span>
<a name="l02178"></a>02178     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#aa830379b77904c120ac8db0a9baccc01">ts_stagger</a>                   : 1;  <span class="comment">/**&lt; TS Staggermode</span>
<a name="l02179"></a>02179 <span class="comment">                                                         This mode configures output drivers with 2-stage drive</span>
<a name="l02180"></a>02180 <span class="comment">                                                         strength to avoid undershoot issues on the bus when strong</span>
<a name="l02181"></a>02181 <span class="comment">                                                         drivers are suddenly turned on. When this mode is asserted,</span>
<a name="l02182"></a>02182 <span class="comment">                                                         Octeon will configure output drivers to be weak drivers</span>
<a name="l02183"></a>02183 <span class="comment">                                                         (60 ohm output impedance) at the first FCLK cycle, and</span>
<a name="l02184"></a>02184 <span class="comment">                                                         change drivers to the designated drive strengths specified</span>
<a name="l02185"></a>02185 <span class="comment">                                                         in DFM_COMP_CTL2 [CMD_CTL/CK_CTL/DQX_CTL] starting</span>
<a name="l02186"></a>02186 <span class="comment">                                                         at the following cycle */</span>
<a name="l02187"></a>02187 <span class="preprocessor">#else</span>
<a name="l02188"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#aa830379b77904c120ac8db0a9baccc01">02188</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#aa830379b77904c120ac8db0a9baccc01">ts_stagger</a>                   : 1;
<a name="l02189"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#ac50afca201df591754cd0720384ba8c8">02189</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#ac50afca201df591754cd0720384ba8c8">loopback_pos</a>                 : 1;
<a name="l02190"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#a9548206984b08493e39aad630c0d88bc">02190</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#a9548206984b08493e39aad630c0d88bc">loopback</a>                     : 1;
<a name="l02191"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#aea052a545171171e9b4997fe374c510b">02191</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#aea052a545171171e9b4997fe374c510b">ck_dlyout0</a>                   : 4;
<a name="l02192"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#a8b8238c4ca169227a7b98cfd7e76829e">02192</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#a8b8238c4ca169227a7b98cfd7e76829e">ck_tune0</a>                     : 1;
<a name="l02193"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#ad15d33d9f6ac57ad7b73c56c80003ef0">02193</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#ad15d33d9f6ac57ad7b73c56c80003ef0">ck_dlyout1</a>                   : 4;
<a name="l02194"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#a62a060c63d1c053a9546555939811285">02194</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#a62a060c63d1c053a9546555939811285">ck_tune1</a>                     : 1;
<a name="l02195"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#aae9a5393783e8281ed04fa1a9c6f85af">02195</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#aae9a5393783e8281ed04fa1a9c6f85af">lv_mode</a>                      : 1;
<a name="l02196"></a><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#ac171d0aba4986c928f4652010040bf89">02196</a>     uint64_t <a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__cn63xxp1.html#ac171d0aba4986c928f4652010040bf89">reserved_14_63</a>               : 50;
<a name="l02197"></a>02197 <span class="preprocessor">#endif</span>
<a name="l02198"></a>02198 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__phy__ctl.html#a80a3160aa46bfaa42fb19f98fc88420d">cn63xxp1</a>;
<a name="l02199"></a><a class="code" href="unioncvmx__dfm__phy__ctl.html#aa8d64cf448779d9f1c6f86132af00d57">02199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__phy__ctl_1_1cvmx__dfm__phy__ctl__s.html">cvmx_dfm_phy_ctl_s</a>             <a class="code" href="unioncvmx__dfm__phy__ctl.html#aa8d64cf448779d9f1c6f86132af00d57">cn66xx</a>;
<a name="l02200"></a>02200 };
<a name="l02201"></a><a class="code" href="cvmx-dfm-defs_8h.html#a6defd369053ece1df9e2a17d758113ab">02201</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__phy__ctl.html" title="cvmx_dfm_phy_ctl">cvmx_dfm_phy_ctl</a> <a class="code" href="unioncvmx__dfm__phy__ctl.html" title="cvmx_dfm_phy_ctl">cvmx_dfm_phy_ctl_t</a>;
<a name="l02202"></a>02202 <span class="comment"></span>
<a name="l02203"></a>02203 <span class="comment">/**</span>
<a name="l02204"></a>02204 <span class="comment"> * cvmx_dfm_reset_ctl</span>
<a name="l02205"></a>02205 <span class="comment"> *</span>
<a name="l02206"></a>02206 <span class="comment"> * Specify the RSL base addresses for the block</span>
<a name="l02207"></a>02207 <span class="comment"> *</span>
<a name="l02208"></a>02208 <span class="comment"> *</span>
<a name="l02209"></a>02209 <span class="comment"> * Notes:</span>
<a name="l02210"></a>02210 <span class="comment"> * DDR3RST - DDR3 DRAM parts have a new RESET#</span>
<a name="l02211"></a>02211 <span class="comment"> * pin that wasn&apos;t present in DDR2 parts. The</span>
<a name="l02212"></a>02212 <span class="comment"> * DDR3RST CSR field controls the assertion of</span>
<a name="l02213"></a>02213 <span class="comment"> * the new 6xxx pin that attaches to RESET#.</span>
<a name="l02214"></a>02214 <span class="comment"> * When DDR3RST is set, 6xxx asserts RESET#.</span>
<a name="l02215"></a>02215 <span class="comment"> * When DDR3RST is clear, 6xxx de-asserts</span>
<a name="l02216"></a>02216 <span class="comment"> * RESET#.</span>
<a name="l02217"></a>02217 <span class="comment"> *</span>
<a name="l02218"></a>02218 <span class="comment"> * DDR3RST is set on a cold reset. Warm and</span>
<a name="l02219"></a>02219 <span class="comment"> * soft chip resets do not affect the DDR3RST</span>
<a name="l02220"></a>02220 <span class="comment"> * value. Outside of cold reset, only software</span>
<a name="l02221"></a>02221 <span class="comment"> * CSR writes change the DDR3RST value.</span>
<a name="l02222"></a>02222 <span class="comment"> */</span>
<a name="l02223"></a><a class="code" href="unioncvmx__dfm__reset__ctl.html">02223</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__reset__ctl.html" title="cvmx_dfm_reset_ctl">cvmx_dfm_reset_ctl</a> {
<a name="l02224"></a><a class="code" href="unioncvmx__dfm__reset__ctl.html#ab9d4e219edceba55ddfb4aa56cded7b8">02224</a>     uint64_t <a class="code" href="unioncvmx__dfm__reset__ctl.html#ab9d4e219edceba55ddfb4aa56cded7b8">u64</a>;
<a name="l02225"></a><a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html">02225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html">cvmx_dfm_reset_ctl_s</a> {
<a name="l02226"></a>02226 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02227"></a>02227 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#a99f00da58d11045a42e048f970529c7e">reserved_4_63</a>                : 60;
<a name="l02228"></a>02228     uint64_t <a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#acc6e64e3ec9c54372b01a377b77ff8b0">ddr3psv</a>                      : 1;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l02229"></a>02229     uint64_t <a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#a5e4fea305e72e52770b6a3cab0bc2ab3">ddr3psoft</a>                    : 1;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l02230"></a>02230     uint64_t <a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#aeb31b65382c2a62f34e0ba8ebd7cfdf0">ddr3pwarm</a>                    : 1;  <span class="comment">/**&lt; Must be zero */</span>
<a name="l02231"></a>02231     uint64_t <a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#a87bf47c81ce29c91d70b6127ac009a24">ddr3rst</a>                      : 1;  <span class="comment">/**&lt; Memory Reset</span>
<a name="l02232"></a>02232 <span class="comment">                                                         0 = Reset asserted</span>
<a name="l02233"></a>02233 <span class="comment">                                                         1 = Reset de-asserted */</span>
<a name="l02234"></a>02234 <span class="preprocessor">#else</span>
<a name="l02235"></a><a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#a87bf47c81ce29c91d70b6127ac009a24">02235</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#a87bf47c81ce29c91d70b6127ac009a24">ddr3rst</a>                      : 1;
<a name="l02236"></a><a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#aeb31b65382c2a62f34e0ba8ebd7cfdf0">02236</a>     uint64_t <a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#aeb31b65382c2a62f34e0ba8ebd7cfdf0">ddr3pwarm</a>                    : 1;
<a name="l02237"></a><a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#a5e4fea305e72e52770b6a3cab0bc2ab3">02237</a>     uint64_t <a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#a5e4fea305e72e52770b6a3cab0bc2ab3">ddr3psoft</a>                    : 1;
<a name="l02238"></a><a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#acc6e64e3ec9c54372b01a377b77ff8b0">02238</a>     uint64_t <a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#acc6e64e3ec9c54372b01a377b77ff8b0">ddr3psv</a>                      : 1;
<a name="l02239"></a><a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#a99f00da58d11045a42e048f970529c7e">02239</a>     uint64_t <a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html#a99f00da58d11045a42e048f970529c7e">reserved_4_63</a>                : 60;
<a name="l02240"></a>02240 <span class="preprocessor">#endif</span>
<a name="l02241"></a>02241 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__reset__ctl.html#a43f7fdc216c85509003fe9fb00c1e9a0">s</a>;
<a name="l02242"></a><a class="code" href="unioncvmx__dfm__reset__ctl.html#adcdda373a2fa1eb6e5b5190488fece2c">02242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html">cvmx_dfm_reset_ctl_s</a>           <a class="code" href="unioncvmx__dfm__reset__ctl.html#adcdda373a2fa1eb6e5b5190488fece2c">cn63xx</a>;
<a name="l02243"></a><a class="code" href="unioncvmx__dfm__reset__ctl.html#afb58f0f562563700a5fa9fc1b834d0ff">02243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html">cvmx_dfm_reset_ctl_s</a>           <a class="code" href="unioncvmx__dfm__reset__ctl.html#afb58f0f562563700a5fa9fc1b834d0ff">cn63xxp1</a>;
<a name="l02244"></a><a class="code" href="unioncvmx__dfm__reset__ctl.html#a9109a855b0d1ab54be3887b134d57ab0">02244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__reset__ctl_1_1cvmx__dfm__reset__ctl__s.html">cvmx_dfm_reset_ctl_s</a>           <a class="code" href="unioncvmx__dfm__reset__ctl.html#a9109a855b0d1ab54be3887b134d57ab0">cn66xx</a>;
<a name="l02245"></a>02245 };
<a name="l02246"></a><a class="code" href="cvmx-dfm-defs_8h.html#a7838590c9adbb6f1e2206d871837cd98">02246</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__reset__ctl.html" title="cvmx_dfm_reset_ctl">cvmx_dfm_reset_ctl</a> <a class="code" href="unioncvmx__dfm__reset__ctl.html" title="cvmx_dfm_reset_ctl">cvmx_dfm_reset_ctl_t</a>;
<a name="l02247"></a>02247 <span class="comment"></span>
<a name="l02248"></a>02248 <span class="comment">/**</span>
<a name="l02249"></a>02249 <span class="comment"> * cvmx_dfm_rlevel_ctl</span>
<a name="l02250"></a>02250 <span class="comment"> */</span>
<a name="l02251"></a><a class="code" href="unioncvmx__dfm__rlevel__ctl.html">02251</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__rlevel__ctl.html" title="cvmx_dfm_rlevel_ctl">cvmx_dfm_rlevel_ctl</a> {
<a name="l02252"></a><a class="code" href="unioncvmx__dfm__rlevel__ctl.html#ac7ef7597c5718684f7480df554c580f4">02252</a>     uint64_t <a class="code" href="unioncvmx__dfm__rlevel__ctl.html#ac7ef7597c5718684f7480df554c580f4">u64</a>;
<a name="l02253"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html">02253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html">cvmx_dfm_rlevel_ctl_s</a> {
<a name="l02254"></a>02254 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02255"></a>02255 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#aa88dddc4f05928464ad56fb94f38614e">reserved_22_63</a>               : 42;
<a name="l02256"></a>02256     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a69d46a3165eafc1bcdba4433ee3f1340">delay_unload_3</a>               : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle later</span>
<a name="l02257"></a>02257 <span class="comment">                                                         during read-leveling if DFM_RLEVEL_RANKi[BYTE*&lt;1:0&gt;] = 3</span>
<a name="l02258"></a>02258 <span class="comment">                                                         DELAY_UNLOAD_3 should normally be set, particularly at higher speeds. */</span>
<a name="l02259"></a>02259     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#aed0648d35a23b881424b75393ef3c92b">delay_unload_2</a>               : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle later</span>
<a name="l02260"></a>02260 <span class="comment">                                                         during read-leveling if DFM_RLEVEL_RANKi[BYTE*&lt;1:0&gt;] = 2</span>
<a name="l02261"></a>02261 <span class="comment">                                                         DELAY_UNLOAD_2 should normally not be set. */</span>
<a name="l02262"></a>02262     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a5148a2a7b11d8bdcae02b074d6579e3f">delay_unload_1</a>               : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle later</span>
<a name="l02263"></a>02263 <span class="comment">                                                         during read-leveling if DFM_RLEVEL_RANKi[BYTE*&lt;1:0&gt;] = 1</span>
<a name="l02264"></a>02264 <span class="comment">                                                         DELAY_UNLOAD_1 should normally not be set. */</span>
<a name="l02265"></a>02265     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a2ee90d7c0dc7e41de99776b25e42ea70">delay_unload_0</a>               : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle later</span>
<a name="l02266"></a>02266 <span class="comment">                                                         during read-leveling if DFM_RLEVEL_RANKi[BYTE*&lt;1:0&gt;] = 0</span>
<a name="l02267"></a>02267 <span class="comment">                                                         DELAY_UNLOAD_0 should normally not be set. */</span>
<a name="l02268"></a>02268     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a7a2154f9ee8136177b40099b40962197">bitmask</a>                      : 8;  <span class="comment">/**&lt; Mask to select bit lanes on which read-leveling</span>
<a name="l02269"></a>02269 <span class="comment">                                                         feedback is returned when OR_DIS is set to 1 */</span>
<a name="l02270"></a>02270     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#afc079aeb53a3dcea1a574ec47c33d510">or_dis</a>                       : 1;  <span class="comment">/**&lt; Disable or&apos;ing of bits in a byte lane when computing</span>
<a name="l02271"></a>02271 <span class="comment">                                                         the read-leveling bitmask</span>
<a name="l02272"></a>02272 <span class="comment">                                                         OR_DIS should normally not be set. */</span>
<a name="l02273"></a>02273     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a3a78256a21f5284900e4ec32007f3833">offset_en</a>                    : 1;  <span class="comment">/**&lt; Use DFM_RLEVEL_CTL[OFFSET] to calibrate read</span>
<a name="l02274"></a>02274 <span class="comment">                                                         level dskew settings */</span>
<a name="l02275"></a>02275     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a2913a2a6a213e42f10004fef07da2da6">offset</a>                       : 4;  <span class="comment">/**&lt; Pick final_setting-offset (if set) for the read level</span>
<a name="l02276"></a>02276 <span class="comment">                                                         deskew setting instead of the middle of the largest</span>
<a name="l02277"></a>02277 <span class="comment">                                                         contiguous sequence of 1&apos;s in the bitmask */</span>
<a name="l02278"></a>02278     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a15841a96714b85ce593e9cc4bcf6c0a3">byte</a>                         : 4;  <span class="comment">/**&lt; 0 &lt;= BYTE &lt;= 1</span>
<a name="l02279"></a>02279 <span class="comment">                                                         Byte index for which bitmask results are saved</span>
<a name="l02280"></a>02280 <span class="comment">                                                         in DFM_RLEVEL_DBG */</span>
<a name="l02281"></a>02281 <span class="preprocessor">#else</span>
<a name="l02282"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a15841a96714b85ce593e9cc4bcf6c0a3">02282</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a15841a96714b85ce593e9cc4bcf6c0a3">byte</a>                         : 4;
<a name="l02283"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a2913a2a6a213e42f10004fef07da2da6">02283</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a2913a2a6a213e42f10004fef07da2da6">offset</a>                       : 4;
<a name="l02284"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a3a78256a21f5284900e4ec32007f3833">02284</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a3a78256a21f5284900e4ec32007f3833">offset_en</a>                    : 1;
<a name="l02285"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#afc079aeb53a3dcea1a574ec47c33d510">02285</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#afc079aeb53a3dcea1a574ec47c33d510">or_dis</a>                       : 1;
<a name="l02286"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a7a2154f9ee8136177b40099b40962197">02286</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a7a2154f9ee8136177b40099b40962197">bitmask</a>                      : 8;
<a name="l02287"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a2ee90d7c0dc7e41de99776b25e42ea70">02287</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a2ee90d7c0dc7e41de99776b25e42ea70">delay_unload_0</a>               : 1;
<a name="l02288"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a5148a2a7b11d8bdcae02b074d6579e3f">02288</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a5148a2a7b11d8bdcae02b074d6579e3f">delay_unload_1</a>               : 1;
<a name="l02289"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#aed0648d35a23b881424b75393ef3c92b">02289</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#aed0648d35a23b881424b75393ef3c92b">delay_unload_2</a>               : 1;
<a name="l02290"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a69d46a3165eafc1bcdba4433ee3f1340">02290</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#a69d46a3165eafc1bcdba4433ee3f1340">delay_unload_3</a>               : 1;
<a name="l02291"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#aa88dddc4f05928464ad56fb94f38614e">02291</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html#aa88dddc4f05928464ad56fb94f38614e">reserved_22_63</a>               : 42;
<a name="l02292"></a>02292 <span class="preprocessor">#endif</span>
<a name="l02293"></a>02293 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__rlevel__ctl.html#a45274ae56d90e0fbd3db4b511abe8797">s</a>;
<a name="l02294"></a><a class="code" href="unioncvmx__dfm__rlevel__ctl.html#a54610225ffa031fe7e7a71a28466e890">02294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html">cvmx_dfm_rlevel_ctl_s</a>          <a class="code" href="unioncvmx__dfm__rlevel__ctl.html#a54610225ffa031fe7e7a71a28466e890">cn63xx</a>;
<a name="l02295"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__cn63xxp1.html">02295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__cn63xxp1.html">cvmx_dfm_rlevel_ctl_cn63xxp1</a> {
<a name="l02296"></a>02296 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02297"></a>02297 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__cn63xxp1.html#ac277c6c9e1cded9a7021bb704f68c15b">reserved_9_63</a>                : 55;
<a name="l02298"></a>02298     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__cn63xxp1.html#a0b0970b89196e741afaa30c854cbc7c4">offset_en</a>                    : 1;  <span class="comment">/**&lt; Use DFM_RLEVEL_CTL[OFFSET] to calibrate read</span>
<a name="l02299"></a>02299 <span class="comment">                                                         level dskew settings */</span>
<a name="l02300"></a>02300     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__cn63xxp1.html#ae48c738d6f8c84ea4eb05a17a99321d9">offset</a>                       : 4;  <span class="comment">/**&lt; Pick final_setting-offset (if set) for the read level</span>
<a name="l02301"></a>02301 <span class="comment">                                                         deskew setting instead of the middle of the largest</span>
<a name="l02302"></a>02302 <span class="comment">                                                         contiguous sequence of 1&apos;s in the bitmask */</span>
<a name="l02303"></a>02303     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__cn63xxp1.html#a6ddd256103293497f73fc3ac30e3629f">byte</a>                         : 4;  <span class="comment">/**&lt; 0 &lt;= BYTE &lt;= 1</span>
<a name="l02304"></a>02304 <span class="comment">                                                         Byte index for which bitmask results are saved</span>
<a name="l02305"></a>02305 <span class="comment">                                                         in DFM_RLEVEL_DBG */</span>
<a name="l02306"></a>02306 <span class="preprocessor">#else</span>
<a name="l02307"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__cn63xxp1.html#a6ddd256103293497f73fc3ac30e3629f">02307</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__cn63xxp1.html#a6ddd256103293497f73fc3ac30e3629f">byte</a>                         : 4;
<a name="l02308"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__cn63xxp1.html#ae48c738d6f8c84ea4eb05a17a99321d9">02308</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__cn63xxp1.html#ae48c738d6f8c84ea4eb05a17a99321d9">offset</a>                       : 4;
<a name="l02309"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__cn63xxp1.html#a0b0970b89196e741afaa30c854cbc7c4">02309</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__cn63xxp1.html#a0b0970b89196e741afaa30c854cbc7c4">offset_en</a>                    : 1;
<a name="l02310"></a><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__cn63xxp1.html#ac277c6c9e1cded9a7021bb704f68c15b">02310</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__cn63xxp1.html#ac277c6c9e1cded9a7021bb704f68c15b">reserved_9_63</a>                : 55;
<a name="l02311"></a>02311 <span class="preprocessor">#endif</span>
<a name="l02312"></a>02312 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__rlevel__ctl.html#aa358b121bd1b72401856ba39f05c5067">cn63xxp1</a>;
<a name="l02313"></a><a class="code" href="unioncvmx__dfm__rlevel__ctl.html#a5f3ab94b33f6636d6a1dac48803e626a">02313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rlevel__ctl_1_1cvmx__dfm__rlevel__ctl__s.html">cvmx_dfm_rlevel_ctl_s</a>          <a class="code" href="unioncvmx__dfm__rlevel__ctl.html#a5f3ab94b33f6636d6a1dac48803e626a">cn66xx</a>;
<a name="l02314"></a>02314 };
<a name="l02315"></a><a class="code" href="cvmx-dfm-defs_8h.html#a49fd49b136445c5f4c37b188961c0596">02315</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__rlevel__ctl.html" title="cvmx_dfm_rlevel_ctl">cvmx_dfm_rlevel_ctl</a> <a class="code" href="unioncvmx__dfm__rlevel__ctl.html" title="cvmx_dfm_rlevel_ctl">cvmx_dfm_rlevel_ctl_t</a>;
<a name="l02316"></a>02316 <span class="comment"></span>
<a name="l02317"></a>02317 <span class="comment">/**</span>
<a name="l02318"></a>02318 <span class="comment"> * cvmx_dfm_rlevel_dbg</span>
<a name="l02319"></a>02319 <span class="comment"> *</span>
<a name="l02320"></a>02320 <span class="comment"> * Notes:</span>
<a name="l02321"></a>02321 <span class="comment"> * A given read of DFM_RLEVEL_DBG returns the read-leveling pass/fail results for all possible</span>
<a name="l02322"></a>02322 <span class="comment"> * delay settings (i.e. the BITMASK) for only one byte in the last rank that the HW read-leveled.</span>
<a name="l02323"></a>02323 <span class="comment"> * DFM_RLEVEL_CTL[BYTE] selects the particular byte.</span>
<a name="l02324"></a>02324 <span class="comment"> * To get these pass/fail results for another different rank, you must run the hardware read-leveling</span>
<a name="l02325"></a>02325 <span class="comment"> * again. For example, it is possible to get the BITMASK results for every byte of every rank</span>
<a name="l02326"></a>02326 <span class="comment"> * if you run read-leveling separately for each rank, probing DFM_RLEVEL_DBG between each</span>
<a name="l02327"></a>02327 <span class="comment"> * read-leveling.</span>
<a name="l02328"></a>02328 <span class="comment"> */</span>
<a name="l02329"></a><a class="code" href="unioncvmx__dfm__rlevel__dbg.html">02329</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__rlevel__dbg.html" title="cvmx_dfm_rlevel_dbg">cvmx_dfm_rlevel_dbg</a> {
<a name="l02330"></a><a class="code" href="unioncvmx__dfm__rlevel__dbg.html#a4cbe0a0f4f53dbad9042c5706d496cca">02330</a>     uint64_t <a class="code" href="unioncvmx__dfm__rlevel__dbg.html#a4cbe0a0f4f53dbad9042c5706d496cca">u64</a>;
<a name="l02331"></a><a class="code" href="structcvmx__dfm__rlevel__dbg_1_1cvmx__dfm__rlevel__dbg__s.html">02331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rlevel__dbg_1_1cvmx__dfm__rlevel__dbg__s.html">cvmx_dfm_rlevel_dbg_s</a> {
<a name="l02332"></a>02332 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02333"></a>02333 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__rlevel__dbg_1_1cvmx__dfm__rlevel__dbg__s.html#a831cc750fc138be4acd6e124a7a16386">bitmask</a>                      : 64; <span class="comment">/**&lt; Bitmask generated during deskew settings sweep</span>
<a name="l02334"></a>02334 <span class="comment">                                                         BITMASK[n]=0 means deskew setting n failed</span>
<a name="l02335"></a>02335 <span class="comment">                                                         BITMASK[n]=1 means deskew setting n passed</span>
<a name="l02336"></a>02336 <span class="comment">                                                         for 0 &lt;= n &lt;= 63 */</span>
<a name="l02337"></a>02337 <span class="preprocessor">#else</span>
<a name="l02338"></a><a class="code" href="structcvmx__dfm__rlevel__dbg_1_1cvmx__dfm__rlevel__dbg__s.html#a831cc750fc138be4acd6e124a7a16386">02338</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__rlevel__dbg_1_1cvmx__dfm__rlevel__dbg__s.html#a831cc750fc138be4acd6e124a7a16386">bitmask</a>                      : 64;
<a name="l02339"></a>02339 <span class="preprocessor">#endif</span>
<a name="l02340"></a>02340 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__rlevel__dbg.html#ab3e8c25d4b9ff0145cf18f3c5134f217">s</a>;
<a name="l02341"></a><a class="code" href="unioncvmx__dfm__rlevel__dbg.html#ad9e675b25573c562be465024a2bffc86">02341</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rlevel__dbg_1_1cvmx__dfm__rlevel__dbg__s.html">cvmx_dfm_rlevel_dbg_s</a>          <a class="code" href="unioncvmx__dfm__rlevel__dbg.html#ad9e675b25573c562be465024a2bffc86">cn63xx</a>;
<a name="l02342"></a><a class="code" href="unioncvmx__dfm__rlevel__dbg.html#a8a606e4cf2cb0a3207deb1eee54be921">02342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rlevel__dbg_1_1cvmx__dfm__rlevel__dbg__s.html">cvmx_dfm_rlevel_dbg_s</a>          <a class="code" href="unioncvmx__dfm__rlevel__dbg.html#a8a606e4cf2cb0a3207deb1eee54be921">cn63xxp1</a>;
<a name="l02343"></a><a class="code" href="unioncvmx__dfm__rlevel__dbg.html#a60399013bab76ceec06beb2d412561db">02343</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rlevel__dbg_1_1cvmx__dfm__rlevel__dbg__s.html">cvmx_dfm_rlevel_dbg_s</a>          <a class="code" href="unioncvmx__dfm__rlevel__dbg.html#a60399013bab76ceec06beb2d412561db">cn66xx</a>;
<a name="l02344"></a>02344 };
<a name="l02345"></a><a class="code" href="cvmx-dfm-defs_8h.html#a32c45ee7714de4b679ab7f8240515c38">02345</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__rlevel__dbg.html" title="cvmx_dfm_rlevel_dbg">cvmx_dfm_rlevel_dbg</a> <a class="code" href="unioncvmx__dfm__rlevel__dbg.html" title="cvmx_dfm_rlevel_dbg">cvmx_dfm_rlevel_dbg_t</a>;
<a name="l02346"></a>02346 <span class="comment"></span>
<a name="l02347"></a>02347 <span class="comment">/**</span>
<a name="l02348"></a>02348 <span class="comment"> * cvmx_dfm_rlevel_rank#</span>
<a name="l02349"></a>02349 <span class="comment"> *</span>
<a name="l02350"></a>02350 <span class="comment"> * Notes:</span>
<a name="l02351"></a>02351 <span class="comment"> * This is TWO CSRs per DFM, one per each rank.</span>
<a name="l02352"></a>02352 <span class="comment"> *</span>
<a name="l02353"></a>02353 <span class="comment"> * Deskew setting is measured in units of 1/4 FCLK, so the above BYTE* values can range over 16 FCLKs.</span>
<a name="l02354"></a>02354 <span class="comment"> *</span>
<a name="l02355"></a>02355 <span class="comment"> * Each CSR is written by HW during a read-leveling sequence for the rank. (HW sets STATUS==3 after HW read-leveling completes for the rank.)</span>
<a name="l02356"></a>02356 <span class="comment"> * If HW is unable to find a match per DFM_RLEVEL_CTL[OFFSET_EN] and DFM_RLEVEL_CTL[OFFSET], then HW will set DFM_RLEVEL_RANKn[BYTE*&lt;5:0&gt;]</span>
<a name="l02357"></a>02357 <span class="comment"> * to 0.</span>
<a name="l02358"></a>02358 <span class="comment"> *</span>
<a name="l02359"></a>02359 <span class="comment"> * Each CSR may also be written by SW, but not while a read-leveling sequence is in progress. (HW sets STATUS==1 after a CSR write.)</span>
<a name="l02360"></a>02360 <span class="comment"> *</span>
<a name="l02361"></a>02361 <span class="comment"> * SW initiates a HW read-leveling sequence by programming DFM_RLEVEL_CTL and writing INIT_START=1 with SEQUENCE=1 in DFM_CONFIG.</span>
<a name="l02362"></a>02362 <span class="comment"> * See DFM_RLEVEL_CTL.</span>
<a name="l02363"></a>02363 <span class="comment"> */</span>
<a name="l02364"></a><a class="code" href="unioncvmx__dfm__rlevel__rankx.html">02364</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__rlevel__rankx.html" title="cvmx_dfm_rlevel_rank#">cvmx_dfm_rlevel_rankx</a> {
<a name="l02365"></a><a class="code" href="unioncvmx__dfm__rlevel__rankx.html#aa5bd2cb17fc2bcdee6ae1f25867dcd9c">02365</a>     uint64_t <a class="code" href="unioncvmx__dfm__rlevel__rankx.html#aa5bd2cb17fc2bcdee6ae1f25867dcd9c">u64</a>;
<a name="l02366"></a><a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html">02366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html">cvmx_dfm_rlevel_rankx_s</a> {
<a name="l02367"></a>02367 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02368"></a>02368 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#a9a46e5c76806e138ca1c20f3591cca6b">reserved_56_63</a>               : 8;
<a name="l02369"></a>02369     uint64_t <a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#a1d7ddb9b4078dfacb76152dfbe4578f1">status</a>                       : 2;  <span class="comment">/**&lt; Indicates status of the read-levelling and where</span>
<a name="l02370"></a>02370 <span class="comment">                                                         the BYTE* programmings in &lt;35:0&gt; came from:</span>
<a name="l02371"></a>02371 <span class="comment">                                                         0 = BYTE* values are their reset value</span>
<a name="l02372"></a>02372 <span class="comment">                                                         1 = BYTE* values were set via a CSR write to this register</span>
<a name="l02373"></a>02373 <span class="comment">                                                         2 = read-leveling sequence currently in progress (BYTE* values are unpredictable)</span>
<a name="l02374"></a>02374 <span class="comment">                                                         3 = BYTE* values came from a complete read-leveling sequence */</span>
<a name="l02375"></a>02375     uint64_t <a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#ab080b7bf86f9ba160b4775360a9b5f0f">reserved_12_53</a>               : 42;
<a name="l02376"></a>02376     uint64_t <a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#a278663654cdaa4b393243d5efaba7001">byte1</a>                        : 6;  <span class="comment">/**&lt; Deskew setting */</span>
<a name="l02377"></a>02377     uint64_t <a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#a5e631a7d038f95297f14308158f571ac">byte0</a>                        : 6;  <span class="comment">/**&lt; Deskew setting */</span>
<a name="l02378"></a>02378 <span class="preprocessor">#else</span>
<a name="l02379"></a><a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#a5e631a7d038f95297f14308158f571ac">02379</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#a5e631a7d038f95297f14308158f571ac">byte0</a>                        : 6;
<a name="l02380"></a><a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#a278663654cdaa4b393243d5efaba7001">02380</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#a278663654cdaa4b393243d5efaba7001">byte1</a>                        : 6;
<a name="l02381"></a><a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#ab080b7bf86f9ba160b4775360a9b5f0f">02381</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#ab080b7bf86f9ba160b4775360a9b5f0f">reserved_12_53</a>               : 42;
<a name="l02382"></a><a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#a1d7ddb9b4078dfacb76152dfbe4578f1">02382</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#a1d7ddb9b4078dfacb76152dfbe4578f1">status</a>                       : 2;
<a name="l02383"></a><a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#a9a46e5c76806e138ca1c20f3591cca6b">02383</a>     uint64_t <a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html#a9a46e5c76806e138ca1c20f3591cca6b">reserved_56_63</a>               : 8;
<a name="l02384"></a>02384 <span class="preprocessor">#endif</span>
<a name="l02385"></a>02385 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__rlevel__rankx.html#a2e7cf03285985163b2430cd700ef3bcc">s</a>;
<a name="l02386"></a><a class="code" href="unioncvmx__dfm__rlevel__rankx.html#aee5431f1a32aa8b518e9dabfc382f556">02386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html">cvmx_dfm_rlevel_rankx_s</a>        <a class="code" href="unioncvmx__dfm__rlevel__rankx.html#aee5431f1a32aa8b518e9dabfc382f556">cn63xx</a>;
<a name="l02387"></a><a class="code" href="unioncvmx__dfm__rlevel__rankx.html#ac58490adfd168de3dacf60048842c992">02387</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html">cvmx_dfm_rlevel_rankx_s</a>        <a class="code" href="unioncvmx__dfm__rlevel__rankx.html#ac58490adfd168de3dacf60048842c992">cn63xxp1</a>;
<a name="l02388"></a><a class="code" href="unioncvmx__dfm__rlevel__rankx.html#a41b48f5727c8de5fca86807ff03be539">02388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rlevel__rankx_1_1cvmx__dfm__rlevel__rankx__s.html">cvmx_dfm_rlevel_rankx_s</a>        <a class="code" href="unioncvmx__dfm__rlevel__rankx.html#a41b48f5727c8de5fca86807ff03be539">cn66xx</a>;
<a name="l02389"></a>02389 };
<a name="l02390"></a><a class="code" href="cvmx-dfm-defs_8h.html#ad42ca9f644027f68fd73ebf0151b3cf2">02390</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__rlevel__rankx.html" title="cvmx_dfm_rlevel_rank#">cvmx_dfm_rlevel_rankx</a> <a class="code" href="unioncvmx__dfm__rlevel__rankx.html" title="cvmx_dfm_rlevel_rank#">cvmx_dfm_rlevel_rankx_t</a>;
<a name="l02391"></a>02391 <span class="comment"></span>
<a name="l02392"></a>02392 <span class="comment">/**</span>
<a name="l02393"></a>02393 <span class="comment"> * cvmx_dfm_rodt_mask</span>
<a name="l02394"></a>02394 <span class="comment"> *</span>
<a name="l02395"></a>02395 <span class="comment"> * DFM_RODT_MASK = DFM Read OnDieTermination mask</span>
<a name="l02396"></a>02396 <span class="comment"> * System designers may desire to terminate DQ/DQS/DM lines for higher frequency DDR operations</span>
<a name="l02397"></a>02397 <span class="comment"> * especially on a multi-rank system. DDR3 DQ/DM/DQS I/O&apos;s have built in</span>
<a name="l02398"></a>02398 <span class="comment"> * Termination resistor that can be turned on or off by the controller, after meeting tAOND and tAOF</span>
<a name="l02399"></a>02399 <span class="comment"> * timing requirements. Each Rank has its own ODT pin that fans out to all the memory parts</span>
<a name="l02400"></a>02400 <span class="comment"> * in that rank. System designers may prefer different combinations of ODT ON&apos;s for reads</span>
<a name="l02401"></a>02401 <span class="comment"> * into different ranks. Octeon supports full programmability by way of the mask register below.</span>
<a name="l02402"></a>02402 <span class="comment"> * Each Rank position has its own 8-bit programmable field.</span>
<a name="l02403"></a>02403 <span class="comment"> * When the controller does a read to that rank, it sets the 4 ODT pins to the MASK pins below.</span>
<a name="l02404"></a>02404 <span class="comment"> * For eg., When doing a read into Rank0, a system designer may desire to terminate the lines</span>
<a name="l02405"></a>02405 <span class="comment"> * with the resistor on Dimm0/Rank1. The mask RODT_D0_R0 would then be [00000010].</span>
<a name="l02406"></a>02406 <span class="comment"> * Octeon drives the appropriate mask values on the ODT pins by default. If this feature is not</span>
<a name="l02407"></a>02407 <span class="comment"> * required, write 0 in this register. Note that, as per the DDR3 specifications, the ODT pin</span>
<a name="l02408"></a>02408 <span class="comment"> * for the rank that is being read should always be 0.</span>
<a name="l02409"></a>02409 <span class="comment"> *</span>
<a name="l02410"></a>02410 <span class="comment"> * Notes:</span>
<a name="l02411"></a>02411 <span class="comment"> * - Notice that when there is only one rank, all valid fields must be zero.  This is because there is no</span>
<a name="l02412"></a>02412 <span class="comment"> * &quot;other&quot; rank to terminate lines for.  Read ODT is meant for multirank systems.</span>
<a name="l02413"></a>02413 <span class="comment"> * - For a two rank system and a read op to rank0: use RODT_D0_R0&lt;1&gt; to terminate lines on rank1.</span>
<a name="l02414"></a>02414 <span class="comment"> * - For a two rank system and a read op to rank1: use RODT_D0_R1&lt;0&gt; to terminate lines on rank0.</span>
<a name="l02415"></a>02415 <span class="comment"> * - Therefore, when a given RANK is selected, the RODT mask for that RANK is used.</span>
<a name="l02416"></a>02416 <span class="comment"> *</span>
<a name="l02417"></a>02417 <span class="comment"> * DFM always reads 128-bit words independently via one read CAS operation per word.</span>
<a name="l02418"></a>02418 <span class="comment"> * When a RODT mask bit is set, DFM asserts the OCTEON ODT output</span>
<a name="l02419"></a>02419 <span class="comment"> * pin(s) starting (CL - CWL) CK&apos;s after the read CAS operation. Then, OCTEON</span>
<a name="l02420"></a>02420 <span class="comment"> * normally continues to assert the ODT output pin(s) for 5+DFM_CONTROL[RODT_BPRCH] more CK&apos;s</span>
<a name="l02421"></a>02421 <span class="comment"> * - for a total of 6+DFM_CONTROL[RODT_BPRCH] CK&apos;s for the entire 128-bit read -</span>
<a name="l02422"></a>02422 <span class="comment"> * satisfying the 6 CK DDR3 ODTH8 requirements.</span>
<a name="l02423"></a>02423 <span class="comment"> *</span>
<a name="l02424"></a>02424 <span class="comment"> * But it is possible for OCTEON to issue two 128-bit reads separated by as few as</span>
<a name="l02425"></a>02425 <span class="comment"> * RtR = 4 or 5 (6 if DFM_CONTROL[RODT_BPRCH]=1) CK&apos;s. In that case, OCTEON asserts the ODT output pin(s)</span>
<a name="l02426"></a>02426 <span class="comment"> * for the RODT mask of the first 128-bit read for RtR CK&apos;s, then asserts</span>
<a name="l02427"></a>02427 <span class="comment"> * the ODT output pin(s) for the RODT mask of the second 128-bit read for 6+DFM_CONTROL[RODT_BPRCH] CK&apos;s</span>
<a name="l02428"></a>02428 <span class="comment"> * (or less if a third 128-bit read follows within 4 or 5 (or 6) CK&apos;s of this second 128-bit read).</span>
<a name="l02429"></a>02429 <span class="comment"> * Note that it may be necessary to force DFM to space back-to-back 128-bit reads</span>
<a name="l02430"></a>02430 <span class="comment"> * to different ranks apart by at least 6+DFM_CONTROL[RODT_BPRCH] CK&apos;s to prevent DDR3 ODTH8 violations.</span>
<a name="l02431"></a>02431 <span class="comment"> */</span>
<a name="l02432"></a><a class="code" href="unioncvmx__dfm__rodt__mask.html">02432</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__rodt__mask.html" title="cvmx_dfm_rodt_mask">cvmx_dfm_rodt_mask</a> {
<a name="l02433"></a><a class="code" href="unioncvmx__dfm__rodt__mask.html#a2eb7cb39c8d5e932fc4d3456332a8b0a">02433</a>     uint64_t <a class="code" href="unioncvmx__dfm__rodt__mask.html#a2eb7cb39c8d5e932fc4d3456332a8b0a">u64</a>;
<a name="l02434"></a><a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html">02434</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html">cvmx_dfm_rodt_mask_s</a> {
<a name="l02435"></a>02435 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02436"></a>02436 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#ab970c93a2e2077e6987fc8eb26846936">rodt_d3_r1</a>                   : 8;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l02437"></a>02437     uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#ae18c2abab729f724eaab261f04e4ba75">rodt_d3_r0</a>                   : 8;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l02438"></a>02438     uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#af14417b263b8e35f3be5428712ad5c34">rodt_d2_r1</a>                   : 8;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l02439"></a>02439     uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#ae135c9b8135512707bc6c6d306caa994">rodt_d2_r0</a>                   : 8;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l02440"></a>02440     uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#a69715217d96a49d36583ad2e76b29242">rodt_d1_r1</a>                   : 8;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l02441"></a>02441     uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#a3aa0a438a319517e24c04c0e6c5ab0ce">rodt_d1_r0</a>                   : 8;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l02442"></a>02442     uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#ac6e31bb0f998a6750697c91b46a15ce3">rodt_d0_r1</a>                   : 8;  <span class="comment">/**&lt; Read ODT mask RANK1</span>
<a name="l02443"></a>02443 <span class="comment">                                                         RODT_D0_R1&lt;7:1&gt; must be zero in all cases.</span>
<a name="l02444"></a>02444 <span class="comment">                                                         RODT_D0_R1&lt;0&gt; must also be zero if RANK_ENA is not set. */</span>
<a name="l02445"></a>02445     uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#a1c9b943a2f467e31fe463930ed446590">rodt_d0_r0</a>                   : 8;  <span class="comment">/**&lt; Read ODT mask RANK0</span>
<a name="l02446"></a>02446 <span class="comment">                                                         RODT_D0_R0&lt;7:2,0&gt; must be zero in all cases.</span>
<a name="l02447"></a>02447 <span class="comment">                                                         RODT_D0_R0&lt;1&gt; must also be zero if RANK_ENA is not set. */</span>
<a name="l02448"></a>02448 <span class="preprocessor">#else</span>
<a name="l02449"></a><a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#a1c9b943a2f467e31fe463930ed446590">02449</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#a1c9b943a2f467e31fe463930ed446590">rodt_d0_r0</a>                   : 8;
<a name="l02450"></a><a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#ac6e31bb0f998a6750697c91b46a15ce3">02450</a>     uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#ac6e31bb0f998a6750697c91b46a15ce3">rodt_d0_r1</a>                   : 8;
<a name="l02451"></a><a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#a3aa0a438a319517e24c04c0e6c5ab0ce">02451</a>     uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#a3aa0a438a319517e24c04c0e6c5ab0ce">rodt_d1_r0</a>                   : 8;
<a name="l02452"></a><a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#a69715217d96a49d36583ad2e76b29242">02452</a>     uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#a69715217d96a49d36583ad2e76b29242">rodt_d1_r1</a>                   : 8;
<a name="l02453"></a><a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#ae135c9b8135512707bc6c6d306caa994">02453</a>     uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#ae135c9b8135512707bc6c6d306caa994">rodt_d2_r0</a>                   : 8;
<a name="l02454"></a><a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#af14417b263b8e35f3be5428712ad5c34">02454</a>     uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#af14417b263b8e35f3be5428712ad5c34">rodt_d2_r1</a>                   : 8;
<a name="l02455"></a><a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#ae18c2abab729f724eaab261f04e4ba75">02455</a>     uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#ae18c2abab729f724eaab261f04e4ba75">rodt_d3_r0</a>                   : 8;
<a name="l02456"></a><a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#ab970c93a2e2077e6987fc8eb26846936">02456</a>     uint64_t <a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html#ab970c93a2e2077e6987fc8eb26846936">rodt_d3_r1</a>                   : 8;
<a name="l02457"></a>02457 <span class="preprocessor">#endif</span>
<a name="l02458"></a>02458 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__rodt__mask.html#ab3f3bbf7aced4a68a04e60a251bf3850">s</a>;
<a name="l02459"></a><a class="code" href="unioncvmx__dfm__rodt__mask.html#ab942bbbd6a6c2cce7c0854b6779b8ef8">02459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html">cvmx_dfm_rodt_mask_s</a>           <a class="code" href="unioncvmx__dfm__rodt__mask.html#ab942bbbd6a6c2cce7c0854b6779b8ef8">cn63xx</a>;
<a name="l02460"></a><a class="code" href="unioncvmx__dfm__rodt__mask.html#a0b31fd290d29f55817fda05f78b696d7">02460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html">cvmx_dfm_rodt_mask_s</a>           <a class="code" href="unioncvmx__dfm__rodt__mask.html#a0b31fd290d29f55817fda05f78b696d7">cn63xxp1</a>;
<a name="l02461"></a><a class="code" href="unioncvmx__dfm__rodt__mask.html#a29ea5535a050229a678730ea51bbd700">02461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__rodt__mask_1_1cvmx__dfm__rodt__mask__s.html">cvmx_dfm_rodt_mask_s</a>           <a class="code" href="unioncvmx__dfm__rodt__mask.html#a29ea5535a050229a678730ea51bbd700">cn66xx</a>;
<a name="l02462"></a>02462 };
<a name="l02463"></a><a class="code" href="cvmx-dfm-defs_8h.html#ad612b5d04f0324b3c11f1942399cbcf5">02463</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__rodt__mask.html" title="cvmx_dfm_rodt_mask">cvmx_dfm_rodt_mask</a> <a class="code" href="unioncvmx__dfm__rodt__mask.html" title="cvmx_dfm_rodt_mask">cvmx_dfm_rodt_mask_t</a>;
<a name="l02464"></a>02464 <span class="comment"></span>
<a name="l02465"></a>02465 <span class="comment">/**</span>
<a name="l02466"></a>02466 <span class="comment"> * cvmx_dfm_slot_ctl0</span>
<a name="l02467"></a>02467 <span class="comment"> *</span>
<a name="l02468"></a>02468 <span class="comment"> * DFM_SLOT_CTL0 = DFM Slot Control0</span>
<a name="l02469"></a>02469 <span class="comment"> * This register is an assortment of various control fields needed by the memory controller</span>
<a name="l02470"></a>02470 <span class="comment"> *</span>
<a name="l02471"></a>02471 <span class="comment"> * Notes:</span>
<a name="l02472"></a>02472 <span class="comment"> * HW will update this register if SW has not previously written to it and when any of DFM_RLEVEL_RANKn, DFM_WLEVEL_RANKn, DFM_CONTROL and</span>
<a name="l02473"></a>02473 <span class="comment"> * DFM_MODEREG_PARAMS0 change.Ideally, this register should only be read after DFM has been initialized and DFM_RLEVEL_RANKn, DFM_WLEVEL_RANKn</span>
<a name="l02474"></a>02474 <span class="comment"> * have valid data.</span>
<a name="l02475"></a>02475 <span class="comment"> * R2W_INIT has 1 extra CK cycle built in for odt settling/channel turnaround time.</span>
<a name="l02476"></a>02476 <span class="comment"> */</span>
<a name="l02477"></a><a class="code" href="unioncvmx__dfm__slot__ctl0.html">02477</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__slot__ctl0.html" title="cvmx_dfm_slot_ctl0">cvmx_dfm_slot_ctl0</a> {
<a name="l02478"></a><a class="code" href="unioncvmx__dfm__slot__ctl0.html#a1d05bda8508cd2d767c851a29150846d">02478</a>     uint64_t <a class="code" href="unioncvmx__dfm__slot__ctl0.html#a1d05bda8508cd2d767c851a29150846d">u64</a>;
<a name="l02479"></a><a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html">02479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html">cvmx_dfm_slot_ctl0_s</a> {
<a name="l02480"></a>02480 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02481"></a>02481 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#affd2ca73d61c7af805ec0b08867e34f7">reserved_24_63</a>               : 40;
<a name="l02482"></a>02482     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#a12f37c6109695af20c70bb9e724eda8a">w2w_init</a>                     : 6;  <span class="comment">/**&lt; Write-to-write spacing control</span>
<a name="l02483"></a>02483 <span class="comment">                                                         for back to back accesses to the same rank and dimm */</span>
<a name="l02484"></a>02484     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#a9a219f94e98e680a4c8298e0dc4fbb17">w2r_init</a>                     : 6;  <span class="comment">/**&lt; Write-to-read spacing control</span>
<a name="l02485"></a>02485 <span class="comment">                                                         for back to back accesses to the same rank and dimm */</span>
<a name="l02486"></a>02486     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#a9265c1fcb38a8f2d7b2a8c7fb76468cc">r2w_init</a>                     : 6;  <span class="comment">/**&lt; Read-to-write spacing control</span>
<a name="l02487"></a>02487 <span class="comment">                                                         for back to back accesses to the same rank and dimm */</span>
<a name="l02488"></a>02488     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#a22476b700fd47c60112fa53a0b733a20">r2r_init</a>                     : 6;  <span class="comment">/**&lt; Read-to-read spacing control</span>
<a name="l02489"></a>02489 <span class="comment">                                                         for back to back accesses to the same rank and dimm */</span>
<a name="l02490"></a>02490 <span class="preprocessor">#else</span>
<a name="l02491"></a><a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#a22476b700fd47c60112fa53a0b733a20">02491</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#a22476b700fd47c60112fa53a0b733a20">r2r_init</a>                     : 6;
<a name="l02492"></a><a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#a9265c1fcb38a8f2d7b2a8c7fb76468cc">02492</a>     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#a9265c1fcb38a8f2d7b2a8c7fb76468cc">r2w_init</a>                     : 6;
<a name="l02493"></a><a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#a9a219f94e98e680a4c8298e0dc4fbb17">02493</a>     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#a9a219f94e98e680a4c8298e0dc4fbb17">w2r_init</a>                     : 6;
<a name="l02494"></a><a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#a12f37c6109695af20c70bb9e724eda8a">02494</a>     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#a12f37c6109695af20c70bb9e724eda8a">w2w_init</a>                     : 6;
<a name="l02495"></a><a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#affd2ca73d61c7af805ec0b08867e34f7">02495</a>     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html#affd2ca73d61c7af805ec0b08867e34f7">reserved_24_63</a>               : 40;
<a name="l02496"></a>02496 <span class="preprocessor">#endif</span>
<a name="l02497"></a>02497 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__slot__ctl0.html#af4c393d83b9d84b34bd7b80c11bf6d7e">s</a>;
<a name="l02498"></a><a class="code" href="unioncvmx__dfm__slot__ctl0.html#a1a1202fa4b2ad4509d1e5f77448d35ca">02498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html">cvmx_dfm_slot_ctl0_s</a>           <a class="code" href="unioncvmx__dfm__slot__ctl0.html#a1a1202fa4b2ad4509d1e5f77448d35ca">cn63xx</a>;
<a name="l02499"></a><a class="code" href="unioncvmx__dfm__slot__ctl0.html#a8e822dd56bc7f5d331bf80b389aec116">02499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html">cvmx_dfm_slot_ctl0_s</a>           <a class="code" href="unioncvmx__dfm__slot__ctl0.html#a8e822dd56bc7f5d331bf80b389aec116">cn63xxp1</a>;
<a name="l02500"></a><a class="code" href="unioncvmx__dfm__slot__ctl0.html#a0c80626284e62612e7f418e85510a2ee">02500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__slot__ctl0_1_1cvmx__dfm__slot__ctl0__s.html">cvmx_dfm_slot_ctl0_s</a>           <a class="code" href="unioncvmx__dfm__slot__ctl0.html#a0c80626284e62612e7f418e85510a2ee">cn66xx</a>;
<a name="l02501"></a>02501 };
<a name="l02502"></a><a class="code" href="cvmx-dfm-defs_8h.html#a4becb9aa97bb809f27e64b5fd79fdf55">02502</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__slot__ctl0.html" title="cvmx_dfm_slot_ctl0">cvmx_dfm_slot_ctl0</a> <a class="code" href="unioncvmx__dfm__slot__ctl0.html" title="cvmx_dfm_slot_ctl0">cvmx_dfm_slot_ctl0_t</a>;
<a name="l02503"></a>02503 <span class="comment"></span>
<a name="l02504"></a>02504 <span class="comment">/**</span>
<a name="l02505"></a>02505 <span class="comment"> * cvmx_dfm_slot_ctl1</span>
<a name="l02506"></a>02506 <span class="comment"> *</span>
<a name="l02507"></a>02507 <span class="comment"> * DFM_SLOT_CTL1 = DFM Slot Control1</span>
<a name="l02508"></a>02508 <span class="comment"> * This register is an assortment of various control fields needed by the memory controller</span>
<a name="l02509"></a>02509 <span class="comment"> *</span>
<a name="l02510"></a>02510 <span class="comment"> * Notes:</span>
<a name="l02511"></a>02511 <span class="comment"> * HW will update this register if SW has not previously written to it and when any of DFM_RLEVEL_RANKn, DFM_WLEVEL_RANKn, DFM_CONTROL and</span>
<a name="l02512"></a>02512 <span class="comment"> * DFM_MODEREG_PARAMS0 change.Ideally, this register should only be read after DFM has been initialized and DFM_RLEVEL_RANKn, DFM_WLEVEL_RANKn</span>
<a name="l02513"></a>02513 <span class="comment"> * have valid data.</span>
<a name="l02514"></a>02514 <span class="comment"> * R2W_XRANK_INIT, W2R_XRANK_INIT have 1 extra CK cycle built in for odt settling/channel turnaround time.</span>
<a name="l02515"></a>02515 <span class="comment"> */</span>
<a name="l02516"></a><a class="code" href="unioncvmx__dfm__slot__ctl1.html">02516</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__slot__ctl1.html" title="cvmx_dfm_slot_ctl1">cvmx_dfm_slot_ctl1</a> {
<a name="l02517"></a><a class="code" href="unioncvmx__dfm__slot__ctl1.html#a06c6c235919582e246110a371039e3ee">02517</a>     uint64_t <a class="code" href="unioncvmx__dfm__slot__ctl1.html#a06c6c235919582e246110a371039e3ee">u64</a>;
<a name="l02518"></a><a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html">02518</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html">cvmx_dfm_slot_ctl1_s</a> {
<a name="l02519"></a>02519 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02520"></a>02520 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#aa6cbb0dcfd71ed7247fd193baceb42dc">reserved_24_63</a>               : 40;
<a name="l02521"></a>02521     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#a6e44052345e10bd14075e559e0364d72">w2w_xrank_init</a>               : 6;  <span class="comment">/**&lt; Write-to-write spacing control</span>
<a name="l02522"></a>02522 <span class="comment">                                                         for back to back accesses across ranks of the same dimm */</span>
<a name="l02523"></a>02523     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#a5df1cc6f93cef4b1b705787854040751">w2r_xrank_init</a>               : 6;  <span class="comment">/**&lt; Write-to-read spacing control</span>
<a name="l02524"></a>02524 <span class="comment">                                                         for back to back accesses across ranks of the same dimm */</span>
<a name="l02525"></a>02525     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#ad0a922376aa98094717b8fe6814c8f6c">r2w_xrank_init</a>               : 6;  <span class="comment">/**&lt; Read-to-write spacing control</span>
<a name="l02526"></a>02526 <span class="comment">                                                         for back to back accesses across ranks of the same dimm */</span>
<a name="l02527"></a>02527     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#afe82feb48d2b50ced80c0835d2176815">r2r_xrank_init</a>               : 6;  <span class="comment">/**&lt; Read-to-read spacing control</span>
<a name="l02528"></a>02528 <span class="comment">                                                         for back to back accesses across ranks of the same dimm */</span>
<a name="l02529"></a>02529 <span class="preprocessor">#else</span>
<a name="l02530"></a><a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#afe82feb48d2b50ced80c0835d2176815">02530</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#afe82feb48d2b50ced80c0835d2176815">r2r_xrank_init</a>               : 6;
<a name="l02531"></a><a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#ad0a922376aa98094717b8fe6814c8f6c">02531</a>     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#ad0a922376aa98094717b8fe6814c8f6c">r2w_xrank_init</a>               : 6;
<a name="l02532"></a><a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#a5df1cc6f93cef4b1b705787854040751">02532</a>     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#a5df1cc6f93cef4b1b705787854040751">w2r_xrank_init</a>               : 6;
<a name="l02533"></a><a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#a6e44052345e10bd14075e559e0364d72">02533</a>     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#a6e44052345e10bd14075e559e0364d72">w2w_xrank_init</a>               : 6;
<a name="l02534"></a><a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#aa6cbb0dcfd71ed7247fd193baceb42dc">02534</a>     uint64_t <a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html#aa6cbb0dcfd71ed7247fd193baceb42dc">reserved_24_63</a>               : 40;
<a name="l02535"></a>02535 <span class="preprocessor">#endif</span>
<a name="l02536"></a>02536 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__slot__ctl1.html#ab24578fcce523e78d8a68af03929f8e2">s</a>;
<a name="l02537"></a><a class="code" href="unioncvmx__dfm__slot__ctl1.html#a931b4f5baf782ae5ffda9d1672e5e8cf">02537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html">cvmx_dfm_slot_ctl1_s</a>           <a class="code" href="unioncvmx__dfm__slot__ctl1.html#a931b4f5baf782ae5ffda9d1672e5e8cf">cn63xx</a>;
<a name="l02538"></a><a class="code" href="unioncvmx__dfm__slot__ctl1.html#a95456d54b9fdced8de10da735b8e6c75">02538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html">cvmx_dfm_slot_ctl1_s</a>           <a class="code" href="unioncvmx__dfm__slot__ctl1.html#a95456d54b9fdced8de10da735b8e6c75">cn63xxp1</a>;
<a name="l02539"></a><a class="code" href="unioncvmx__dfm__slot__ctl1.html#ab6441321c0430a269c995adc2f9d17de">02539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__slot__ctl1_1_1cvmx__dfm__slot__ctl1__s.html">cvmx_dfm_slot_ctl1_s</a>           <a class="code" href="unioncvmx__dfm__slot__ctl1.html#ab6441321c0430a269c995adc2f9d17de">cn66xx</a>;
<a name="l02540"></a>02540 };
<a name="l02541"></a><a class="code" href="cvmx-dfm-defs_8h.html#a270e6f7421523aa47eab927d4f9801cf">02541</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__slot__ctl1.html" title="cvmx_dfm_slot_ctl1">cvmx_dfm_slot_ctl1</a> <a class="code" href="unioncvmx__dfm__slot__ctl1.html" title="cvmx_dfm_slot_ctl1">cvmx_dfm_slot_ctl1_t</a>;
<a name="l02542"></a>02542 <span class="comment"></span>
<a name="l02543"></a>02543 <span class="comment">/**</span>
<a name="l02544"></a>02544 <span class="comment"> * cvmx_dfm_timing_params0</span>
<a name="l02545"></a>02545 <span class="comment"> */</span>
<a name="l02546"></a><a class="code" href="unioncvmx__dfm__timing__params0.html">02546</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__timing__params0.html" title="cvmx_dfm_timing_params0">cvmx_dfm_timing_params0</a> {
<a name="l02547"></a><a class="code" href="unioncvmx__dfm__timing__params0.html#a5a491c8d1e5e5769cf6bed42d1e2e086">02547</a>     uint64_t <a class="code" href="unioncvmx__dfm__timing__params0.html#a5a491c8d1e5e5769cf6bed42d1e2e086">u64</a>;
<a name="l02548"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html">02548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html">cvmx_dfm_timing_params0_s</a> {
<a name="l02549"></a>02549 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02550"></a>02550 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#ac5106520b0b904b61219c502e42f673b">reserved_47_63</a>               : 17;
<a name="l02551"></a>02551     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a493ae9695e74efd429bf7a94f395a93c">trp_ext</a>                      : 1;  <span class="comment">/**&lt; Indicates tRP constraints.</span>
<a name="l02552"></a>02552 <span class="comment">                                                         Set [TRP_EXT[0:0], TRP[3:0]] (CSR field) = RNDUP[tRP(ns)/tCYC(ns)]</span>
<a name="l02553"></a>02553 <span class="comment">                                                         + (RNDUP[tRTP(ns)/tCYC(ns)])-4)-1,</span>
<a name="l02554"></a>02554 <span class="comment">                                                         where tRP, tRTP are from the DDR3 spec, and tCYC(ns)</span>
<a name="l02555"></a>02555 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02556"></a>02556 <span class="comment">                                                         TYP tRP=10-15ns</span>
<a name="l02557"></a>02557 <span class="comment">                                                         TYP tRTP=max(4nCK, 7.5ns) */</span>
<a name="l02558"></a>02558     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a776667d77cdab16b58e09911c0863229">tcksre</a>                       : 4;  <span class="comment">/**&lt; Indicates tCKSRE constraints.</span>
<a name="l02559"></a>02559 <span class="comment">                                                         Set TCKSRE (CSR field) = RNDUP[tCKSRE(ns)/tCYC(ns)]-1,</span>
<a name="l02560"></a>02560 <span class="comment">                                                         where tCKSRE is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02561"></a>02561 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02562"></a>02562 <span class="comment">                                                         TYP=max(5nCK, 10ns) */</span>
<a name="l02563"></a>02563     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#ae58005d5fd19900ab5421962b27ab9cd">trp</a>                          : 4;  <span class="comment">/**&lt; Indicates tRP constraints.</span>
<a name="l02564"></a>02564 <span class="comment">                                                         Set [TRP_EXT[0:0], TRP[3:0]] (CSR field) = RNDUP[tRP(ns)/tCYC(ns)]</span>
<a name="l02565"></a>02565 <span class="comment">                                                         + (RNDUP[tRTP(ns)/tCYC(ns)])-4)-1,</span>
<a name="l02566"></a>02566 <span class="comment">                                                         where tRP, tRTP are from the DDR3 spec, and tCYC(ns)</span>
<a name="l02567"></a>02567 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02568"></a>02568 <span class="comment">                                                         TYP tRP=10-15ns</span>
<a name="l02569"></a>02569 <span class="comment">                                                         TYP tRTP=max(4nCK, 7.5ns) */</span>
<a name="l02570"></a>02570     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#abce19bd127449709a4a26a2c3c6e12fe">tzqinit</a>                      : 4;  <span class="comment">/**&lt; Indicates tZQINIT constraints.</span>
<a name="l02571"></a>02571 <span class="comment">                                                         Set TZQINIT (CSR field) = RNDUP[tZQINIT(ns)/(256*tCYC(ns))],</span>
<a name="l02572"></a>02572 <span class="comment">                                                         where tZQINIT is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02573"></a>02573 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02574"></a>02574 <span class="comment">                                                         TYP=2 (equivalent to 512) */</span>
<a name="l02575"></a>02575     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a5261987ee28985220696a2e0242be28b">tdllk</a>                        : 4;  <span class="comment">/**&lt; Indicates tDLLk constraints.</span>
<a name="l02576"></a>02576 <span class="comment">                                                         Set TDLLK (CSR field) = RNDUP[tDLLk(ns)/(256*tCYC(ns))],</span>
<a name="l02577"></a>02577 <span class="comment">                                                         where tDLLk is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02578"></a>02578 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02579"></a>02579 <span class="comment">                                                         TYP=2 (equivalent to 512)</span>
<a name="l02580"></a>02580 <span class="comment">                                                         This parameter is used in self-refresh exit</span>
<a name="l02581"></a>02581 <span class="comment">                                                         and assumed to be greater than tRFC */</span>
<a name="l02582"></a>02582     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#aa477f87708b462708e953a3501560f13">tmod</a>                         : 4;  <span class="comment">/**&lt; Indicates tMOD constraints.</span>
<a name="l02583"></a>02583 <span class="comment">                                                         Set TMOD (CSR field) = RNDUP[tMOD(ns)/tCYC(ns)]-1,</span>
<a name="l02584"></a>02584 <span class="comment">                                                         where tMOD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02585"></a>02585 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02586"></a>02586 <span class="comment">                                                         TYP=max(12nCK, 15ns) */</span>
<a name="l02587"></a>02587     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a681901e48cb425120c3b9e7040c69bf8">tmrd</a>                         : 4;  <span class="comment">/**&lt; Indicates tMRD constraints.</span>
<a name="l02588"></a>02588 <span class="comment">                                                         Set TMRD (CSR field) = RNDUP[tMRD(ns)/tCYC(ns)]-1,</span>
<a name="l02589"></a>02589 <span class="comment">                                                         where tMRD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02590"></a>02590 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02591"></a>02591 <span class="comment">                                                         TYP=4nCK */</span>
<a name="l02592"></a>02592     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a9c384b0593e9f98552f5e5e5a66a2792">txpr</a>                         : 4;  <span class="comment">/**&lt; Indicates tXPR constraints.</span>
<a name="l02593"></a>02593 <span class="comment">                                                         Set TXPR (CSR field) = RNDUP[tXPR(ns)/(16*tCYC(ns))],</span>
<a name="l02594"></a>02594 <span class="comment">                                                         where tXPR is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02595"></a>02595 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02596"></a>02596 <span class="comment">                                                         TYP=max(5nCK, tRFC+10ns) */</span>
<a name="l02597"></a>02597     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a51b5b8ae4f2b3b95f94e37105eed4f0f">tcke</a>                         : 4;  <span class="comment">/**&lt; Indicates tCKE constraints.</span>
<a name="l02598"></a>02598 <span class="comment">                                                         Set TCKE (CSR field) = RNDUP[tCKE(ns)/tCYC(ns)]-1,</span>
<a name="l02599"></a>02599 <span class="comment">                                                         where tCKE is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02600"></a>02600 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02601"></a>02601 <span class="comment">                                                         TYP=max(3nCK, 7.5/5.625/5.625/5ns) */</span>
<a name="l02602"></a>02602     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a6f2c98c58dad6806ce409d755ef105db">tzqcs</a>                        : 4;  <span class="comment">/**&lt; Indicates tZQCS constraints.</span>
<a name="l02603"></a>02603 <span class="comment">                                                         Set TZQCS (CSR field) = RNDUP[tZQCS(ns)/(16*tCYC(ns))],</span>
<a name="l02604"></a>02604 <span class="comment">                                                         where tZQCS is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02605"></a>02605 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02606"></a>02606 <span class="comment">                                                         TYP=4 (equivalent to 64) */</span>
<a name="l02607"></a>02607     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a22678a4abad4f5bd60f149dd91d4cea5">tckeon</a>                       : 10; <span class="comment">/**&lt; Reserved. Should be written to zero. */</span>
<a name="l02608"></a>02608 <span class="preprocessor">#else</span>
<a name="l02609"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a22678a4abad4f5bd60f149dd91d4cea5">02609</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a22678a4abad4f5bd60f149dd91d4cea5">tckeon</a>                       : 10;
<a name="l02610"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a6f2c98c58dad6806ce409d755ef105db">02610</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a6f2c98c58dad6806ce409d755ef105db">tzqcs</a>                        : 4;
<a name="l02611"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a51b5b8ae4f2b3b95f94e37105eed4f0f">02611</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a51b5b8ae4f2b3b95f94e37105eed4f0f">tcke</a>                         : 4;
<a name="l02612"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a9c384b0593e9f98552f5e5e5a66a2792">02612</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a9c384b0593e9f98552f5e5e5a66a2792">txpr</a>                         : 4;
<a name="l02613"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a681901e48cb425120c3b9e7040c69bf8">02613</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a681901e48cb425120c3b9e7040c69bf8">tmrd</a>                         : 4;
<a name="l02614"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#aa477f87708b462708e953a3501560f13">02614</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#aa477f87708b462708e953a3501560f13">tmod</a>                         : 4;
<a name="l02615"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a5261987ee28985220696a2e0242be28b">02615</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a5261987ee28985220696a2e0242be28b">tdllk</a>                        : 4;
<a name="l02616"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#abce19bd127449709a4a26a2c3c6e12fe">02616</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#abce19bd127449709a4a26a2c3c6e12fe">tzqinit</a>                      : 4;
<a name="l02617"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#ae58005d5fd19900ab5421962b27ab9cd">02617</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#ae58005d5fd19900ab5421962b27ab9cd">trp</a>                          : 4;
<a name="l02618"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a776667d77cdab16b58e09911c0863229">02618</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a776667d77cdab16b58e09911c0863229">tcksre</a>                       : 4;
<a name="l02619"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a493ae9695e74efd429bf7a94f395a93c">02619</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#a493ae9695e74efd429bf7a94f395a93c">trp_ext</a>                      : 1;
<a name="l02620"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#ac5106520b0b904b61219c502e42f673b">02620</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__s.html#ac5106520b0b904b61219c502e42f673b">reserved_47_63</a>               : 17;
<a name="l02621"></a>02621 <span class="preprocessor">#endif</span>
<a name="l02622"></a>02622 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__timing__params0.html#a10626ab9f673537ea91e3fd39c05989c">s</a>;
<a name="l02623"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html">02623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html">cvmx_dfm_timing_params0_cn63xx</a> {
<a name="l02624"></a>02624 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02625"></a>02625 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a42f03f66ba55e921305d5fa28b227244">reserved_47_63</a>               : 17;
<a name="l02626"></a>02626     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a8d92509591684222684e8794a58b41b7">trp_ext</a>                      : 1;  <span class="comment">/**&lt; Indicates tRP constraints.</span>
<a name="l02627"></a>02627 <span class="comment">                                                         Set [TRP_EXT[0:0], TRP[3:0]] (CSR field) = RNDUP[tRP(ns)/tCYC(ns)]</span>
<a name="l02628"></a>02628 <span class="comment">                                                         + (RNDUP[tRTP(ns)/tCYC(ns)])-4)-1,</span>
<a name="l02629"></a>02629 <span class="comment">                                                         where tRP, tRTP are from the DDR3 spec, and tCYC(ns)</span>
<a name="l02630"></a>02630 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02631"></a>02631 <span class="comment">                                                         TYP tRP=10-15ns</span>
<a name="l02632"></a>02632 <span class="comment">                                                         TYP tRTP=max(4nCK, 7.5ns) */</span>
<a name="l02633"></a>02633     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a77c5497b0c669c301e3d39917ae2d202">tcksre</a>                       : 4;  <span class="comment">/**&lt; Indicates tCKSRE constraints.</span>
<a name="l02634"></a>02634 <span class="comment">                                                         Set TCKSRE (CSR field) = RNDUP[tCKSRE(ns)/tCYC(ns)]-1,</span>
<a name="l02635"></a>02635 <span class="comment">                                                         where tCKSRE is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02636"></a>02636 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02637"></a>02637 <span class="comment">                                                         TYP=max(5nCK, 10ns) */</span>
<a name="l02638"></a>02638     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a92431643642f94e4e27940b9f49600d0">trp</a>                          : 4;  <span class="comment">/**&lt; Indicates tRP constraints.</span>
<a name="l02639"></a>02639 <span class="comment">                                                         Set [TRP_EXT[0:0], TRP[3:0]] (CSR field) = RNDUP[tRP(ns)/tCYC(ns)]</span>
<a name="l02640"></a>02640 <span class="comment">                                                         + (RNDUP[tRTP(ns)/tCYC(ns)])-4)-1,</span>
<a name="l02641"></a>02641 <span class="comment">                                                         where tRP, tRTP are from the DDR3 spec, and tCYC(ns)</span>
<a name="l02642"></a>02642 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02643"></a>02643 <span class="comment">                                                         TYP tRP=10-15ns</span>
<a name="l02644"></a>02644 <span class="comment">                                                         TYP tRTP=max(4nCK, 7.5ns) */</span>
<a name="l02645"></a>02645     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a6c2367746c35f5c964550b4d5814f3b4">tzqinit</a>                      : 4;  <span class="comment">/**&lt; Indicates tZQINIT constraints.</span>
<a name="l02646"></a>02646 <span class="comment">                                                         Set TZQINIT (CSR field) = RNDUP[tZQINIT(ns)/(256*tCYC(ns))],</span>
<a name="l02647"></a>02647 <span class="comment">                                                         where tZQINIT is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02648"></a>02648 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02649"></a>02649 <span class="comment">                                                         TYP=2 (equivalent to 512) */</span>
<a name="l02650"></a>02650     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#ac0117638669a35737360699b3518b6bd">tdllk</a>                        : 4;  <span class="comment">/**&lt; Indicates tDLLk constraints.</span>
<a name="l02651"></a>02651 <span class="comment">                                                         Set TDLLK (CSR field) = RNDUP[tDLLk(ns)/(256*tCYC(ns))],</span>
<a name="l02652"></a>02652 <span class="comment">                                                         where tDLLk is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02653"></a>02653 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02654"></a>02654 <span class="comment">                                                         TYP=2 (equivalent to 512)</span>
<a name="l02655"></a>02655 <span class="comment">                                                         This parameter is used in self-refresh exit</span>
<a name="l02656"></a>02656 <span class="comment">                                                         and assumed to be greater than tRFC */</span>
<a name="l02657"></a>02657     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a42d488294466a21ef39542417d5e562a">tmod</a>                         : 4;  <span class="comment">/**&lt; Indicates tMOD constraints.</span>
<a name="l02658"></a>02658 <span class="comment">                                                         Set TMOD (CSR field) = RNDUP[tMOD(ns)/tCYC(ns)]-1,</span>
<a name="l02659"></a>02659 <span class="comment">                                                         where tMOD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02660"></a>02660 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02661"></a>02661 <span class="comment">                                                         TYP=max(12nCK, 15ns) */</span>
<a name="l02662"></a>02662     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#aa6481329534347041cc02c5457053b25">tmrd</a>                         : 4;  <span class="comment">/**&lt; Indicates tMRD constraints.</span>
<a name="l02663"></a>02663 <span class="comment">                                                         Set TMRD (CSR field) = RNDUP[tMRD(ns)/tCYC(ns)]-1,</span>
<a name="l02664"></a>02664 <span class="comment">                                                         where tMRD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02665"></a>02665 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02666"></a>02666 <span class="comment">                                                         TYP=4nCK */</span>
<a name="l02667"></a>02667     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a1cb829934a7e0a402da10613ccd042ca">txpr</a>                         : 4;  <span class="comment">/**&lt; Indicates tXPR constraints.</span>
<a name="l02668"></a>02668 <span class="comment">                                                         Set TXPR (CSR field) = RNDUP[tXPR(ns)/(16*tCYC(ns))],</span>
<a name="l02669"></a>02669 <span class="comment">                                                         where tXPR is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02670"></a>02670 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02671"></a>02671 <span class="comment">                                                         TYP=max(5nCK, tRFC+10ns) */</span>
<a name="l02672"></a>02672     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#ab73a93d65430e667d01bc6385e2f899f">tcke</a>                         : 4;  <span class="comment">/**&lt; Indicates tCKE constraints.</span>
<a name="l02673"></a>02673 <span class="comment">                                                         Set TCKE (CSR field) = RNDUP[tCKE(ns)/tCYC(ns)]-1,</span>
<a name="l02674"></a>02674 <span class="comment">                                                         where tCKE is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02675"></a>02675 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02676"></a>02676 <span class="comment">                                                         TYP=max(3nCK, 7.5/5.625/5.625/5ns) */</span>
<a name="l02677"></a>02677     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#aa62ab7e4faeb9d12ea191267ce0914c0">tzqcs</a>                        : 4;  <span class="comment">/**&lt; Indicates tZQCS constraints.</span>
<a name="l02678"></a>02678 <span class="comment">                                                         Set TZQCS (CSR field) = RNDUP[tZQCS(ns)/(16*tCYC(ns))],</span>
<a name="l02679"></a>02679 <span class="comment">                                                         where tZQCS is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02680"></a>02680 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02681"></a>02681 <span class="comment">                                                         TYP=4 (equivalent to 64) */</span>
<a name="l02682"></a>02682     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a36f8f616b06b2ae0c5518af5e3f14365">reserved_0_9</a>                 : 10;
<a name="l02683"></a>02683 <span class="preprocessor">#else</span>
<a name="l02684"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a36f8f616b06b2ae0c5518af5e3f14365">02684</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a36f8f616b06b2ae0c5518af5e3f14365">reserved_0_9</a>                 : 10;
<a name="l02685"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#aa62ab7e4faeb9d12ea191267ce0914c0">02685</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#aa62ab7e4faeb9d12ea191267ce0914c0">tzqcs</a>                        : 4;
<a name="l02686"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#ab73a93d65430e667d01bc6385e2f899f">02686</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#ab73a93d65430e667d01bc6385e2f899f">tcke</a>                         : 4;
<a name="l02687"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a1cb829934a7e0a402da10613ccd042ca">02687</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a1cb829934a7e0a402da10613ccd042ca">txpr</a>                         : 4;
<a name="l02688"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#aa6481329534347041cc02c5457053b25">02688</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#aa6481329534347041cc02c5457053b25">tmrd</a>                         : 4;
<a name="l02689"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a42d488294466a21ef39542417d5e562a">02689</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a42d488294466a21ef39542417d5e562a">tmod</a>                         : 4;
<a name="l02690"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#ac0117638669a35737360699b3518b6bd">02690</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#ac0117638669a35737360699b3518b6bd">tdllk</a>                        : 4;
<a name="l02691"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a6c2367746c35f5c964550b4d5814f3b4">02691</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a6c2367746c35f5c964550b4d5814f3b4">tzqinit</a>                      : 4;
<a name="l02692"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a92431643642f94e4e27940b9f49600d0">02692</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a92431643642f94e4e27940b9f49600d0">trp</a>                          : 4;
<a name="l02693"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a77c5497b0c669c301e3d39917ae2d202">02693</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a77c5497b0c669c301e3d39917ae2d202">tcksre</a>                       : 4;
<a name="l02694"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a8d92509591684222684e8794a58b41b7">02694</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a8d92509591684222684e8794a58b41b7">trp_ext</a>                      : 1;
<a name="l02695"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a42f03f66ba55e921305d5fa28b227244">02695</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html#a42f03f66ba55e921305d5fa28b227244">reserved_47_63</a>               : 17;
<a name="l02696"></a>02696 <span class="preprocessor">#endif</span>
<a name="l02697"></a>02697 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__timing__params0.html#a77aaf4afa7096acfdb8385a30d6cdcdf">cn63xx</a>;
<a name="l02698"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html">02698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html">cvmx_dfm_timing_params0_cn63xxp1</a> {
<a name="l02699"></a>02699 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02700"></a>02700 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#aa6c3ce3b981e87c1201dde953a1f7acd">reserved_46_63</a>               : 18;
<a name="l02701"></a>02701     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a2acb3b91712666d4c1aa5fa0f5532926">tcksre</a>                       : 4;  <span class="comment">/**&lt; Indicates tCKSRE constraints.</span>
<a name="l02702"></a>02702 <span class="comment">                                                         Set TCKSRE (CSR field) = RNDUP[tCKSRE(ns)/tCYC(ns)]-1,</span>
<a name="l02703"></a>02703 <span class="comment">                                                         where tCKSRE is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02704"></a>02704 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02705"></a>02705 <span class="comment">                                                         TYP=max(5nCK, 10ns) */</span>
<a name="l02706"></a>02706     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#abb2295d4ab8920445f2a5780e3e5f159">trp</a>                          : 4;  <span class="comment">/**&lt; Indicates tRP constraints.</span>
<a name="l02707"></a>02707 <span class="comment">                                                         Set TRP (CSR field) = RNDUP[tRP(ns)/tCYC(ns)]</span>
<a name="l02708"></a>02708 <span class="comment">                                                         + (RNDUP[tRTP(ns)/tCYC(ns)])-4)-1,</span>
<a name="l02709"></a>02709 <span class="comment">                                                         where tRP, tRTP are from the DDR3 spec, and tCYC(ns)</span>
<a name="l02710"></a>02710 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02711"></a>02711 <span class="comment">                                                         TYP tRP=10-15ns</span>
<a name="l02712"></a>02712 <span class="comment">                                                         TYP tRTP=max(4nCK, 7.5ns) */</span>
<a name="l02713"></a>02713     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#ab5b020e3bbce08b157de9f17e659ab8b">tzqinit</a>                      : 4;  <span class="comment">/**&lt; Indicates tZQINIT constraints.</span>
<a name="l02714"></a>02714 <span class="comment">                                                         Set TZQINIT (CSR field) = RNDUP[tZQINIT(ns)/(256*tCYC(ns))],</span>
<a name="l02715"></a>02715 <span class="comment">                                                         where tZQINIT is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02716"></a>02716 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02717"></a>02717 <span class="comment">                                                         TYP=2 (equivalent to 512) */</span>
<a name="l02718"></a>02718     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a47fe4bebcbcd3d11ac6ff5ac5e6fdf66">tdllk</a>                        : 4;  <span class="comment">/**&lt; Indicates tDLLk constraints.</span>
<a name="l02719"></a>02719 <span class="comment">                                                         Set TDLLK (CSR field) = RNDUP[tDLLk(ns)/(256*tCYC(ns))],</span>
<a name="l02720"></a>02720 <span class="comment">                                                         where tDLLk is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02721"></a>02721 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02722"></a>02722 <span class="comment">                                                         TYP=2 (equivalent to 512)</span>
<a name="l02723"></a>02723 <span class="comment">                                                         This parameter is used in self-refresh exit</span>
<a name="l02724"></a>02724 <span class="comment">                                                         and assumed to be greater than tRFC */</span>
<a name="l02725"></a>02725     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a8b6497a85a47aa1c77b9636b0adf096c">tmod</a>                         : 4;  <span class="comment">/**&lt; Indicates tMOD constraints.</span>
<a name="l02726"></a>02726 <span class="comment">                                                         Set TMOD (CSR field) = RNDUP[tMOD(ns)/tCYC(ns)]-1,</span>
<a name="l02727"></a>02727 <span class="comment">                                                         where tMOD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02728"></a>02728 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02729"></a>02729 <span class="comment">                                                         TYP=max(12nCK, 15ns) */</span>
<a name="l02730"></a>02730     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a6f7c2ec8c74840bb9efe625e18c5c84d">tmrd</a>                         : 4;  <span class="comment">/**&lt; Indicates tMRD constraints.</span>
<a name="l02731"></a>02731 <span class="comment">                                                         Set TMRD (CSR field) = RNDUP[tMRD(ns)/tCYC(ns)]-1,</span>
<a name="l02732"></a>02732 <span class="comment">                                                         where tMRD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02733"></a>02733 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02734"></a>02734 <span class="comment">                                                         TYP=4nCK */</span>
<a name="l02735"></a>02735     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a906e2fc81fc5097a5f5f658b35a46e60">txpr</a>                         : 4;  <span class="comment">/**&lt; Indicates tXPR constraints.</span>
<a name="l02736"></a>02736 <span class="comment">                                                         Set TXPR (CSR field) = RNDUP[tXPR(ns)/(16*tCYC(ns))],</span>
<a name="l02737"></a>02737 <span class="comment">                                                         where tXPR is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02738"></a>02738 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02739"></a>02739 <span class="comment">                                                         TYP=max(5nCK, tRFC+10ns) */</span>
<a name="l02740"></a>02740     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#ac2993f91ab52c983a74be4f5bca28064">tcke</a>                         : 4;  <span class="comment">/**&lt; Indicates tCKE constraints.</span>
<a name="l02741"></a>02741 <span class="comment">                                                         Set TCKE (CSR field) = RNDUP[tCKE(ns)/tCYC(ns)]-1,</span>
<a name="l02742"></a>02742 <span class="comment">                                                         where tCKE is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02743"></a>02743 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02744"></a>02744 <span class="comment">                                                         TYP=max(3nCK, 7.5/5.625/5.625/5ns) */</span>
<a name="l02745"></a>02745     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#aac1c2826f102e96920a9e16835353553">tzqcs</a>                        : 4;  <span class="comment">/**&lt; Indicates tZQCS constraints.</span>
<a name="l02746"></a>02746 <span class="comment">                                                         Set TZQCS (CSR field) = RNDUP[tZQCS(ns)/(16*tCYC(ns))],</span>
<a name="l02747"></a>02747 <span class="comment">                                                         where tZQCS is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02748"></a>02748 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02749"></a>02749 <span class="comment">                                                         TYP=4 (equivalent to 64) */</span>
<a name="l02750"></a>02750     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#abffe52b725e997295900dcb8a1072045">tckeon</a>                       : 10; <span class="comment">/**&lt; Reserved. Should be written to zero. */</span>
<a name="l02751"></a>02751 <span class="preprocessor">#else</span>
<a name="l02752"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#abffe52b725e997295900dcb8a1072045">02752</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#abffe52b725e997295900dcb8a1072045">tckeon</a>                       : 10;
<a name="l02753"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#aac1c2826f102e96920a9e16835353553">02753</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#aac1c2826f102e96920a9e16835353553">tzqcs</a>                        : 4;
<a name="l02754"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#ac2993f91ab52c983a74be4f5bca28064">02754</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#ac2993f91ab52c983a74be4f5bca28064">tcke</a>                         : 4;
<a name="l02755"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a906e2fc81fc5097a5f5f658b35a46e60">02755</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a906e2fc81fc5097a5f5f658b35a46e60">txpr</a>                         : 4;
<a name="l02756"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a6f7c2ec8c74840bb9efe625e18c5c84d">02756</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a6f7c2ec8c74840bb9efe625e18c5c84d">tmrd</a>                         : 4;
<a name="l02757"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a8b6497a85a47aa1c77b9636b0adf096c">02757</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a8b6497a85a47aa1c77b9636b0adf096c">tmod</a>                         : 4;
<a name="l02758"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a47fe4bebcbcd3d11ac6ff5ac5e6fdf66">02758</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a47fe4bebcbcd3d11ac6ff5ac5e6fdf66">tdllk</a>                        : 4;
<a name="l02759"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#ab5b020e3bbce08b157de9f17e659ab8b">02759</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#ab5b020e3bbce08b157de9f17e659ab8b">tzqinit</a>                      : 4;
<a name="l02760"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#abb2295d4ab8920445f2a5780e3e5f159">02760</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#abb2295d4ab8920445f2a5780e3e5f159">trp</a>                          : 4;
<a name="l02761"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a2acb3b91712666d4c1aa5fa0f5532926">02761</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#a2acb3b91712666d4c1aa5fa0f5532926">tcksre</a>                       : 4;
<a name="l02762"></a><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#aa6c3ce3b981e87c1201dde953a1f7acd">02762</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xxp1.html#aa6c3ce3b981e87c1201dde953a1f7acd">reserved_46_63</a>               : 18;
<a name="l02763"></a>02763 <span class="preprocessor">#endif</span>
<a name="l02764"></a>02764 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__timing__params0.html#ab3e76326b3509967f992c8c5ae10da34">cn63xxp1</a>;
<a name="l02765"></a><a class="code" href="unioncvmx__dfm__timing__params0.html#a25545adca3e95f6a70cbbd50502a6d90">02765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__timing__params0_1_1cvmx__dfm__timing__params0__cn63xx.html">cvmx_dfm_timing_params0_cn63xx</a> <a class="code" href="unioncvmx__dfm__timing__params0.html#a25545adca3e95f6a70cbbd50502a6d90">cn66xx</a>;
<a name="l02766"></a>02766 };
<a name="l02767"></a><a class="code" href="cvmx-dfm-defs_8h.html#a9659e477170f68978aae566252ff95be">02767</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__timing__params0.html" title="cvmx_dfm_timing_params0">cvmx_dfm_timing_params0</a> <a class="code" href="unioncvmx__dfm__timing__params0.html" title="cvmx_dfm_timing_params0">cvmx_dfm_timing_params0_t</a>;
<a name="l02768"></a>02768 <span class="comment"></span>
<a name="l02769"></a>02769 <span class="comment">/**</span>
<a name="l02770"></a>02770 <span class="comment"> * cvmx_dfm_timing_params1</span>
<a name="l02771"></a>02771 <span class="comment"> */</span>
<a name="l02772"></a><a class="code" href="unioncvmx__dfm__timing__params1.html">02772</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__timing__params1.html" title="cvmx_dfm_timing_params1">cvmx_dfm_timing_params1</a> {
<a name="l02773"></a><a class="code" href="unioncvmx__dfm__timing__params1.html#a0ba305d10bc376015076f3cef2ee91d6">02773</a>     uint64_t <a class="code" href="unioncvmx__dfm__timing__params1.html#a0ba305d10bc376015076f3cef2ee91d6">u64</a>;
<a name="l02774"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html">02774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html">cvmx_dfm_timing_params1_s</a> {
<a name="l02775"></a>02775 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02776"></a>02776 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a2180a17db825156adae2f04fec834e31">reserved_47_63</a>               : 17;
<a name="l02777"></a>02777     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a44e4607374ca868194f13f81dc0fb70d">tras_ext</a>                     : 1;  <span class="comment">/**&lt; Indicates tRAS constraints.</span>
<a name="l02778"></a>02778 <span class="comment">                                                         Set [TRAS_EXT[0:0], TRAS[4:0]] (CSR field) = RNDUP[tRAS(ns)/tCYC(ns)]-1,</span>
<a name="l02779"></a>02779 <span class="comment">                                                         where tRAS is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02780"></a>02780 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02781"></a>02781 <span class="comment">                                                         TYP=35ns-9*tREFI</span>
<a name="l02782"></a>02782 <span class="comment">                                                             - 000000: RESERVED</span>
<a name="l02783"></a>02783 <span class="comment">                                                             - 000001: 2 tCYC</span>
<a name="l02784"></a>02784 <span class="comment">                                                             - 000010: 3 tCYC</span>
<a name="l02785"></a>02785 <span class="comment">                                                             - ...</span>
<a name="l02786"></a>02786 <span class="comment">                                                             - 111111: 64 tCYC */</span>
<a name="l02787"></a>02787     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a43034d8caa45bbfac23ac78f73827f64">txpdll</a>                       : 5;  <span class="comment">/**&lt; Indicates tXPDLL constraints.</span>
<a name="l02788"></a>02788 <span class="comment">                                                         Set TXPDLL (CSR field) = RNDUP[tXPDLL(ns)/tCYC(ns)]-1,</span>
<a name="l02789"></a>02789 <span class="comment">                                                         where tXPDLL is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02790"></a>02790 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02791"></a>02791 <span class="comment">                                                         TYP=max(10nCK, 24ns) */</span>
<a name="l02792"></a>02792     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#afd9fc5eea6f447c4adb6ab0bfbc612ac">tfaw</a>                         : 5;  <span class="comment">/**&lt; Indicates tFAW constraints.</span>
<a name="l02793"></a>02793 <span class="comment">                                                         Set TFAW (CSR field) = RNDUP[tFAW(ns)/(4*tCYC(ns))],</span>
<a name="l02794"></a>02794 <span class="comment">                                                         where tFAW is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02795"></a>02795 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02796"></a>02796 <span class="comment">                                                         TYP=30-40ns */</span>
<a name="l02797"></a>02797     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a76c20e2173a53c5e0ce0267d38e3b8e2">twldqsen</a>                     : 4;  <span class="comment">/**&lt; Indicates tWLDQSEN constraints.</span>
<a name="l02798"></a>02798 <span class="comment">                                                         Set TWLDQSEN (CSR field) = RNDUP[tWLDQSEN(ns)/(4*tCYC(ns))],</span>
<a name="l02799"></a>02799 <span class="comment">                                                         where tWLDQSEN is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02800"></a>02800 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02801"></a>02801 <span class="comment">                                                         TYP=max(25nCK) */</span>
<a name="l02802"></a>02802     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a21cda123fa33c20d093ee332dcba043a">twlmrd</a>                       : 4;  <span class="comment">/**&lt; Indicates tWLMRD constraints.</span>
<a name="l02803"></a>02803 <span class="comment">                                                         Set TWLMRD (CSR field) = RNDUP[tWLMRD(ns)/(4*tCYC(ns))],</span>
<a name="l02804"></a>02804 <span class="comment">                                                         where tWLMRD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02805"></a>02805 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02806"></a>02806 <span class="comment">                                                         TYP=max(40nCK) */</span>
<a name="l02807"></a>02807     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a750909fa9ab756640253d9e7f95a7eb6">txp</a>                          : 3;  <span class="comment">/**&lt; Indicates tXP constraints.</span>
<a name="l02808"></a>02808 <span class="comment">                                                         Set TXP (CSR field) = RNDUP[tXP(ns)/tCYC(ns)]-1,</span>
<a name="l02809"></a>02809 <span class="comment">                                                         where tXP is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02810"></a>02810 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02811"></a>02811 <span class="comment">                                                         TYP=max(3nCK, 7.5ns) */</span>
<a name="l02812"></a>02812     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a06fca63659af41acf55cadb9e5b0501e">trrd</a>                         : 3;  <span class="comment">/**&lt; Indicates tRRD constraints.</span>
<a name="l02813"></a>02813 <span class="comment">                                                         Set TRRD (CSR field) = RNDUP[tRRD(ns)/tCYC(ns)]-2,</span>
<a name="l02814"></a>02814 <span class="comment">                                                         where tRRD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02815"></a>02815 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02816"></a>02816 <span class="comment">                                                         TYP=max(4nCK, 10ns)</span>
<a name="l02817"></a>02817 <span class="comment">                                                            - 000: RESERVED</span>
<a name="l02818"></a>02818 <span class="comment">                                                            - 001: 3 tCYC</span>
<a name="l02819"></a>02819 <span class="comment">                                                            - ...</span>
<a name="l02820"></a>02820 <span class="comment">                                                            - 110: 8 tCYC</span>
<a name="l02821"></a>02821 <span class="comment">                                                            - 111: 9 tCYC */</span>
<a name="l02822"></a>02822     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a4fc420081a8250abea6c9d639b682d82">trfc</a>                         : 5;  <span class="comment">/**&lt; Indicates tRFC constraints.</span>
<a name="l02823"></a>02823 <span class="comment">                                                         Set TRFC (CSR field) = RNDUP[tRFC(ns)/(8*tCYC(ns))],</span>
<a name="l02824"></a>02824 <span class="comment">                                                         where tRFC is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02825"></a>02825 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02826"></a>02826 <span class="comment">                                                         TYP=90-350ns</span>
<a name="l02827"></a>02827 <span class="comment">                                                              - 00000: RESERVED</span>
<a name="l02828"></a>02828 <span class="comment">                                                              - 00001: 8 tCYC</span>
<a name="l02829"></a>02829 <span class="comment">                                                              - 00010: 16 tCYC</span>
<a name="l02830"></a>02830 <span class="comment">                                                              - 00011: 24 tCYC</span>
<a name="l02831"></a>02831 <span class="comment">                                                              - 00100: 32 tCYC</span>
<a name="l02832"></a>02832 <span class="comment">                                                              - ...</span>
<a name="l02833"></a>02833 <span class="comment">                                                              - 11110: 240 tCYC</span>
<a name="l02834"></a>02834 <span class="comment">                                                              - 11111: 248 tCYC */</span>
<a name="l02835"></a>02835     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a75594da495ccf7d0127db416ec827983">twtr</a>                         : 4;  <span class="comment">/**&lt; Indicates tWTR constraints.</span>
<a name="l02836"></a>02836 <span class="comment">                                                         Set TWTR (CSR field) = RNDUP[tWTR(ns)/tCYC(ns)]-1,</span>
<a name="l02837"></a>02837 <span class="comment">                                                         where tWTR is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02838"></a>02838 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02839"></a>02839 <span class="comment">                                                         TYP=max(4nCK, 7.5ns)</span>
<a name="l02840"></a>02840 <span class="comment">                                                             - 0000: RESERVED</span>
<a name="l02841"></a>02841 <span class="comment">                                                             - 0001: 2</span>
<a name="l02842"></a>02842 <span class="comment">                                                             - ...</span>
<a name="l02843"></a>02843 <span class="comment">                                                             - 0111: 8</span>
<a name="l02844"></a>02844 <span class="comment">                                                             - 1000-1111: RESERVED */</span>
<a name="l02845"></a>02845     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a893fcd5f7c02e0c021e4533011e77654">trcd</a>                         : 4;  <span class="comment">/**&lt; Indicates tRCD constraints.</span>
<a name="l02846"></a>02846 <span class="comment">                                                         Set TRCD (CSR field) = RNDUP[tRCD(ns)/tCYC(ns)],</span>
<a name="l02847"></a>02847 <span class="comment">                                                         where tRCD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02848"></a>02848 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02849"></a>02849 <span class="comment">                                                         TYP=10-15ns</span>
<a name="l02850"></a>02850 <span class="comment">                                                             - 0000: RESERVED</span>
<a name="l02851"></a>02851 <span class="comment">                                                             - 0001: 2 (2 is the smallest value allowed)</span>
<a name="l02852"></a>02852 <span class="comment">                                                             - 0002: 2</span>
<a name="l02853"></a>02853 <span class="comment">                                                             - ...</span>
<a name="l02854"></a>02854 <span class="comment">                                                             - 1001: 9</span>
<a name="l02855"></a>02855 <span class="comment">                                                             - 1010-1111: RESERVED</span>
<a name="l02856"></a>02856 <span class="comment">                                                         In 2T mode, make this register TRCD-1, not going</span>
<a name="l02857"></a>02857 <span class="comment">                                                         below 2. */</span>
<a name="l02858"></a>02858     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#adea86ccb6a47a4ae8cd01f24b56fdebd">tras</a>                         : 5;  <span class="comment">/**&lt; Indicates tRAS constraints.</span>
<a name="l02859"></a>02859 <span class="comment">                                                         Set [TRAS_EXT[0:0], TRAS[4:0]] (CSR field) = RNDUP[tRAS(ns)/tCYC(ns)]-1,</span>
<a name="l02860"></a>02860 <span class="comment">                                                         where tRAS is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02861"></a>02861 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02862"></a>02862 <span class="comment">                                                         TYP=35ns-9*tREFI</span>
<a name="l02863"></a>02863 <span class="comment">                                                             - 000000: RESERVED</span>
<a name="l02864"></a>02864 <span class="comment">                                                             - 000001: 2 tCYC</span>
<a name="l02865"></a>02865 <span class="comment">                                                             - 000010: 3 tCYC</span>
<a name="l02866"></a>02866 <span class="comment">                                                             - ...</span>
<a name="l02867"></a>02867 <span class="comment">                                                             - 111111: 64 tCYC */</span>
<a name="l02868"></a>02868     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a9c6e823da2471e8a446b36e86a17ad56">tmprr</a>                        : 4;  <span class="comment">/**&lt; Indicates tMPRR constraints.</span>
<a name="l02869"></a>02869 <span class="comment">                                                         Set TMPRR (CSR field) = RNDUP[tMPRR(ns)/tCYC(ns)]-1,</span>
<a name="l02870"></a>02870 <span class="comment">                                                         where tMPRR is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02871"></a>02871 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02872"></a>02872 <span class="comment">                                                         TYP=1nCK */</span>
<a name="l02873"></a>02873 <span class="preprocessor">#else</span>
<a name="l02874"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a9c6e823da2471e8a446b36e86a17ad56">02874</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a9c6e823da2471e8a446b36e86a17ad56">tmprr</a>                        : 4;
<a name="l02875"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#adea86ccb6a47a4ae8cd01f24b56fdebd">02875</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#adea86ccb6a47a4ae8cd01f24b56fdebd">tras</a>                         : 5;
<a name="l02876"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a893fcd5f7c02e0c021e4533011e77654">02876</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a893fcd5f7c02e0c021e4533011e77654">trcd</a>                         : 4;
<a name="l02877"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a75594da495ccf7d0127db416ec827983">02877</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a75594da495ccf7d0127db416ec827983">twtr</a>                         : 4;
<a name="l02878"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a4fc420081a8250abea6c9d639b682d82">02878</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a4fc420081a8250abea6c9d639b682d82">trfc</a>                         : 5;
<a name="l02879"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a06fca63659af41acf55cadb9e5b0501e">02879</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a06fca63659af41acf55cadb9e5b0501e">trrd</a>                         : 3;
<a name="l02880"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a750909fa9ab756640253d9e7f95a7eb6">02880</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a750909fa9ab756640253d9e7f95a7eb6">txp</a>                          : 3;
<a name="l02881"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a21cda123fa33c20d093ee332dcba043a">02881</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a21cda123fa33c20d093ee332dcba043a">twlmrd</a>                       : 4;
<a name="l02882"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a76c20e2173a53c5e0ce0267d38e3b8e2">02882</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a76c20e2173a53c5e0ce0267d38e3b8e2">twldqsen</a>                     : 4;
<a name="l02883"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#afd9fc5eea6f447c4adb6ab0bfbc612ac">02883</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#afd9fc5eea6f447c4adb6ab0bfbc612ac">tfaw</a>                         : 5;
<a name="l02884"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a43034d8caa45bbfac23ac78f73827f64">02884</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a43034d8caa45bbfac23ac78f73827f64">txpdll</a>                       : 5;
<a name="l02885"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a44e4607374ca868194f13f81dc0fb70d">02885</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a44e4607374ca868194f13f81dc0fb70d">tras_ext</a>                     : 1;
<a name="l02886"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a2180a17db825156adae2f04fec834e31">02886</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html#a2180a17db825156adae2f04fec834e31">reserved_47_63</a>               : 17;
<a name="l02887"></a>02887 <span class="preprocessor">#endif</span>
<a name="l02888"></a>02888 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__timing__params1.html#a5a17aedc180b8f8dc5f4572978170cb1">s</a>;
<a name="l02889"></a><a class="code" href="unioncvmx__dfm__timing__params1.html#ab7adfd172ad4cead860727aeeda9a784">02889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html">cvmx_dfm_timing_params1_s</a>      <a class="code" href="unioncvmx__dfm__timing__params1.html#ab7adfd172ad4cead860727aeeda9a784">cn63xx</a>;
<a name="l02890"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html">02890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html">cvmx_dfm_timing_params1_cn63xxp1</a> {
<a name="l02891"></a>02891 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02892"></a>02892 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a05a0785626ce069b99a20c21386f0b14">reserved_46_63</a>               : 18;
<a name="l02893"></a>02893     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a6cfdf8709816d459018bdfd32b6c97db">txpdll</a>                       : 5;  <span class="comment">/**&lt; Indicates tXPDLL constraints.</span>
<a name="l02894"></a>02894 <span class="comment">                                                         Set TXPDLL (CSR field) = RNDUP[tXPDLL(ns)/tCYC(ns)]-1,</span>
<a name="l02895"></a>02895 <span class="comment">                                                         where tXPDLL is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02896"></a>02896 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02897"></a>02897 <span class="comment">                                                         TYP=max(10nCK, 24ns) */</span>
<a name="l02898"></a>02898     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a00d5af1e43809934e4b5a4374bf50b2b">tfaw</a>                         : 5;  <span class="comment">/**&lt; Indicates tFAW constraints.</span>
<a name="l02899"></a>02899 <span class="comment">                                                         Set TFAW (CSR field) = RNDUP[tFAW(ns)/(4*tCYC(ns))],</span>
<a name="l02900"></a>02900 <span class="comment">                                                         where tFAW is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02901"></a>02901 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02902"></a>02902 <span class="comment">                                                         TYP=30-40ns */</span>
<a name="l02903"></a>02903     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a9b664f3fd28d7ccaf289e9aea68752b5">twldqsen</a>                     : 4;  <span class="comment">/**&lt; Indicates tWLDQSEN constraints.</span>
<a name="l02904"></a>02904 <span class="comment">                                                         Set TWLDQSEN (CSR field) = RNDUP[tWLDQSEN(ns)/(4*tCYC(ns))],</span>
<a name="l02905"></a>02905 <span class="comment">                                                         where tWLDQSEN is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02906"></a>02906 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02907"></a>02907 <span class="comment">                                                         TYP=max(25nCK) */</span>
<a name="l02908"></a>02908     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a78acd32cd0c1162ae16f3c5e36e09369">twlmrd</a>                       : 4;  <span class="comment">/**&lt; Indicates tWLMRD constraints.</span>
<a name="l02909"></a>02909 <span class="comment">                                                         Set TWLMRD (CSR field) = RNDUP[tWLMRD(ns)/(4*tCYC(ns))],</span>
<a name="l02910"></a>02910 <span class="comment">                                                         where tWLMRD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02911"></a>02911 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02912"></a>02912 <span class="comment">                                                         TYP=max(40nCK) */</span>
<a name="l02913"></a>02913     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#adce2e4dff2d3d69f0eb6f60275884d86">txp</a>                          : 3;  <span class="comment">/**&lt; Indicates tXP constraints.</span>
<a name="l02914"></a>02914 <span class="comment">                                                         Set TXP (CSR field) = RNDUP[tXP(ns)/tCYC(ns)]-1,</span>
<a name="l02915"></a>02915 <span class="comment">                                                         where tXP is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02916"></a>02916 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02917"></a>02917 <span class="comment">                                                         TYP=max(3nCK, 7.5ns) */</span>
<a name="l02918"></a>02918     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#acff7afd8e0f41a0d49fc260737617479">trrd</a>                         : 3;  <span class="comment">/**&lt; Indicates tRRD constraints.</span>
<a name="l02919"></a>02919 <span class="comment">                                                         Set TRRD (CSR field) = RNDUP[tRRD(ns)/tCYC(ns)]-2,</span>
<a name="l02920"></a>02920 <span class="comment">                                                         where tRRD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02921"></a>02921 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02922"></a>02922 <span class="comment">                                                         TYP=max(4nCK, 10ns)</span>
<a name="l02923"></a>02923 <span class="comment">                                                            - 000: RESERVED</span>
<a name="l02924"></a>02924 <span class="comment">                                                            - 001: 3 tCYC</span>
<a name="l02925"></a>02925 <span class="comment">                                                            - ...</span>
<a name="l02926"></a>02926 <span class="comment">                                                            - 110: 8 tCYC</span>
<a name="l02927"></a>02927 <span class="comment">                                                            - 111: 9 tCYC */</span>
<a name="l02928"></a>02928     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a06a3501a0b12bc59f56352771a1f2320">trfc</a>                         : 5;  <span class="comment">/**&lt; Indicates tRFC constraints.</span>
<a name="l02929"></a>02929 <span class="comment">                                                         Set TRFC (CSR field) = RNDUP[tRFC(ns)/(8*tCYC(ns))],</span>
<a name="l02930"></a>02930 <span class="comment">                                                         where tRFC is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02931"></a>02931 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02932"></a>02932 <span class="comment">                                                         TYP=90-350ns</span>
<a name="l02933"></a>02933 <span class="comment">                                                              - 00000: RESERVED</span>
<a name="l02934"></a>02934 <span class="comment">                                                              - 00001: 8 tCYC</span>
<a name="l02935"></a>02935 <span class="comment">                                                              - 00010: 16 tCYC</span>
<a name="l02936"></a>02936 <span class="comment">                                                              - 00011: 24 tCYC</span>
<a name="l02937"></a>02937 <span class="comment">                                                              - 00100: 32 tCYC</span>
<a name="l02938"></a>02938 <span class="comment">                                                              - ...</span>
<a name="l02939"></a>02939 <span class="comment">                                                              - 11110: 240 tCYC</span>
<a name="l02940"></a>02940 <span class="comment">                                                              - 11111: 248 tCYC */</span>
<a name="l02941"></a>02941     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#ac3e01c06cf478600ce18acad0a7222be">twtr</a>                         : 4;  <span class="comment">/**&lt; Indicates tWTR constraints.</span>
<a name="l02942"></a>02942 <span class="comment">                                                         Set TWTR (CSR field) = RNDUP[tWTR(ns)/tCYC(ns)]-1,</span>
<a name="l02943"></a>02943 <span class="comment">                                                         where tWTR is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02944"></a>02944 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02945"></a>02945 <span class="comment">                                                         TYP=max(4nCK, 7.5ns)</span>
<a name="l02946"></a>02946 <span class="comment">                                                             - 0000: RESERVED</span>
<a name="l02947"></a>02947 <span class="comment">                                                             - 0001: 2</span>
<a name="l02948"></a>02948 <span class="comment">                                                             - ...</span>
<a name="l02949"></a>02949 <span class="comment">                                                             - 0111: 8</span>
<a name="l02950"></a>02950 <span class="comment">                                                             - 1000-1111: RESERVED */</span>
<a name="l02951"></a>02951     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a22493d6603209610baae71f41e5c9270">trcd</a>                         : 4;  <span class="comment">/**&lt; Indicates tRCD constraints.</span>
<a name="l02952"></a>02952 <span class="comment">                                                         Set TRCD (CSR field) = RNDUP[tRCD(ns)/tCYC(ns)],</span>
<a name="l02953"></a>02953 <span class="comment">                                                         where tRCD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02954"></a>02954 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02955"></a>02955 <span class="comment">                                                         TYP=10-15ns</span>
<a name="l02956"></a>02956 <span class="comment">                                                             - 0000: RESERVED</span>
<a name="l02957"></a>02957 <span class="comment">                                                             - 0001: 2 (2 is the smallest value allowed)</span>
<a name="l02958"></a>02958 <span class="comment">                                                             - 0002: 2</span>
<a name="l02959"></a>02959 <span class="comment">                                                             - ...</span>
<a name="l02960"></a>02960 <span class="comment">                                                             - 1001: 9</span>
<a name="l02961"></a>02961 <span class="comment">                                                             - 1010-1111: RESERVED</span>
<a name="l02962"></a>02962 <span class="comment">                                                         In 2T mode, make this register TRCD-1, not going</span>
<a name="l02963"></a>02963 <span class="comment">                                                         below 2. */</span>
<a name="l02964"></a>02964     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#aa9d901c73688ba688867ecb935396898">tras</a>                         : 5;  <span class="comment">/**&lt; Indicates tRAS constraints.</span>
<a name="l02965"></a>02965 <span class="comment">                                                         Set TRAS (CSR field) = RNDUP[tRAS(ns)/tCYC(ns)]-1,</span>
<a name="l02966"></a>02966 <span class="comment">                                                         where tRAS is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02967"></a>02967 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02968"></a>02968 <span class="comment">                                                         TYP=35ns-9*tREFI</span>
<a name="l02969"></a>02969 <span class="comment">                                                             - 00000: RESERVED</span>
<a name="l02970"></a>02970 <span class="comment">                                                             - 00001: 2 tCYC</span>
<a name="l02971"></a>02971 <span class="comment">                                                             - 00010: 3 tCYC</span>
<a name="l02972"></a>02972 <span class="comment">                                                             - ...</span>
<a name="l02973"></a>02973 <span class="comment">                                                             - 11111: 32 tCYC */</span>
<a name="l02974"></a>02974     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#ac2fb475e79772449a6f4cfdc3ec53189">tmprr</a>                        : 4;  <span class="comment">/**&lt; Indicates tMPRR constraints.</span>
<a name="l02975"></a>02975 <span class="comment">                                                         Set TMPRR (CSR field) = RNDUP[tMPRR(ns)/tCYC(ns)]-1,</span>
<a name="l02976"></a>02976 <span class="comment">                                                         where tMPRR is from the DDR3 spec, and tCYC(ns)</span>
<a name="l02977"></a>02977 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l02978"></a>02978 <span class="comment">                                                         TYP=1nCK */</span>
<a name="l02979"></a>02979 <span class="preprocessor">#else</span>
<a name="l02980"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#ac2fb475e79772449a6f4cfdc3ec53189">02980</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#ac2fb475e79772449a6f4cfdc3ec53189">tmprr</a>                        : 4;
<a name="l02981"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#aa9d901c73688ba688867ecb935396898">02981</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#aa9d901c73688ba688867ecb935396898">tras</a>                         : 5;
<a name="l02982"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a22493d6603209610baae71f41e5c9270">02982</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a22493d6603209610baae71f41e5c9270">trcd</a>                         : 4;
<a name="l02983"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#ac3e01c06cf478600ce18acad0a7222be">02983</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#ac3e01c06cf478600ce18acad0a7222be">twtr</a>                         : 4;
<a name="l02984"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a06a3501a0b12bc59f56352771a1f2320">02984</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a06a3501a0b12bc59f56352771a1f2320">trfc</a>                         : 5;
<a name="l02985"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#acff7afd8e0f41a0d49fc260737617479">02985</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#acff7afd8e0f41a0d49fc260737617479">trrd</a>                         : 3;
<a name="l02986"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#adce2e4dff2d3d69f0eb6f60275884d86">02986</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#adce2e4dff2d3d69f0eb6f60275884d86">txp</a>                          : 3;
<a name="l02987"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a78acd32cd0c1162ae16f3c5e36e09369">02987</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a78acd32cd0c1162ae16f3c5e36e09369">twlmrd</a>                       : 4;
<a name="l02988"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a9b664f3fd28d7ccaf289e9aea68752b5">02988</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a9b664f3fd28d7ccaf289e9aea68752b5">twldqsen</a>                     : 4;
<a name="l02989"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a00d5af1e43809934e4b5a4374bf50b2b">02989</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a00d5af1e43809934e4b5a4374bf50b2b">tfaw</a>                         : 5;
<a name="l02990"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a6cfdf8709816d459018bdfd32b6c97db">02990</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a6cfdf8709816d459018bdfd32b6c97db">txpdll</a>                       : 5;
<a name="l02991"></a><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a05a0785626ce069b99a20c21386f0b14">02991</a>     uint64_t <a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__cn63xxp1.html#a05a0785626ce069b99a20c21386f0b14">reserved_46_63</a>               : 18;
<a name="l02992"></a>02992 <span class="preprocessor">#endif</span>
<a name="l02993"></a>02993 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__timing__params1.html#a34f930d4db123faa63e2380d87487880">cn63xxp1</a>;
<a name="l02994"></a><a class="code" href="unioncvmx__dfm__timing__params1.html#a089997fc52960cb1a36d9b75b52b477c">02994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__timing__params1_1_1cvmx__dfm__timing__params1__s.html">cvmx_dfm_timing_params1_s</a>      <a class="code" href="unioncvmx__dfm__timing__params1.html#a089997fc52960cb1a36d9b75b52b477c">cn66xx</a>;
<a name="l02995"></a>02995 };
<a name="l02996"></a><a class="code" href="cvmx-dfm-defs_8h.html#ac06ad321b274e131314b027c8bcd9e11">02996</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__timing__params1.html" title="cvmx_dfm_timing_params1">cvmx_dfm_timing_params1</a> <a class="code" href="unioncvmx__dfm__timing__params1.html" title="cvmx_dfm_timing_params1">cvmx_dfm_timing_params1_t</a>;
<a name="l02997"></a>02997 <span class="comment"></span>
<a name="l02998"></a>02998 <span class="comment">/**</span>
<a name="l02999"></a>02999 <span class="comment"> * cvmx_dfm_wlevel_ctl</span>
<a name="l03000"></a>03000 <span class="comment"> */</span>
<a name="l03001"></a><a class="code" href="unioncvmx__dfm__wlevel__ctl.html">03001</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__wlevel__ctl.html" title="cvmx_dfm_wlevel_ctl">cvmx_dfm_wlevel_ctl</a> {
<a name="l03002"></a><a class="code" href="unioncvmx__dfm__wlevel__ctl.html#a41e16b08249d9c2cc6d7062c1465d20b">03002</a>     uint64_t <a class="code" href="unioncvmx__dfm__wlevel__ctl.html#a41e16b08249d9c2cc6d7062c1465d20b">u64</a>;
<a name="l03003"></a><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html">03003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html">cvmx_dfm_wlevel_ctl_s</a> {
<a name="l03004"></a>03004 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03005"></a>03005 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a966d1602cfc3f25164c5fded393cc880">reserved_22_63</a>               : 42;
<a name="l03006"></a>03006     uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a0fa0d78a392231e5dd02a2e5bc8e2f99">rtt_nom</a>                      : 3;  <span class="comment">/**&lt; RTT_NOM</span>
<a name="l03007"></a>03007 <span class="comment">                                                         DFM writes a decoded value to MR1[Rtt_Nom] of the rank during</span>
<a name="l03008"></a>03008 <span class="comment">                                                         write leveling. Per JEDEC DDR3 specifications,</span>
<a name="l03009"></a>03009 <span class="comment">                                                         only values MR1[Rtt_Nom] = 1 (RQZ/4), 2 (RQZ/2), or 3 (RQZ/6)</span>
<a name="l03010"></a>03010 <span class="comment">                                                         are allowed during write leveling with output buffer enabled.</span>
<a name="l03011"></a>03011 <span class="comment">                                                         000 : DFM writes 001 (RZQ/4)   to MR1[Rtt_Nom]</span>
<a name="l03012"></a>03012 <span class="comment">                                                         001 : DFM writes 010 (RZQ/2)   to MR1[Rtt_Nom]</span>
<a name="l03013"></a>03013 <span class="comment">                                                         010 : DFM writes 011 (RZQ/6)   to MR1[Rtt_Nom]</span>
<a name="l03014"></a>03014 <span class="comment">                                                         011 : DFM writes 100 (RZQ/12)  to MR1[Rtt_Nom]</span>
<a name="l03015"></a>03015 <span class="comment">                                                         100 : DFM writes 101 (RZQ/8)   to MR1[Rtt_Nom]</span>
<a name="l03016"></a>03016 <span class="comment">                                                         101 : DFM writes 110 (Rsvd)    to MR1[Rtt_Nom]</span>
<a name="l03017"></a>03017 <span class="comment">                                                         110 : DFM writes 111 (Rsvd)    to  MR1[Rtt_Nom]</span>
<a name="l03018"></a>03018 <span class="comment">                                                         111 : DFM writes 000 (Disabled) to MR1[Rtt_Nom] */</span>
<a name="l03019"></a>03019     uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a8b3084aa31db93d9e403f858396f7f19">bitmask</a>                      : 8;  <span class="comment">/**&lt; Mask to select bit lanes on which write-leveling</span>
<a name="l03020"></a>03020 <span class="comment">                                                         feedback is returned when OR_DIS is set to 1 */</span>
<a name="l03021"></a>03021     uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a61493c82c10fca01b04c2f1261485fc8">or_dis</a>                       : 1;  <span class="comment">/**&lt; Disable or&apos;ing of bits in a byte lane when computing</span>
<a name="l03022"></a>03022 <span class="comment">                                                         the write-leveling bitmask */</span>
<a name="l03023"></a>03023     uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#ad6936b844ec01123a499e0593a2ce8c3">sset</a>                         : 1;  <span class="comment">/**&lt; Run write-leveling on the current setting only. */</span>
<a name="l03024"></a>03024     uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a564c5d31a5b872afb5abbe5530d2c2d6">lanemask</a>                     : 9;  <span class="comment">/**&lt; One-hot mask to select byte lane to be leveled by</span>
<a name="l03025"></a>03025 <span class="comment">                                                         the write-leveling sequence</span>
<a name="l03026"></a>03026 <span class="comment">                                                         Used with x16 parts where the upper and lower byte</span>
<a name="l03027"></a>03027 <span class="comment">                                                         lanes need to be leveled independently</span>
<a name="l03028"></a>03028 <span class="comment">                                                         LANEMASK&lt;8:2&gt; must be zero. */</span>
<a name="l03029"></a>03029 <span class="preprocessor">#else</span>
<a name="l03030"></a><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a564c5d31a5b872afb5abbe5530d2c2d6">03030</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a564c5d31a5b872afb5abbe5530d2c2d6">lanemask</a>                     : 9;
<a name="l03031"></a><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#ad6936b844ec01123a499e0593a2ce8c3">03031</a>     uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#ad6936b844ec01123a499e0593a2ce8c3">sset</a>                         : 1;
<a name="l03032"></a><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a61493c82c10fca01b04c2f1261485fc8">03032</a>     uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a61493c82c10fca01b04c2f1261485fc8">or_dis</a>                       : 1;
<a name="l03033"></a><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a8b3084aa31db93d9e403f858396f7f19">03033</a>     uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a8b3084aa31db93d9e403f858396f7f19">bitmask</a>                      : 8;
<a name="l03034"></a><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a0fa0d78a392231e5dd02a2e5bc8e2f99">03034</a>     uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a0fa0d78a392231e5dd02a2e5bc8e2f99">rtt_nom</a>                      : 3;
<a name="l03035"></a><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a966d1602cfc3f25164c5fded393cc880">03035</a>     uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html#a966d1602cfc3f25164c5fded393cc880">reserved_22_63</a>               : 42;
<a name="l03036"></a>03036 <span class="preprocessor">#endif</span>
<a name="l03037"></a>03037 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__wlevel__ctl.html#a74551bdcae3b0f1bd6e2a260c82e3f2f">s</a>;
<a name="l03038"></a><a class="code" href="unioncvmx__dfm__wlevel__ctl.html#a222a264daee29ecc25de36aad5f38ee1">03038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html">cvmx_dfm_wlevel_ctl_s</a>          <a class="code" href="unioncvmx__dfm__wlevel__ctl.html#a222a264daee29ecc25de36aad5f38ee1">cn63xx</a>;
<a name="l03039"></a><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__cn63xxp1.html">03039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__cn63xxp1.html">cvmx_dfm_wlevel_ctl_cn63xxp1</a> {
<a name="l03040"></a>03040 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03041"></a>03041 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__cn63xxp1.html#aa3ceb06eaf9cfaad98aa9ff995704daf">reserved_10_63</a>               : 54;
<a name="l03042"></a>03042     uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__cn63xxp1.html#abf0ee81650d7dc0b23397c3364b4be34">sset</a>                         : 1;  <span class="comment">/**&lt; Run write-leveling on the current setting only. */</span>
<a name="l03043"></a>03043     uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__cn63xxp1.html#ae38ebb6811470693b39e910864dd30e0">lanemask</a>                     : 9;  <span class="comment">/**&lt; One-hot mask to select byte lane to be leveled by</span>
<a name="l03044"></a>03044 <span class="comment">                                                         the write-leveling sequence</span>
<a name="l03045"></a>03045 <span class="comment">                                                         Used with x16 parts where the upper and lower byte</span>
<a name="l03046"></a>03046 <span class="comment">                                                         lanes need to be leveled independently</span>
<a name="l03047"></a>03047 <span class="comment">                                                         LANEMASK&lt;8:2&gt; must be zero. */</span>
<a name="l03048"></a>03048 <span class="preprocessor">#else</span>
<a name="l03049"></a><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__cn63xxp1.html#ae38ebb6811470693b39e910864dd30e0">03049</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__cn63xxp1.html#ae38ebb6811470693b39e910864dd30e0">lanemask</a>                     : 9;
<a name="l03050"></a><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__cn63xxp1.html#abf0ee81650d7dc0b23397c3364b4be34">03050</a>     uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__cn63xxp1.html#abf0ee81650d7dc0b23397c3364b4be34">sset</a>                         : 1;
<a name="l03051"></a><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__cn63xxp1.html#aa3ceb06eaf9cfaad98aa9ff995704daf">03051</a>     uint64_t <a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__cn63xxp1.html#aa3ceb06eaf9cfaad98aa9ff995704daf">reserved_10_63</a>               : 54;
<a name="l03052"></a>03052 <span class="preprocessor">#endif</span>
<a name="l03053"></a>03053 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__wlevel__ctl.html#ad0395fdc5a22b4b44f10e4acd86f6969">cn63xxp1</a>;
<a name="l03054"></a><a class="code" href="unioncvmx__dfm__wlevel__ctl.html#a7582464fef4eb9a56f88312be1f0d04e">03054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wlevel__ctl_1_1cvmx__dfm__wlevel__ctl__s.html">cvmx_dfm_wlevel_ctl_s</a>          <a class="code" href="unioncvmx__dfm__wlevel__ctl.html#a7582464fef4eb9a56f88312be1f0d04e">cn66xx</a>;
<a name="l03055"></a>03055 };
<a name="l03056"></a><a class="code" href="cvmx-dfm-defs_8h.html#afbc79fadc761b18d75d5fb1d7582c63f">03056</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__wlevel__ctl.html" title="cvmx_dfm_wlevel_ctl">cvmx_dfm_wlevel_ctl</a> <a class="code" href="unioncvmx__dfm__wlevel__ctl.html" title="cvmx_dfm_wlevel_ctl">cvmx_dfm_wlevel_ctl_t</a>;
<a name="l03057"></a>03057 <span class="comment"></span>
<a name="l03058"></a>03058 <span class="comment">/**</span>
<a name="l03059"></a>03059 <span class="comment"> * cvmx_dfm_wlevel_dbg</span>
<a name="l03060"></a>03060 <span class="comment"> *</span>
<a name="l03061"></a>03061 <span class="comment"> * Notes:</span>
<a name="l03062"></a>03062 <span class="comment"> * A given write of DFM_WLEVEL_DBG returns the write-leveling pass/fail results for all possible</span>
<a name="l03063"></a>03063 <span class="comment"> * delay settings (i.e. the BITMASK) for only one byte in the last rank that the HW write-leveled.</span>
<a name="l03064"></a>03064 <span class="comment"> * DFM_WLEVEL_DBG[BYTE] selects the particular byte.</span>
<a name="l03065"></a>03065 <span class="comment"> * To get these pass/fail results for another different rank, you must run the hardware write-leveling</span>
<a name="l03066"></a>03066 <span class="comment"> * again. For example, it is possible to get the BITMASK results for every byte of every rank</span>
<a name="l03067"></a>03067 <span class="comment"> * if you run write-leveling separately for each rank, probing DFM_WLEVEL_DBG between each</span>
<a name="l03068"></a>03068 <span class="comment"> * write-leveling.</span>
<a name="l03069"></a>03069 <span class="comment"> */</span>
<a name="l03070"></a><a class="code" href="unioncvmx__dfm__wlevel__dbg.html">03070</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__wlevel__dbg.html" title="cvmx_dfm_wlevel_dbg">cvmx_dfm_wlevel_dbg</a> {
<a name="l03071"></a><a class="code" href="unioncvmx__dfm__wlevel__dbg.html#a8aab31e8f0b6f05170343e0156d53437">03071</a>     uint64_t <a class="code" href="unioncvmx__dfm__wlevel__dbg.html#a8aab31e8f0b6f05170343e0156d53437">u64</a>;
<a name="l03072"></a><a class="code" href="structcvmx__dfm__wlevel__dbg_1_1cvmx__dfm__wlevel__dbg__s.html">03072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wlevel__dbg_1_1cvmx__dfm__wlevel__dbg__s.html">cvmx_dfm_wlevel_dbg_s</a> {
<a name="l03073"></a>03073 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03074"></a>03074 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__wlevel__dbg_1_1cvmx__dfm__wlevel__dbg__s.html#a325eca11e12f2c719a27228a0dcdc761">reserved_12_63</a>               : 52;
<a name="l03075"></a>03075     uint64_t <a class="code" href="structcvmx__dfm__wlevel__dbg_1_1cvmx__dfm__wlevel__dbg__s.html#a153eaeeb97420a5d1141e206e8f86c52">bitmask</a>                      : 8;  <span class="comment">/**&lt; Bitmask generated during deskew settings sweep</span>
<a name="l03076"></a>03076 <span class="comment">                                                         if DFM_WLEVEL_CTL[SSET]=0</span>
<a name="l03077"></a>03077 <span class="comment">                                                           BITMASK[n]=0 means deskew setting n failed</span>
<a name="l03078"></a>03078 <span class="comment">                                                           BITMASK[n]=1 means deskew setting n passed</span>
<a name="l03079"></a>03079 <span class="comment">                                                           for 0 &lt;= n &lt;= 7</span>
<a name="l03080"></a>03080 <span class="comment">                                                           BITMASK contains the first 8 results of the total 16</span>
<a name="l03081"></a>03081 <span class="comment">                                                           collected by DFM during the write-leveling sequence</span>
<a name="l03082"></a>03082 <span class="comment">                                                         else if DFM_WLEVEL_CTL[SSET]=1</span>
<a name="l03083"></a>03083 <span class="comment">                                                           BITMASK[0]=0 means curr deskew setting failed</span>
<a name="l03084"></a>03084 <span class="comment">                                                           BITMASK[0]=1 means curr deskew setting passed */</span>
<a name="l03085"></a>03085     uint64_t <a class="code" href="structcvmx__dfm__wlevel__dbg_1_1cvmx__dfm__wlevel__dbg__s.html#a40354cb359286117b8f93bb185208a02">byte</a>                         : 4;  <span class="comment">/**&lt; 0 &lt;= BYTE &lt;= 8 */</span>
<a name="l03086"></a>03086 <span class="preprocessor">#else</span>
<a name="l03087"></a><a class="code" href="structcvmx__dfm__wlevel__dbg_1_1cvmx__dfm__wlevel__dbg__s.html#a40354cb359286117b8f93bb185208a02">03087</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__wlevel__dbg_1_1cvmx__dfm__wlevel__dbg__s.html#a40354cb359286117b8f93bb185208a02">byte</a>                         : 4;
<a name="l03088"></a><a class="code" href="structcvmx__dfm__wlevel__dbg_1_1cvmx__dfm__wlevel__dbg__s.html#a153eaeeb97420a5d1141e206e8f86c52">03088</a>     uint64_t <a class="code" href="structcvmx__dfm__wlevel__dbg_1_1cvmx__dfm__wlevel__dbg__s.html#a153eaeeb97420a5d1141e206e8f86c52">bitmask</a>                      : 8;
<a name="l03089"></a><a class="code" href="structcvmx__dfm__wlevel__dbg_1_1cvmx__dfm__wlevel__dbg__s.html#a325eca11e12f2c719a27228a0dcdc761">03089</a>     uint64_t <a class="code" href="structcvmx__dfm__wlevel__dbg_1_1cvmx__dfm__wlevel__dbg__s.html#a325eca11e12f2c719a27228a0dcdc761">reserved_12_63</a>               : 52;
<a name="l03090"></a>03090 <span class="preprocessor">#endif</span>
<a name="l03091"></a>03091 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__wlevel__dbg.html#a557f28c44c152ab6d5ad5c99e8cae87d">s</a>;
<a name="l03092"></a><a class="code" href="unioncvmx__dfm__wlevel__dbg.html#a0ac0ffe6a64910930c0b9d4fa1fd2b99">03092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wlevel__dbg_1_1cvmx__dfm__wlevel__dbg__s.html">cvmx_dfm_wlevel_dbg_s</a>          <a class="code" href="unioncvmx__dfm__wlevel__dbg.html#a0ac0ffe6a64910930c0b9d4fa1fd2b99">cn63xx</a>;
<a name="l03093"></a><a class="code" href="unioncvmx__dfm__wlevel__dbg.html#a6800aa320b49e7628f4b6ad54abdf386">03093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wlevel__dbg_1_1cvmx__dfm__wlevel__dbg__s.html">cvmx_dfm_wlevel_dbg_s</a>          <a class="code" href="unioncvmx__dfm__wlevel__dbg.html#a6800aa320b49e7628f4b6ad54abdf386">cn63xxp1</a>;
<a name="l03094"></a><a class="code" href="unioncvmx__dfm__wlevel__dbg.html#a9985f24f9e8ed210f4fb26c447df4c38">03094</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wlevel__dbg_1_1cvmx__dfm__wlevel__dbg__s.html">cvmx_dfm_wlevel_dbg_s</a>          <a class="code" href="unioncvmx__dfm__wlevel__dbg.html#a9985f24f9e8ed210f4fb26c447df4c38">cn66xx</a>;
<a name="l03095"></a>03095 };
<a name="l03096"></a><a class="code" href="cvmx-dfm-defs_8h.html#a54b2cf5763b938af9c29f68eb49bc891">03096</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__wlevel__dbg.html" title="cvmx_dfm_wlevel_dbg">cvmx_dfm_wlevel_dbg</a> <a class="code" href="unioncvmx__dfm__wlevel__dbg.html" title="cvmx_dfm_wlevel_dbg">cvmx_dfm_wlevel_dbg_t</a>;
<a name="l03097"></a>03097 <span class="comment"></span>
<a name="l03098"></a>03098 <span class="comment">/**</span>
<a name="l03099"></a>03099 <span class="comment"> * cvmx_dfm_wlevel_rank#</span>
<a name="l03100"></a>03100 <span class="comment"> *</span>
<a name="l03101"></a>03101 <span class="comment"> * Notes:</span>
<a name="l03102"></a>03102 <span class="comment"> * This is TWO CSRs per DFM, one per each rank. (front bunk/back bunk)</span>
<a name="l03103"></a>03103 <span class="comment"> *</span>
<a name="l03104"></a>03104 <span class="comment"> * Deskew setting is measured in units of 1/8 FCLK, so the above BYTE* values can range over 4 FCLKs.</span>
<a name="l03105"></a>03105 <span class="comment"> *</span>
<a name="l03106"></a>03106 <span class="comment"> * Assuming DFM_WLEVEL_CTL[SSET]=0, the BYTE*&lt;2:0&gt; values are not used during write-leveling, and</span>
<a name="l03107"></a>03107 <span class="comment"> * they are over-written by the hardware as part of the write-leveling sequence. (HW sets STATUS==3</span>
<a name="l03108"></a>03108 <span class="comment"> * after HW write-leveling completes for the rank). SW needs to set BYTE*&lt;4:3&gt; bits.</span>
<a name="l03109"></a>03109 <span class="comment"> *</span>
<a name="l03110"></a>03110 <span class="comment"> * Each CSR may also be written by SW, but not while a write-leveling sequence is in progress. (HW sets STATUS==1 after a CSR write.)</span>
<a name="l03111"></a>03111 <span class="comment"> *</span>
<a name="l03112"></a>03112 <span class="comment"> * SW initiates a HW write-leveling sequence by programming DFM_WLEVEL_CTL and writing RANKMASK and INIT_START=1 with SEQUENCE=6 in DFM_CONFIG.</span>
<a name="l03113"></a>03113 <span class="comment"> * DFM will then step through and accumulate write leveling results for 8 unique delay settings (twice), starting at a delay of</span>
<a name="l03114"></a>03114 <span class="comment"> * DFM_WLEVEL_RANKn[BYTE*&lt;4:3&gt;]*8 CK increasing by 1/8 CK each setting. HW will then set DFM_WLEVEL_RANKn[BYTE*&lt;2:0&gt;] to indicate the</span>
<a name="l03115"></a>03115 <span class="comment"> * first write leveling result of &apos;1&apos; that followed a reslt of &apos;0&apos; during the sequence by searching for a &apos;1100&apos; pattern in the generated</span>
<a name="l03116"></a>03116 <span class="comment"> * bitmask, except that DFM will always write DFM_WLEVEL_RANKn[BYTE*&lt;0&gt;]=0. If HW is unable to find a match for a &apos;1100&apos; pattern, then HW will</span>
<a name="l03117"></a>03117 <span class="comment"> * set DFM_WLEVEL_RANKn[BYTE*&lt;2:0&gt;] to 4.</span>
<a name="l03118"></a>03118 <span class="comment"> * See DFM_WLEVEL_CTL.</span>
<a name="l03119"></a>03119 <span class="comment"> */</span>
<a name="l03120"></a><a class="code" href="unioncvmx__dfm__wlevel__rankx.html">03120</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__wlevel__rankx.html" title="cvmx_dfm_wlevel_rank#">cvmx_dfm_wlevel_rankx</a> {
<a name="l03121"></a><a class="code" href="unioncvmx__dfm__wlevel__rankx.html#a81e046c2c2deea1bb5161e1a06994fe0">03121</a>     uint64_t <a class="code" href="unioncvmx__dfm__wlevel__rankx.html#a81e046c2c2deea1bb5161e1a06994fe0">u64</a>;
<a name="l03122"></a><a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html">03122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html">cvmx_dfm_wlevel_rankx_s</a> {
<a name="l03123"></a>03123 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03124"></a>03124 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#af7f6c284856d75b5985e9d7b757ebbe9">reserved_47_63</a>               : 17;
<a name="l03125"></a>03125     uint64_t <a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#a4d2801c5bda89e27e5997f65ed82fc6d">status</a>                       : 2;  <span class="comment">/**&lt; Indicates status of the write-leveling and where</span>
<a name="l03126"></a>03126 <span class="comment">                                                         the BYTE* programmings in &lt;44:0&gt; came from:</span>
<a name="l03127"></a>03127 <span class="comment">                                                         0 = BYTE* values are their reset value</span>
<a name="l03128"></a>03128 <span class="comment">                                                         1 = BYTE* values were set via a CSR write to this register</span>
<a name="l03129"></a>03129 <span class="comment">                                                         2 = write-leveling sequence currently in progress (BYTE* values are unpredictable)</span>
<a name="l03130"></a>03130 <span class="comment">                                                         3 = BYTE* values came from a complete write-leveling sequence, irrespective of</span>
<a name="l03131"></a>03131 <span class="comment">                                                             which lanes are masked via DFM_WLEVEL_CTL[LANEMASK] */</span>
<a name="l03132"></a>03132     uint64_t <a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#af177be8aae61419575b1d4c7a6fc6062">reserved_10_44</a>               : 35;
<a name="l03133"></a>03133     uint64_t <a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#a0e132ea1bf8030f53fae0bae5b6dcdd8">byte1</a>                        : 5;  <span class="comment">/**&lt; Deskew setting</span>
<a name="l03134"></a>03134 <span class="comment">                                                         Bit 0 of BYTE1 must be zero during normal operation */</span>
<a name="l03135"></a>03135     uint64_t <a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#a082abfed275096f0fc922ac2a836556a">byte0</a>                        : 5;  <span class="comment">/**&lt; Deskew setting</span>
<a name="l03136"></a>03136 <span class="comment">                                                         Bit 0 of BYTE0 must be zero during normal operation */</span>
<a name="l03137"></a>03137 <span class="preprocessor">#else</span>
<a name="l03138"></a><a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#a082abfed275096f0fc922ac2a836556a">03138</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#a082abfed275096f0fc922ac2a836556a">byte0</a>                        : 5;
<a name="l03139"></a><a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#a0e132ea1bf8030f53fae0bae5b6dcdd8">03139</a>     uint64_t <a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#a0e132ea1bf8030f53fae0bae5b6dcdd8">byte1</a>                        : 5;
<a name="l03140"></a><a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#af177be8aae61419575b1d4c7a6fc6062">03140</a>     uint64_t <a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#af177be8aae61419575b1d4c7a6fc6062">reserved_10_44</a>               : 35;
<a name="l03141"></a><a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#a4d2801c5bda89e27e5997f65ed82fc6d">03141</a>     uint64_t <a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#a4d2801c5bda89e27e5997f65ed82fc6d">status</a>                       : 2;
<a name="l03142"></a><a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#af7f6c284856d75b5985e9d7b757ebbe9">03142</a>     uint64_t <a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html#af7f6c284856d75b5985e9d7b757ebbe9">reserved_47_63</a>               : 17;
<a name="l03143"></a>03143 <span class="preprocessor">#endif</span>
<a name="l03144"></a>03144 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__wlevel__rankx.html#a284b786d3678c181630bd6efd29f22a7">s</a>;
<a name="l03145"></a><a class="code" href="unioncvmx__dfm__wlevel__rankx.html#aef7a685b938c2d765b08c241399e3538">03145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html">cvmx_dfm_wlevel_rankx_s</a>        <a class="code" href="unioncvmx__dfm__wlevel__rankx.html#aef7a685b938c2d765b08c241399e3538">cn63xx</a>;
<a name="l03146"></a><a class="code" href="unioncvmx__dfm__wlevel__rankx.html#a8b51a02a5269a97688fbe507aafeaeea">03146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html">cvmx_dfm_wlevel_rankx_s</a>        <a class="code" href="unioncvmx__dfm__wlevel__rankx.html#a8b51a02a5269a97688fbe507aafeaeea">cn63xxp1</a>;
<a name="l03147"></a><a class="code" href="unioncvmx__dfm__wlevel__rankx.html#afc69ccbc2280ca468a132d387d9f6ba6">03147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wlevel__rankx_1_1cvmx__dfm__wlevel__rankx__s.html">cvmx_dfm_wlevel_rankx_s</a>        <a class="code" href="unioncvmx__dfm__wlevel__rankx.html#afc69ccbc2280ca468a132d387d9f6ba6">cn66xx</a>;
<a name="l03148"></a>03148 };
<a name="l03149"></a><a class="code" href="cvmx-dfm-defs_8h.html#a6f630a674fd11efaf9b4eede4a4cb7ac">03149</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__wlevel__rankx.html" title="cvmx_dfm_wlevel_rank#">cvmx_dfm_wlevel_rankx</a> <a class="code" href="unioncvmx__dfm__wlevel__rankx.html" title="cvmx_dfm_wlevel_rank#">cvmx_dfm_wlevel_rankx_t</a>;
<a name="l03150"></a>03150 <span class="comment"></span>
<a name="l03151"></a>03151 <span class="comment">/**</span>
<a name="l03152"></a>03152 <span class="comment"> * cvmx_dfm_wodt_mask</span>
<a name="l03153"></a>03153 <span class="comment"> *</span>
<a name="l03154"></a>03154 <span class="comment"> * DFM_WODT_MASK = DFM Write OnDieTermination mask</span>
<a name="l03155"></a>03155 <span class="comment"> * System designers may desire to terminate DQ/DQS/DM lines for higher frequency DDR operations</span>
<a name="l03156"></a>03156 <span class="comment"> * especially on a multi-rank system. DDR3 DQ/DM/DQS I/O&apos;s have built in</span>
<a name="l03157"></a>03157 <span class="comment"> * Termination resistor that can be turned on or off by the controller, after meeting tAOND and tAOF</span>
<a name="l03158"></a>03158 <span class="comment"> * timing requirements. Each Rank has its own ODT pin that fans out to all the memory parts</span>
<a name="l03159"></a>03159 <span class="comment"> * in that rank. System designers may prefer different combinations of ODT ON&apos;s for writes</span>
<a name="l03160"></a>03160 <span class="comment"> * into different ranks. Octeon supports full programmability by way of the mask register below.</span>
<a name="l03161"></a>03161 <span class="comment"> * Each Rank position has its own 8-bit programmable field.</span>
<a name="l03162"></a>03162 <span class="comment"> * When the controller does a write to that rank, it sets the 4 ODT pins to the MASK pins below.</span>
<a name="l03163"></a>03163 <span class="comment"> * For eg., When doing a write into Rank0, a system designer may desire to terminate the lines</span>
<a name="l03164"></a>03164 <span class="comment"> * with the resistor on Dimm0/Rank1. The mask WODT_D0_R0 would then be [00000010].</span>
<a name="l03165"></a>03165 <span class="comment"> * Octeon drives the appropriate mask values on the ODT pins by default. If this feature is not</span>
<a name="l03166"></a>03166 <span class="comment"> * required, write 0 in this register.</span>
<a name="l03167"></a>03167 <span class="comment"> *</span>
<a name="l03168"></a>03168 <span class="comment"> * Notes:</span>
<a name="l03169"></a>03169 <span class="comment"> * - DFM_WODT_MASK functions a little differently than DFM_RODT_MASK.  While, in DFM_RODT_MASK, the other</span>
<a name="l03170"></a>03170 <span class="comment"> * rank(s) are ODT-ed, in DFM_WODT_MASK, the rank in which the write CAS is issued can be ODT-ed as well.</span>
<a name="l03171"></a>03171 <span class="comment"> * - For a two rank system and a write op to rank0: use RODT_D0_R0&lt;1:0&gt; to terminate lines on rank1 and/or rank0.</span>
<a name="l03172"></a>03172 <span class="comment"> * - For a two rank system and a write op to rank1: use RODT_D0_R1&lt;1:0&gt; to terminate lines on rank1 and/or rank0.</span>
<a name="l03173"></a>03173 <span class="comment"> * - When a given RANK is selected, the WODT mask for that RANK is used.</span>
<a name="l03174"></a>03174 <span class="comment"> *</span>
<a name="l03175"></a>03175 <span class="comment"> * DFM always writes 128-bit words independently via one write CAS operation per word.</span>
<a name="l03176"></a>03176 <span class="comment"> * When a WODT mask bit is set, DFM asserts the OCTEON ODT output pin(s) starting the same cycle</span>
<a name="l03177"></a>03177 <span class="comment"> * as the write CAS operation. Then, OCTEON normally continues to assert the ODT output pin(s) for five</span>
<a name="l03178"></a>03178 <span class="comment"> * more cycles - for a total of 6 cycles for the entire word write - satisfying the 6 cycle DDR3</span>
<a name="l03179"></a>03179 <span class="comment"> * ODTH8 requirements. But it is possible for DFM to issue two word writes  separated by as few</span>
<a name="l03180"></a>03180 <span class="comment"> * as WtW = 4 or 5 cycles. In that case, DFM asserts the ODT output pin(s) for the WODT mask of the</span>
<a name="l03181"></a>03181 <span class="comment"> * first word write for WtW cycles, then asserts the ODT output pin(s) for the WODT mask of the</span>
<a name="l03182"></a>03182 <span class="comment"> * second write for 6 cycles (or less if a third word write follows within 4 or 5</span>
<a name="l03183"></a>03183 <span class="comment"> * cycles of this second word write). Note that it may be necessary to force DFM to space back-to-back</span>
<a name="l03184"></a>03184 <span class="comment"> * word writes to different ranks apart by at least 6 cycles to prevent DDR3 ODTH8 violations.</span>
<a name="l03185"></a>03185 <span class="comment"> */</span>
<a name="l03186"></a><a class="code" href="unioncvmx__dfm__wodt__mask.html">03186</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__wodt__mask.html" title="cvmx_dfm_wodt_mask">cvmx_dfm_wodt_mask</a> {
<a name="l03187"></a><a class="code" href="unioncvmx__dfm__wodt__mask.html#a62a7682cfb5c11135b48595286451c31">03187</a>     uint64_t <a class="code" href="unioncvmx__dfm__wodt__mask.html#a62a7682cfb5c11135b48595286451c31">u64</a>;
<a name="l03188"></a><a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html">03188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html">cvmx_dfm_wodt_mask_s</a> {
<a name="l03189"></a>03189 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03190"></a>03190 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a9f19d6cafe652bd85d3b25f4e5902a64">wodt_d3_r1</a>                   : 8;  <span class="comment">/**&lt; Not used by DFM. */</span>
<a name="l03191"></a>03191     uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#adeb138595c10fdc4af2e903fbbbd275d">wodt_d3_r0</a>                   : 8;  <span class="comment">/**&lt; Not used by DFM. */</span>
<a name="l03192"></a>03192     uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a8bb7b61332993fee54d9329e72eba14d">wodt_d2_r1</a>                   : 8;  <span class="comment">/**&lt; Not used by DFM. */</span>
<a name="l03193"></a>03193     uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a51707cba6e75bd8e3830bdb7696ae600">wodt_d2_r0</a>                   : 8;  <span class="comment">/**&lt; Not used by DFM. */</span>
<a name="l03194"></a>03194     uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a917aa672efb09eb0554520286cf38568">wodt_d1_r1</a>                   : 8;  <span class="comment">/**&lt; Not used by DFM. */</span>
<a name="l03195"></a>03195     uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a285be108e0dc4d024b1e3ad04f8d1f50">wodt_d1_r0</a>                   : 8;  <span class="comment">/**&lt; Not used by DFM. */</span>
<a name="l03196"></a>03196     uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a543649fdbdd6fc60d7a4d76dcafe0b0c">wodt_d0_r1</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask RANK1</span>
<a name="l03197"></a>03197 <span class="comment">                                                         WODT_D0_R1&lt;7:2&gt; not used by DFM.</span>
<a name="l03198"></a>03198 <span class="comment">                                                         WODT_D0_R1&lt;1:0&gt; is also not used by DFM when RANK_ENA is not set. */</span>
<a name="l03199"></a>03199     uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a923042ff713acd843967e62e42a11b0d">wodt_d0_r0</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask RANK0</span>
<a name="l03200"></a>03200 <span class="comment">                                                         WODT_D0_R0&lt;7:2&gt; not used by DFM. */</span>
<a name="l03201"></a>03201 <span class="preprocessor">#else</span>
<a name="l03202"></a><a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a923042ff713acd843967e62e42a11b0d">03202</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a923042ff713acd843967e62e42a11b0d">wodt_d0_r0</a>                   : 8;
<a name="l03203"></a><a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a543649fdbdd6fc60d7a4d76dcafe0b0c">03203</a>     uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a543649fdbdd6fc60d7a4d76dcafe0b0c">wodt_d0_r1</a>                   : 8;
<a name="l03204"></a><a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a285be108e0dc4d024b1e3ad04f8d1f50">03204</a>     uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a285be108e0dc4d024b1e3ad04f8d1f50">wodt_d1_r0</a>                   : 8;
<a name="l03205"></a><a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a917aa672efb09eb0554520286cf38568">03205</a>     uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a917aa672efb09eb0554520286cf38568">wodt_d1_r1</a>                   : 8;
<a name="l03206"></a><a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a51707cba6e75bd8e3830bdb7696ae600">03206</a>     uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a51707cba6e75bd8e3830bdb7696ae600">wodt_d2_r0</a>                   : 8;
<a name="l03207"></a><a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a8bb7b61332993fee54d9329e72eba14d">03207</a>     uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a8bb7b61332993fee54d9329e72eba14d">wodt_d2_r1</a>                   : 8;
<a name="l03208"></a><a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#adeb138595c10fdc4af2e903fbbbd275d">03208</a>     uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#adeb138595c10fdc4af2e903fbbbd275d">wodt_d3_r0</a>                   : 8;
<a name="l03209"></a><a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a9f19d6cafe652bd85d3b25f4e5902a64">03209</a>     uint64_t <a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html#a9f19d6cafe652bd85d3b25f4e5902a64">wodt_d3_r1</a>                   : 8;
<a name="l03210"></a>03210 <span class="preprocessor">#endif</span>
<a name="l03211"></a>03211 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dfm__wodt__mask.html#a8e07417d496b97f9d9a3c34c7ee7fc4c">s</a>;
<a name="l03212"></a><a class="code" href="unioncvmx__dfm__wodt__mask.html#a1251565c948d8847524bc2ed109efb15">03212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html">cvmx_dfm_wodt_mask_s</a>           <a class="code" href="unioncvmx__dfm__wodt__mask.html#a1251565c948d8847524bc2ed109efb15">cn63xx</a>;
<a name="l03213"></a><a class="code" href="unioncvmx__dfm__wodt__mask.html#aad8a0a9ddaa285770610e6910919bdbf">03213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html">cvmx_dfm_wodt_mask_s</a>           <a class="code" href="unioncvmx__dfm__wodt__mask.html#aad8a0a9ddaa285770610e6910919bdbf">cn63xxp1</a>;
<a name="l03214"></a><a class="code" href="unioncvmx__dfm__wodt__mask.html#a7a1322cac034699d8b123dd249793b04">03214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dfm__wodt__mask_1_1cvmx__dfm__wodt__mask__s.html">cvmx_dfm_wodt_mask_s</a>           <a class="code" href="unioncvmx__dfm__wodt__mask.html#a7a1322cac034699d8b123dd249793b04">cn66xx</a>;
<a name="l03215"></a>03215 };
<a name="l03216"></a><a class="code" href="cvmx-dfm-defs_8h.html#a5337541fdd1d4eba9262f721fdc4053e">03216</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dfm__wodt__mask.html" title="cvmx_dfm_wodt_mask">cvmx_dfm_wodt_mask</a> <a class="code" href="unioncvmx__dfm__wodt__mask.html" title="cvmx_dfm_wodt_mask">cvmx_dfm_wodt_mask_t</a>;
<a name="l03217"></a>03217 
<a name="l03218"></a>03218 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
