###############################################################
#  Generated by:      Cadence Encounter 11.10-p003_1
#  OS:                Linux x86_64(Host ID flip1.engr.oregonstate.edu)
#  Generated on:      Sun Jun  9 07:39:52 2013
#  Design:            sensor
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix sensor_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin shift_register_sm0/data_out_reg[23]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[23]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.848
= Slack Time                    9.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.283 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.357 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.406 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.753 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.869 | 
     | U158                                | IN2 ^ -> Q ^  | AO22X1  | 0.084 |   0.848 |    9.953 | 
     | shift_register_sm0/data_out_reg[23] | D ^           | DFFX1   | 0.000 |   0.848 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.106 | 
     | shift_register_sm0/data_out_reg[23] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.106 | 
     +----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin shift_register_sm0/data_out_reg[12]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[12]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.847
= Slack Time                    9.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.284 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.358 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.407 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.754 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.870 | 
     | U169                                | IN2 ^ -> Q ^  | AO22X1  | 0.084 |   0.847 |    9.953 | 
     | shift_register_sm0/data_out_reg[12] | D ^           | DFFX1   | 0.000 |   0.847 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.106 | 
     | shift_register_sm0/data_out_reg[12] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.106 | 
     +----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin shift_register_sm0/data_out_reg[20]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[20]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.847
= Slack Time                    9.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.284 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.358 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.407 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.754 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.870 | 
     | U161                                | IN2 ^ -> Q ^  | AO22X1  | 0.084 |   0.847 |    9.953 | 
     | shift_register_sm0/data_out_reg[20] | D ^           | DFFX1   | 0.000 |   0.847 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.106 | 
     | shift_register_sm0/data_out_reg[20] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.106 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin shift_register_sm0/data_out_reg[16]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[16]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.847
= Slack Time                    9.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.284 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.358 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.407 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.754 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.870 | 
     | U165                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.847 |    9.953 | 
     | shift_register_sm0/data_out_reg[16] | D ^           | DFFX1   | 0.000 |   0.847 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.107 | 
     | shift_register_sm0/data_out_reg[16] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.107 | 
     +----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin shift_register_sm0/data_out_reg[18]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[18]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.847
= Slack Time                    9.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.284 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.358 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.407 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.754 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.870 | 
     | U163                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.847 |    9.953 | 
     | shift_register_sm0/data_out_reg[18] | D ^           | DFFX1   | 0.000 |   0.847 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.107 | 
     | shift_register_sm0/data_out_reg[18] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.107 | 
     +----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin shift_register_sm0/data_out_reg[21]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[21]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.847
= Slack Time                    9.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.284 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.358 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.407 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.754 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.870 | 
     | U160                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.847 |    9.953 | 
     | shift_register_sm0/data_out_reg[21] | D ^           | DFFX1   | 0.000 |   0.847 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.107 | 
     | shift_register_sm0/data_out_reg[21] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.107 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin shift_register_sm0/data_out_reg[22]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[22]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.847
= Slack Time                    9.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.285 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.359 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.408 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.755 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.871 | 
     | U159                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.847 |    9.954 | 
     | shift_register_sm0/data_out_reg[22] | D ^           | DFFX1   | 0.000 |   0.847 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.107 | 
     | shift_register_sm0/data_out_reg[22] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.107 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin shift_register_sm0/data_out_reg[17]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[17]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.846
= Slack Time                    9.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.285 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.359 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.408 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.755 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.871 | 
     | U164                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.846 |    9.954 | 
     | shift_register_sm0/data_out_reg[17] | D ^           | DFFX1   | 0.000 |   0.846 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.108 | 
     | shift_register_sm0/data_out_reg[17] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.108 | 
     +----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin shift_register_sm0/data_out_reg[19]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[19]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.846
= Slack Time                    9.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.285 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.359 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.408 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.755 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.871 | 
     | U162                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.846 |    9.954 | 
     | shift_register_sm0/data_out_reg[19] | D ^           | DFFX1   | 0.000 |   0.846 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.108 | 
     | shift_register_sm0/data_out_reg[19] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.108 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin shift_register_sm0/data_out_reg[13]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[13]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.846
= Slack Time                    9.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.286 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.360 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.408 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.756 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.871 | 
     | U168                                | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.846 |    9.954 | 
     | shift_register_sm0/data_out_reg[13] | D ^           | DFFX1   | 0.000 |   0.846 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.108 | 
     | shift_register_sm0/data_out_reg[13] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.108 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin shift_register_sm0/data_out_reg[15]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[15]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.846
= Slack Time                    9.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.286 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.360 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.409 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.756 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.872 | 
     | U166                                | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.846 |    9.954 | 
     | shift_register_sm0/data_out_reg[15] | D ^           | DFFX1   | 0.000 |   0.846 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.108 | 
     | shift_register_sm0/data_out_reg[15] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.108 | 
     +----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin shift_register_sm0/data_out_reg[14]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[14]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.845
= Slack Time                    9.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.286 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.361 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.409 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.756 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.872 | 
     | U167                                | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.845 |    9.954 | 
     | shift_register_sm0/data_out_reg[14] | D ^           | DFFX1   | 0.000 |   0.845 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.109 | 
     | shift_register_sm0/data_out_reg[14] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.109 | 
     +----------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin shift_register_sm0/data_out_reg[7]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[7]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.836
= Slack Time                    9.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.295 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.369 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.418 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.765 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.870 | 
     | U174                               | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.836 |    9.953 | 
     | shift_register_sm0/data_out_reg[7] | D ^           | DFFX1   | 0.000 |   0.836 |    9.953 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.117 | 
     | shift_register_sm0/data_out_reg[7] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.117 | 
     +---------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin shift_register_sm0/data_out_reg[0]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[0]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.835
= Slack Time                    9.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.296 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.370 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.419 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.766 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.871 | 
     | U181                               | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.835 |    9.954 | 
     | shift_register_sm0/data_out_reg[0] | D ^           | DFFX1   | 0.000 |   0.835 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.118 | 
     | shift_register_sm0/data_out_reg[0] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.118 | 
     +---------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin shift_register_sm0/data_out_reg[11]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[11]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.835
= Slack Time                    9.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.296 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.371 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.419 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.767 | 
     | U45                                 | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.872 | 
     | U170                                | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.835 |    9.954 | 
     | shift_register_sm0/data_out_reg[11] | D ^           | DFFX1   | 0.000 |   0.835 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.119 | 
     | shift_register_sm0/data_out_reg[11] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.119 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin shift_register_sm0/data_out_reg[1]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[1]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.835
= Slack Time                    9.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.297 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.371 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.767 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.872 | 
     | U180                               | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.835 |    9.954 | 
     | shift_register_sm0/data_out_reg[1] | D ^           | DFFX1   | 0.000 |   0.835 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.119 | 
     | shift_register_sm0/data_out_reg[1] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.119 | 
     +---------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin shift_register_sm0/data_out_reg[8]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[8]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.835
= Slack Time                    9.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.297 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.371 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.767 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.872 | 
     | U173                               | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.835 |    9.954 | 
     | shift_register_sm0/data_out_reg[8] | D ^           | DFFX1   | 0.000 |   0.835 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.119 | 
     | shift_register_sm0/data_out_reg[8] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.119 | 
     +---------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin shift_register_sm0/data_out_reg[4]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[4]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.834
= Slack Time                    9.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.297 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.371 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.767 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.872 | 
     | U177                               | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.834 |    9.954 | 
     | shift_register_sm0/data_out_reg[4] | D ^           | DFFX1   | 0.000 |   0.834 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.119 | 
     | shift_register_sm0/data_out_reg[4] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.119 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin shift_register_sm0/data_out_reg[5]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[5]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.834
= Slack Time                    9.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.297 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.371 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.767 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.872 | 
     | U176                               | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.834 |    9.954 | 
     | shift_register_sm0/data_out_reg[5] | D ^           | DFFX1   | 0.000 |   0.834 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.119 | 
     | shift_register_sm0/data_out_reg[5] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.119 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin shift_register_sm0/data_out_reg[6]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[6]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.834
= Slack Time                    9.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.297 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.371 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.767 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.872 | 
     | U175                               | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.834 |    9.954 | 
     | shift_register_sm0/data_out_reg[6] | D ^           | DFFX1   | 0.000 |   0.834 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.119 | 
     | shift_register_sm0/data_out_reg[6] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.119 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin shift_register_sm0/data_out_reg[2]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[2]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.834
= Slack Time                    9.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.297 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.372 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.767 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.873 | 
     | U179                               | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.834 |    9.954 | 
     | shift_register_sm0/data_out_reg[2] | D ^           | DFFX1   | 0.000 |   0.834 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.120 | 
     | shift_register_sm0/data_out_reg[2] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.120 | 
     +---------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin shift_register_sm0/data_out_reg[3]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[3]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.834
= Slack Time                    9.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.297 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.372 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.768 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.873 | 
     | U178                               | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.834 |    9.954 | 
     | shift_register_sm0/data_out_reg[3] | D ^           | DFFX1   | 0.000 |   0.834 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.120 | 
     | shift_register_sm0/data_out_reg[3] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.120 | 
     +---------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin shift_register_sm0/data_out_reg[9]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[9]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.834
= Slack Time                    9.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.298 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.372 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.768 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.873 | 
     | U172                               | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.834 |    9.954 | 
     | shift_register_sm0/data_out_reg[9] | D ^           | DFFX1   | 0.000 |   0.834 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.120 | 
     | shift_register_sm0/data_out_reg[9] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.120 | 
     +---------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin shift_register_sm0/data_out_reg[10]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[10]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.834
= Slack Time                    9.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.298 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.372 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.768 | 
     | U45                                 | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.873 | 
     | U171                                | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.834 |    9.954 | 
     | shift_register_sm0/data_out_reg[10] | D ^           | DFFX1   | 0.000 |   0.834 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.120 | 
     | shift_register_sm0/data_out_reg[10] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.120 | 
     +----------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin shift_register_sm0/data_out_reg[26]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[26]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.955
- Arrival Time                  0.788
= Slack Time                    9.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.345 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.419 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.468 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.815 | 
     | U16                                 | IN v -> QN ^  | INVX0   | 0.064 |   0.711 |    9.879 | 
     | U155                                | IN2 ^ -> Q ^  | AO22X1  | 0.077 |   0.788 |    9.955 | 
     | shift_register_sm0/data_out_reg[26] | D ^           | DFFX1   | 0.000 |   0.788 |    9.955 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.167 | 
     | shift_register_sm0/data_out_reg[26] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.167 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin shift_register_sm0/data_out_reg[27]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[27]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.956
- Arrival Time                  0.786
= Slack Time                    9.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.348 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.422 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.470 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.818 | 
     | U16                                 | IN v -> QN ^  | INVX0   | 0.064 |   0.712 |    9.881 | 
     | U154                                | IN2 ^ -> Q ^  | AO22X1  | 0.074 |   0.786 |    9.956 | 
     | shift_register_sm0/data_out_reg[27] | D ^           | DFFX1   | 0.000 |   0.786 |    9.956 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.170 | 
     | shift_register_sm0/data_out_reg[27] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.170 | 
     +----------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin shift_register_sm0/data_out_reg[29]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[29]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.956
- Arrival Time                  0.785
= Slack Time                    9.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.348 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.423 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.471 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.819 | 
     | U16                                 | IN v -> QN ^  | INVX0   | 0.064 |   0.711 |    9.882 | 
     | U152                                | IN2 ^ -> Q ^  | AO22X1  | 0.073 |   0.785 |    9.956 | 
     | shift_register_sm0/data_out_reg[29] | D ^           | DFFX1   | 0.000 |   0.785 |    9.956 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.171 | 
     | shift_register_sm0/data_out_reg[29] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.171 | 
     +----------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin shift_register_sm0/data_out_reg[28]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[28]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.956
- Arrival Time                  0.784
= Slack Time                    9.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.349 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.423 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.472 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.819 | 
     | U16                                 | IN v -> QN ^  | INVX0   | 0.064 |   0.712 |    9.883 | 
     | U153                                | IN2 ^ -> Q ^  | AO22X1  | 0.073 |   0.784 |    9.956 | 
     | shift_register_sm0/data_out_reg[28] | D ^           | DFFX1   | 0.000 |   0.784 |    9.956 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.171 | 
     | shift_register_sm0/data_out_reg[28] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.171 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin shift_register_sm0/data_out_reg[24]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[24]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.956
- Arrival Time                  0.784
= Slack Time                    9.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.350 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.424 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.473 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.820 | 
     | U16                                 | IN v -> QN ^  | INVX0   | 0.064 |   0.712 |    9.884 | 
     | U157                                | IN2 ^ -> Q ^  | AO22X1  | 0.072 |   0.784 |    9.956 | 
     | shift_register_sm0/data_out_reg[24] | D ^           | DFFX1   | 0.000 |   0.784 |    9.956 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.172 | 
     | shift_register_sm0/data_out_reg[24] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.172 | 
     +----------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin shift_register_sm0/data_out_reg[25]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[25]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.956
- Arrival Time                  0.783
= Slack Time                    9.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.350 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.424 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.473 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.820 | 
     | U16                                 | IN v -> QN ^  | INVX0   | 0.064 |   0.711 |    9.884 | 
     | U156                                | IN2 ^ -> Q ^  | AO22X1  | 0.072 |   0.783 |    9.956 | 
     | shift_register_sm0/data_out_reg[25] | D ^           | DFFX1   | 0.000 |   0.783 |    9.956 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.172 | 
     | shift_register_sm0/data_out_reg[25] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.172 | 
     +----------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin shift_register_sm0/data_out_reg[30]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[30]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.956
- Arrival Time                  0.773
= Slack Time                    9.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.361 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.436 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.484 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.832 | 
     | U5                                  | IN v -> QN ^  | INVX0   | 0.053 |   0.700 |    9.884 | 
     | U151                                | IN2 ^ -> Q ^  | AO22X1  | 0.072 |   0.773 |    9.956 | 
     | shift_register_sm0/data_out_reg[30] | D ^           | DFFX1   | 0.000 |   0.773 |    9.956 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.184 | 
     | shift_register_sm0/data_out_reg[30] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.184 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin shift_register_sm0/data_out_reg[31]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[31]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.956
- Arrival Time                  0.772
= Slack Time                    9.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.362 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.436 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.485 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.832 | 
     | U5                                  | IN v -> QN ^  | INVX0   | 0.053 |   0.700 |    9.884 | 
     | U150                                | IN2 ^ -> Q ^  | AO22X1  | 0.072 |   0.772 |    9.956 | 
     | shift_register_sm0/data_out_reg[31] | D ^           | DFFX1   | 0.000 |   0.772 |    9.956 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.184 | 
     | shift_register_sm0/data_out_reg[31] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.184 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin shift_register_sm0/load_sr_reg/CLK 
Endpoint:   shift_register_sm0/load_sr_reg/RSTB (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                             (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.920
- Arrival Time                  0.700
= Slack Time                    9.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |               |          |       |  Time   |   Time   | 
     |--------------------------------+---------------+----------+-------+---------+----------| 
     |                                | reset_n ^     |          |       |   0.178 |    9.398 | 
     | U96                            | IN ^ -> QN v  | INVX0    | 0.074 |   0.252 |    9.472 | 
     | U95                            | IN1 v -> QN ^ | NOR2X0   | 0.049 |   0.301 |    9.521 | 
     | U68                            | IN1 ^ -> QN v | NAND2X0  | 0.347 |   0.648 |    9.868 | 
     | U5                             | IN v -> QN ^  | INVX0    | 0.053 |   0.700 |    9.920 | 
     | shift_register_sm0/load_sr_reg | RSTB ^        | DFFSSRX1 | 0.000 |   0.700 |    9.920 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |   Cell   | Delay | Arrival | Required | 
     |                                |       |          |       |  Time   |   Time   | 
     |--------------------------------+-------+----------+-------+---------+----------| 
     |                                | clk ^ |          |       |   0.000 |   -9.220 | 
     | shift_register_sm0/load_sr_reg | CLK ^ | DFFSSRX1 | 0.000 |   0.000 |   -9.220 | 
     +--------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin shift_register_sm0/out_reg[14]/CLK 
Endpoint:   shift_register_sm0/out_reg[14]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                          (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.977
- Arrival Time                  0.612
= Slack Time                    9.366
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |               |         |       |  Time   |   Time   | 
     |--------------------------------+---------------+---------+-------+---------+----------| 
     |                                | reset_n v     |         |       |   0.253 |    9.619 | 
     | U96                            | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.670 | 
     | U95                            | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.742 | 
     | U81                            | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.786 | 
     | U65                            | IN2 v -> QN ^ | NAND2X0 | 0.068 |   0.488 |    9.853 | 
     | U57                            | IN ^ -> QN v  | INVX0   | 0.067 |   0.554 |    9.920 | 
     | U183                           | IN1 v -> Q v  | AO22X1  | 0.058 |   0.612 |    9.977 | 
     | shift_register_sm0/out_reg[14] | D v           | DFFX1   | 0.000 |   0.612 |    9.977 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                |       |       |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-------+---------+----------| 
     |                                | clk ^ |       |       |   0.000 |   -9.366 | 
     | shift_register_sm0/out_reg[14] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.366 | 
     +-----------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin shift_register_sm0/out_reg[12]/CLK 
Endpoint:   shift_register_sm0/out_reg[12]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                          (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.611
= Slack Time                    9.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |               |         |       |  Time   |   Time   | 
     |--------------------------------+---------------+---------+-------+---------+----------| 
     |                                | reset_n v     |         |       |   0.253 |    9.619 | 
     | U96                            | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.671 | 
     | U95                            | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.742 | 
     | U81                            | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.786 | 
     | U65                            | IN2 v -> QN ^ | NAND2X0 | 0.068 |   0.488 |    9.854 | 
     | U57                            | IN ^ -> QN v  | INVX0   | 0.067 |   0.554 |    9.921 | 
     | U185                           | IN1 v -> Q v  | AO22X1  | 0.057 |   0.611 |    9.978 | 
     | shift_register_sm0/out_reg[12] | D v           | DFFX1   | 0.000 |   0.611 |    9.978 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                |       |       |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-------+---------+----------| 
     |                                | clk ^ |       |       |   0.000 |   -9.367 | 
     | shift_register_sm0/out_reg[12] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.367 | 
     +-----------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin shift_register_sm0/out_reg[13]/CLK 
Endpoint:   shift_register_sm0/out_reg[13]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                          (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.611
= Slack Time                    9.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |               |         |       |  Time   |   Time   | 
     |--------------------------------+---------------+---------+-------+---------+----------| 
     |                                | reset_n v     |         |       |   0.253 |    9.619 | 
     | U96                            | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.671 | 
     | U95                            | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.742 | 
     | U81                            | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.787 | 
     | U65                            | IN2 v -> QN ^ | NAND2X0 | 0.068 |   0.488 |    9.854 | 
     | U57                            | IN ^ -> QN v  | INVX0   | 0.067 |   0.554 |    9.921 | 
     | U184                           | IN1 v -> Q v  | AO22X1  | 0.057 |   0.611 |    9.978 | 
     | shift_register_sm0/out_reg[13] | D v           | DFFX1   | 0.000 |   0.611 |    9.978 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                |       |       |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-------+---------+----------| 
     |                                | clk ^ |       |       |   0.000 |   -9.367 | 
     | shift_register_sm0/out_reg[13] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.367 | 
     +-----------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin shift_register_sm0/out_reg[11]/CLK 
Endpoint:   shift_register_sm0/out_reg[11]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                          (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.610
= Slack Time                    9.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |               |         |       |  Time   |   Time   | 
     |--------------------------------+---------------+---------+-------+---------+----------| 
     |                                | reset_n v     |         |       |   0.253 |    9.620 | 
     | U96                            | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.672 | 
     | U95                            | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.743 | 
     | U81                            | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.787 | 
     | U65                            | IN2 v -> QN ^ | NAND2X0 | 0.068 |   0.488 |    9.855 | 
     | U57                            | IN ^ -> QN v  | INVX0   | 0.067 |   0.554 |    9.922 | 
     | U186                           | IN1 v -> Q v  | AO22X1  | 0.056 |   0.610 |    9.978 | 
     | shift_register_sm0/out_reg[11] | D v           | DFFX1   | 0.000 |   0.610 |    9.978 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                |       |       |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-------+---------+----------| 
     |                                | clk ^ |       |       |   0.000 |   -9.368 | 
     | shift_register_sm0/out_reg[11] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.368 | 
     +-----------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin shift_register_sm0/out_reg[15]/CLK 
Endpoint:   shift_register_sm0/out_reg[15]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                          (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.610
= Slack Time                    9.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |               |         |       |  Time   |   Time   | 
     |--------------------------------+---------------+---------+-------+---------+----------| 
     |                                | reset_n v     |         |       |   0.253 |    9.621 | 
     | U96                            | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.672 | 
     | U95                            | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.744 | 
     | U81                            | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.788 | 
     | U65                            | IN2 v -> QN ^ | NAND2X0 | 0.068 |   0.488 |    9.856 | 
     | U57                            | IN ^ -> QN v  | INVX0   | 0.067 |   0.554 |    9.922 | 
     | U182                           | IN1 v -> Q v  | AO22X1  | 0.056 |   0.610 |    9.978 | 
     | shift_register_sm0/out_reg[15] | D v           | DFFX1   | 0.000 |   0.610 |    9.978 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                |       |       |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-------+---------+----------| 
     |                                | clk ^ |       |       |   0.000 |   -9.368 | 
     | shift_register_sm0/out_reg[15] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.368 | 
     +-----------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin shift_register_sm0/out_reg[8]/CLK 
Endpoint:   shift_register_sm0/out_reg[8]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                         (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.609
= Slack Time                    9.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |               |         |       |  Time   |   Time   | 
     |-------------------------------+---------------+---------+-------+---------+----------| 
     |                               | reset_n v     |         |       |   0.253 |    9.621 | 
     | U96                           | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.673 | 
     | U95                           | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.744 | 
     | U81                           | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.788 | 
     | U65                           | IN2 v -> QN ^ | NAND2X0 | 0.068 |   0.488 |    9.856 | 
     | U57                           | IN ^ -> QN v  | INVX0   | 0.067 |   0.554 |    9.922 | 
     | U189                          | IN1 v -> Q v  | AO22X1  | 0.055 |   0.609 |    9.978 | 
     | shift_register_sm0/out_reg[8] | D v           | DFFX1   | 0.000 |   0.609 |    9.978 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                               |       |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+-------+---------+----------| 
     |                               | clk ^ |       |       |   0.000 |   -9.368 | 
     | shift_register_sm0/out_reg[8] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.368 | 
     +----------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin shift_register_sm0/out_reg[9]/CLK 
Endpoint:   shift_register_sm0/out_reg[9]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                         (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.609
= Slack Time                    9.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |               |         |       |  Time   |   Time   | 
     |-------------------------------+---------------+---------+-------+---------+----------| 
     |                               | reset_n v     |         |       |   0.253 |    9.621 | 
     | U96                           | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.673 | 
     | U95                           | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.744 | 
     | U81                           | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.788 | 
     | U65                           | IN2 v -> QN ^ | NAND2X0 | 0.068 |   0.488 |    9.856 | 
     | U57                           | IN ^ -> QN v  | INVX0   | 0.067 |   0.554 |    9.922 | 
     | U188                          | IN1 v -> Q v  | AO22X1  | 0.055 |   0.609 |    9.978 | 
     | shift_register_sm0/out_reg[9] | D v           | DFFX1   | 0.000 |   0.609 |    9.978 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                               |       |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+-------+---------+----------| 
     |                               | clk ^ |       |       |   0.000 |   -9.368 | 
     | shift_register_sm0/out_reg[9] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.368 | 
     +----------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin shift_register_sm0/out_reg[10]/CLK 
Endpoint:   shift_register_sm0/out_reg[10]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                          (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.609
= Slack Time                    9.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |               |         |       |  Time   |   Time   | 
     |--------------------------------+---------------+---------+-------+---------+----------| 
     |                                | reset_n v     |         |       |   0.253 |    9.621 | 
     | U96                            | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.673 | 
     | U95                            | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.744 | 
     | U81                            | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.789 | 
     | U65                            | IN2 v -> QN ^ | NAND2X0 | 0.068 |   0.488 |    9.856 | 
     | U57                            | IN ^ -> QN v  | INVX0   | 0.067 |   0.554 |    9.923 | 
     | U187                           | IN1 v -> Q v  | AO22X1  | 0.055 |   0.609 |    9.978 | 
     | shift_register_sm0/out_reg[10] | D v           | DFFX1   | 0.000 |   0.609 |    9.978 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                |       |       |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-------+---------+----------| 
     |                                | clk ^ |       |       |   0.000 |   -9.369 | 
     | shift_register_sm0/out_reg[10] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.369 | 
     +-----------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin shift_register_sm0/out_reg[0]/CLK 
Endpoint:   shift_register_sm0/out_reg[0]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                         (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.608
= Slack Time                    9.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |               |         |       |  Time   |   Time   | 
     |-------------------------------+---------------+---------+-------+---------+----------| 
     |                               | reset_n v     |         |       |   0.253 |    9.622 | 
     | U96                           | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.674 | 
     | U95                           | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.745 | 
     | U81                           | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.789 | 
     | U66                           | IN1 v -> QN ^ | NAND2X0 | 0.062 |   0.482 |    9.852 | 
     | U56                           | IN ^ -> QN v  | INVX0   | 0.067 |   0.550 |    9.919 | 
     | U197                          | IN2 v -> Q v  | AO22X1  | 0.059 |   0.608 |    9.978 | 
     | shift_register_sm0/out_reg[0] | D v           | DFFX1   | 0.000 |   0.608 |    9.978 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                               |       |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+-------+---------+----------| 
     |                               | clk ^ |       |       |   0.000 |   -9.369 | 
     | shift_register_sm0/out_reg[0] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.369 | 
     +----------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin shift_register_sm0/out_reg[4]/CLK 
Endpoint:   shift_register_sm0/out_reg[4]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                         (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.608
= Slack Time                    9.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |               |         |       |  Time   |   Time   | 
     |-------------------------------+---------------+---------+-------+---------+----------| 
     |                               | reset_n v     |         |       |   0.253 |    9.623 | 
     | U96                           | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.674 | 
     | U95                           | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.746 | 
     | U81                           | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.790 | 
     | U66                           | IN1 v -> QN ^ | NAND2X0 | 0.062 |   0.482 |    9.852 | 
     | U56                           | IN ^ -> QN v  | INVX0   | 0.067 |   0.550 |    9.920 | 
     | U193                          | IN2 v -> Q v  | AO22X1  | 0.058 |   0.608 |    9.978 | 
     | shift_register_sm0/out_reg[4] | D v           | DFFX1   | 0.000 |   0.608 |    9.978 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                               |       |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+-------+---------+----------| 
     |                               | clk ^ |       |       |   0.000 |   -9.370 | 
     | shift_register_sm0/out_reg[4] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.370 | 
     +----------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin shift_register_sm0/out_reg[1]/CLK 
Endpoint:   shift_register_sm0/out_reg[1]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                         (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.608
= Slack Time                    9.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |               |         |       |  Time   |   Time   | 
     |-------------------------------+---------------+---------+-------+---------+----------| 
     |                               | reset_n v     |         |       |   0.253 |    9.623 | 
     | U96                           | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.675 | 
     | U95                           | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.746 | 
     | U81                           | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.790 | 
     | U66                           | IN1 v -> QN ^ | NAND2X0 | 0.062 |   0.482 |    9.852 | 
     | U56                           | IN ^ -> QN v  | INVX0   | 0.067 |   0.550 |    9.920 | 
     | U196                          | IN2 v -> Q v  | AO22X1  | 0.058 |   0.608 |    9.978 | 
     | shift_register_sm0/out_reg[1] | D v           | DFFX1   | 0.000 |   0.608 |    9.978 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                               |       |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+-------+---------+----------| 
     |                               | clk ^ |       |       |   0.000 |   -9.370 | 
     | shift_register_sm0/out_reg[1] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.370 | 
     +----------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin shift_register_sm0/out_reg[3]/CLK 
Endpoint:   shift_register_sm0/out_reg[3]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                         (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.608
= Slack Time                    9.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |               |         |       |  Time   |   Time   | 
     |-------------------------------+---------------+---------+-------+---------+----------| 
     |                               | reset_n v     |         |       |   0.253 |    9.623 | 
     | U96                           | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.675 | 
     | U95                           | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.746 | 
     | U81                           | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.790 | 
     | U66                           | IN1 v -> QN ^ | NAND2X0 | 0.062 |   0.482 |    9.853 | 
     | U56                           | IN ^ -> QN v  | INVX0   | 0.067 |   0.550 |    9.920 | 
     | U194                          | IN2 v -> Q v  | AO22X1  | 0.058 |   0.608 |    9.978 | 
     | shift_register_sm0/out_reg[3] | D v           | DFFX1   | 0.000 |   0.608 |    9.978 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                               |       |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+-------+---------+----------| 
     |                               | clk ^ |       |       |   0.000 |   -9.370 | 
     | shift_register_sm0/out_reg[3] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.370 | 
     +----------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin shift_register_sm0/out_reg[2]/CLK 
Endpoint:   shift_register_sm0/out_reg[2]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                         (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.607
= Slack Time                    9.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |               |         |       |  Time   |   Time   | 
     |-------------------------------+---------------+---------+-------+---------+----------| 
     |                               | reset_n v     |         |       |   0.253 |    9.623 | 
     | U96                           | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.675 | 
     | U95                           | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.746 | 
     | U81                           | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.791 | 
     | U66                           | IN1 v -> QN ^ | NAND2X0 | 0.062 |   0.482 |    9.853 | 
     | U56                           | IN ^ -> QN v  | INVX0   | 0.067 |   0.550 |    9.920 | 
     | U195                          | IN2 v -> Q v  | AO22X1  | 0.058 |   0.607 |    9.978 | 
     | shift_register_sm0/out_reg[2] | D v           | DFFX1   | 0.000 |   0.607 |    9.978 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                               |       |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+-------+---------+----------| 
     |                               | clk ^ |       |       |   0.000 |   -9.371 | 
     | shift_register_sm0/out_reg[2] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.371 | 
     +----------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin shift_register_sm0/out_reg[6]/CLK 
Endpoint:   shift_register_sm0/out_reg[6]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                         (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.607
= Slack Time                    9.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |               |         |       |  Time   |   Time   | 
     |-------------------------------+---------------+---------+-------+---------+----------| 
     |                               | reset_n v     |         |       |   0.253 |    9.624 | 
     | U96                           | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.675 | 
     | U95                           | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.747 | 
     | U81                           | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.791 | 
     | U66                           | IN1 v -> QN ^ | NAND2X0 | 0.062 |   0.482 |    9.853 | 
     | U56                           | IN ^ -> QN v  | INVX0   | 0.067 |   0.550 |    9.921 | 
     | U191                          | IN2 v -> Q v  | AO22X1  | 0.057 |   0.607 |    9.978 | 
     | shift_register_sm0/out_reg[6] | D v           | DFFX1   | 0.000 |   0.607 |    9.978 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                               |       |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+-------+---------+----------| 
     |                               | clk ^ |       |       |   0.000 |   -9.371 | 
     | shift_register_sm0/out_reg[6] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.371 | 
     +----------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin shift_register_sm0/out_reg[7]/CLK 
Endpoint:   shift_register_sm0/out_reg[7]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                         (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.607
= Slack Time                    9.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |               |         |       |  Time   |   Time   | 
     |-------------------------------+---------------+---------+-------+---------+----------| 
     |                               | reset_n v     |         |       |   0.253 |    9.624 | 
     | U96                           | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.675 | 
     | U95                           | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.747 | 
     | U81                           | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.791 | 
     | U66                           | IN1 v -> QN ^ | NAND2X0 | 0.062 |   0.482 |    9.853 | 
     | U56                           | IN ^ -> QN v  | INVX0   | 0.067 |   0.550 |    9.921 | 
     | U190                          | IN2 v -> Q v  | AO22X1  | 0.057 |   0.607 |    9.978 | 
     | shift_register_sm0/out_reg[7] | D v           | DFFX1   | 0.000 |   0.607 |    9.978 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                               |       |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+-------+---------+----------| 
     |                               | clk ^ |       |       |   0.000 |   -9.371 | 
     | shift_register_sm0/out_reg[7] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.371 | 
     +----------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin shift_register_sm0/out_reg[5]/CLK 
Endpoint:   shift_register_sm0/out_reg[5]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                         (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.607
= Slack Time                    9.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |               |         |       |  Time   |   Time   | 
     |-------------------------------+---------------+---------+-------+---------+----------| 
     |                               | reset_n v     |         |       |   0.253 |    9.624 | 
     | U96                           | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.676 | 
     | U95                           | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.747 | 
     | U81                           | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.791 | 
     | U66                           | IN1 v -> QN ^ | NAND2X0 | 0.062 |   0.482 |    9.854 | 
     | U56                           | IN ^ -> QN v  | INVX0   | 0.067 |   0.550 |    9.921 | 
     | U192                          | IN2 v -> Q v  | AO22X1  | 0.057 |   0.607 |    9.978 | 
     | shift_register_sm0/out_reg[5] | D v           | DFFX1   | 0.000 |   0.607 |    9.978 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                               |       |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+-------+---------+----------| 
     |                               | clk ^ |       |       |   0.000 |   -9.372 | 
     | shift_register_sm0/out_reg[5] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.372 | 
     +----------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin shift_register_sm0/out_reg[21]/CLK 
Endpoint:   shift_register_sm0/out_reg[21]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset_n                          (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.012
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.978
- Arrival Time                  0.599
= Slack Time                    9.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            0.253
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |               |         |       |  Time   |   Time   | 
     |--------------------------------+---------------+---------+-------+---------+----------| 
     |                                | reset_n v     |         |       |   0.253 |    9.631 | 
     | U96                            | IN v -> QN ^  | INVX0   | 0.052 |   0.304 |    9.683 | 
     | U95                            | IN1 ^ -> QN v | NOR2X0  | 0.071 |   0.376 |    9.754 | 
     | U81                            | IN1 v -> Q v  | AND2X1  | 0.044 |   0.420 |    9.799 | 
     | U63                            | IN2 v -> QN ^ | NAND2X0 | 0.060 |   0.480 |    9.859 | 
     | U41                            | IN ^ -> QN v  | INVX0   | 0.063 |   0.542 |    9.921 | 
     | U247                           | IN1 v -> Q v  | AO22X1  | 0.057 |   0.599 |    9.978 | 
     | shift_register_sm0/out_reg[21] | D v           | DFFX1   | 0.000 |   0.599 |    9.978 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                |       |       |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-------+---------+----------| 
     |                                | clk ^ |       |       |   0.000 |   -9.379 | 
     | shift_register_sm0/out_reg[21] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.379 | 
     +-----------------------------------------------------------------------------+ 

