Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 22 10:48:41 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1(1) -file /home/ubuntu/caravel-soc_fpga-lab/lab-fir/fir/project_1/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

arvalid
awvalid
axis_rst_n
rready

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

rvalid
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.371        0.000                      0                    4        0.146        0.000                      0                    4        2.000        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            3.371        0.000                      0                    4        0.146        0.000                      0                    4        2.000        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 genblk1.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.tap_ram_st_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.795ns (53.248%)  route 0.698ns (46.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.state_reg[1]/Q
                         net (fo=6, unplaced)         0.698     3.632    genblk1.state_reg_n_0_[1]
                                                                      f  genblk1.tap_ram_st[1]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.317     3.949 r  genblk1.tap_ram_st[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.949    genblk1.tap_ram_st[1]_i_1_n_0
                         FDCE                                         r  genblk1.tap_ram_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[1]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.044     7.320    genblk1.tap_ram_st_reg[1]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 genblk1.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.tap_ram_st_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.773ns (52.549%)  route 0.698ns (47.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.state_reg[1]/Q
                         net (fo=6, unplaced)         0.698     3.632    genblk1.state_reg_n_0_[1]
                                                                      r  genblk1.tap_ram_st[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.927 r  genblk1.tap_ram_st[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.927    genblk1.tap_ram_st[0]_i_1_n_0
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.044     7.320    genblk1.tap_ram_st_reg[0]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -3.927    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 genblk1.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.799ns (61.414%)  route 0.502ns (38.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.state_reg[0]/Q
                         net (fo=6, unplaced)         0.502     3.436    genblk1.state_reg_n_0_[0]
                                                                      r  genblk1.state[1]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.321     3.757 r  genblk1.state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.757    genblk1.state[1]_i_1_n_0
                         FDCE                                         r  genblk1.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[1]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.044     7.320    genblk1.state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 genblk1.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.773ns (60.627%)  route 0.502ns (39.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.state_reg[0]/Q
                         net (fo=6, unplaced)         0.502     3.436    genblk1.state_reg_n_0_[0]
                                                                      r  genblk1.state[0]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295     3.731 r  genblk1.state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.731    genblk1.state[0]_i_1_n_0
                         FDCE                                         r  genblk1.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[0]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.044     7.320    genblk1.state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  3.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 genblk1.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.state_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    genblk1.state_reg_n_0_[1]
                                                                      r  genblk1.state[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  genblk1.state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    genblk1.state[0]_i_1_n_0
                         FDCE                                         r  genblk1.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 genblk1.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.state_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    genblk1.state_reg_n_0_[1]
                                                                      r  genblk1.state[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.070 r  genblk1.state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    genblk1.state[1]_i_1_n_0
                         FDCE                                         r  genblk1.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.tap_ram_st_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.245ns (60.975%)  route 0.157ns (39.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.157     0.981    genblk1.tap_ram_st[0]
                                                                      r  genblk1.tap_ram_st[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.079 r  genblk1.tap_ram_st[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.079    genblk1.tap_ram_st[0]_i_1_n_0
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.tap_ram_st_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 genblk1.tap_ram_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.tap_ram_st_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.248ns (61.264%)  route 0.157ns (38.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.tap_ram_st_reg[1]/Q
                         net (fo=21, unplaced)        0.157     0.981    genblk1.tap_ram_st[1]
                                                                      r  genblk1.tap_ram_st[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.082 r  genblk1.tap_ram_st[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.082    genblk1.tap_ram_st[1]_i_1_n_0
                         FDCE                                         r  genblk1.tap_ram_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.tap_ram_st_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                genblk1.state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                genblk1.state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                genblk1.tap_ram_st_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                genblk1.tap_ram_st_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.tap_ram_st_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.tap_ram_st_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.tap_ram_st_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.tap_ram_st_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.tap_ram_st_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.tap_ram_st_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.tap_ram_st_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.tap_ram_st_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 4.004ns (52.242%)  route 3.660ns (47.758%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr[10]
                                                                      f  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    araddr_IBUF[10]
                                                                      f  tap_A_OBUF[10]_inst_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  tap_A_OBUF[10]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     2.871    tap_A_OBUF[10]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.995 r  tap_A_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         1.111     4.106    tap_A_OBUF[2]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.230 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.030    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.665 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.665    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.520ns  (logic 4.004ns (53.250%)  route 3.515ns (46.750%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      r  tap_A_OBUF[9]_inst_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  tap_A_OBUF[9]_inst_i_2/O
                         net (fo=13, unplaced)        0.952     2.873    tap_A_OBUF[9]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.997 r  tap_A_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.964     3.961    tap_A_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.085 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.885    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.520 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.520    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.382ns  (logic 3.978ns (53.893%)  route 3.403ns (46.107%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      f  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[0]_inst/O
                         net (fo=16, unplaced)        0.800     1.771    araddr_IBUF[0]
                                                                      f  tap_A_OBUF[4]_inst_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  tap_A_OBUF[4]_inst_i_7/O
                         net (fo=1, unplaced)         0.902     2.797    tap_A_OBUF[4]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.921 r  tap_A_OBUF[4]_inst_i_3/O
                         net (fo=1, unplaced)         0.902     3.823    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.947 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.747    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.382 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.382    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 4.004ns (55.841%)  route 3.166ns (44.159%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[0]_inst/O
                         net (fo=13, unplaced)        0.800     1.771    awaddr_IBUF[0]
                                                                      f  tap_A_OBUF[6]_inst_i_7/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  tap_A_OBUF[6]_inst_i_7/O
                         net (fo=1, unplaced)         0.902     2.823    tap_A_OBUF[6]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.947 r  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=1, unplaced)         0.665     3.612    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.736 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.536    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.171 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.171    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.004ns (57.091%)  route 3.009ns (42.909%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      f  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[3]_inst/O
                         net (fo=12, unplaced)        0.800     1.771    araddr_IBUF[3]
                                                                      f  tap_Di_OBUF[31]_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 f  tap_Di_OBUF[31]_inst_i_6/O
                         net (fo=3, unplaced)         0.920     2.841    tap_Di_OBUF[31]_inst_i_6_n_0
                                                                      f  tap_Di_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.965 f  tap_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.490     3.455    tap_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  tap_Di_OBUF[0]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.579 r  tap_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.379    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.014 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.014    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.004ns (57.091%)  route 3.009ns (42.909%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      f  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[3]_inst/O
                         net (fo=12, unplaced)        0.800     1.771    araddr_IBUF[3]
                                                                      f  tap_Di_OBUF[31]_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 f  tap_Di_OBUF[31]_inst_i_6/O
                         net (fo=3, unplaced)         0.920     2.841    tap_Di_OBUF[31]_inst_i_6_n_0
                                                                      f  tap_Di_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.965 f  tap_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.490     3.455    tap_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  tap_Di_OBUF[10]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.579 r  tap_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.379    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.014 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.014    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.004ns (57.091%)  route 3.009ns (42.909%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      f  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[3]_inst/O
                         net (fo=12, unplaced)        0.800     1.771    araddr_IBUF[3]
                                                                      f  tap_Di_OBUF[31]_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 f  tap_Di_OBUF[31]_inst_i_6/O
                         net (fo=3, unplaced)         0.920     2.841    tap_Di_OBUF[31]_inst_i_6_n_0
                                                                      f  tap_Di_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.965 f  tap_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.490     3.455    tap_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  tap_Di_OBUF[11]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.579 r  tap_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.379    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.014 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.014    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            tap_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.004ns (57.091%)  route 3.009ns (42.909%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      f  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[3]_inst/O
                         net (fo=12, unplaced)        0.800     1.771    araddr_IBUF[3]
                                                                      f  tap_Di_OBUF[31]_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 f  tap_Di_OBUF[31]_inst_i_6/O
                         net (fo=3, unplaced)         0.920     2.841    tap_Di_OBUF[31]_inst_i_6_n_0
                                                                      f  tap_Di_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.965 f  tap_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.490     3.455    tap_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  tap_Di_OBUF[12]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.579 r  tap_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.379    tap_Di_OBUF[12]
                                                                      r  tap_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.014 r  tap_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.014    tap_Di[12]
                                                                      r  tap_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.004ns (57.091%)  route 3.009ns (42.909%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      f  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[3]_inst/O
                         net (fo=12, unplaced)        0.800     1.771    araddr_IBUF[3]
                                                                      f  tap_Di_OBUF[31]_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 f  tap_Di_OBUF[31]_inst_i_6/O
                         net (fo=3, unplaced)         0.920     2.841    tap_Di_OBUF[31]_inst_i_6_n_0
                                                                      f  tap_Di_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.965 f  tap_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.490     3.455    tap_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  tap_Di_OBUF[13]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.579 r  tap_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.379    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.014 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.014    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            tap_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.004ns (57.091%)  route 3.009ns (42.909%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      f  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[3]_inst/O
                         net (fo=12, unplaced)        0.800     1.771    araddr_IBUF[3]
                                                                      f  tap_Di_OBUF[31]_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 f  tap_Di_OBUF[31]_inst_i_6/O
                         net (fo=3, unplaced)         0.920     2.841    tap_Di_OBUF[31]_inst_i_6_n_0
                                                                      f  tap_Di_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.965 f  tap_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.490     3.455    tap_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  tap_Di_OBUF[14]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.579 r  tap_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.379    tap_Di_OBUF[14]
                                                                      r  tap_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.014 r  tap_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.014    tap_Di[14]
                                                                      r  tap_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[18]
                                                                      r  ss_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.084ns  (logic 3.655ns (51.600%)  route 3.429ns (48.400%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.531     3.465    genblk1.tap_ram_st[0]
                                                                      r  tap_Di_OBUF[31]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.760 r  tap_Di_OBUF[31]_inst_i_3/O
                         net (fo=55, unplaced)        0.987     4.747    tap_Di_OBUF[31]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.871 r  tap_A_OBUF[3]_inst_i_3/O
                         net (fo=1, unplaced)         1.111     5.982    tap_A_OBUF[3]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.106 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.906    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.541 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.541    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.875ns  (logic 3.655ns (53.169%)  route 3.220ns (46.831%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.531     3.465    genblk1.tap_ram_st[0]
                                                                      f  tap_Di_OBUF[31]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.760 f  tap_Di_OBUF[31]_inst_i_3/O
                         net (fo=55, unplaced)        0.987     4.747    tap_Di_OBUF[31]_inst_i_3_n_0
                                                                      f  tap_A_OBUF[0]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.871 f  tap_A_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     5.773    tap_A_OBUF[0]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.897 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.697    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.332 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.332    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.875ns  (logic 3.655ns (53.169%)  route 3.220ns (46.831%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.531     3.465    genblk1.tap_ram_st[0]
                                                                      f  tap_Di_OBUF[31]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.760 f  tap_Di_OBUF[31]_inst_i_3/O
                         net (fo=55, unplaced)        0.987     4.747    tap_Di_OBUF[31]_inst_i_3_n_0
                                                                      f  tap_A_OBUF[2]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.871 r  tap_A_OBUF[2]_inst_i_4/O
                         net (fo=1, unplaced)         0.902     5.773    tap_A_OBUF[2]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.897 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.697    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.332 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.332    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.875ns  (logic 3.655ns (53.169%)  route 3.220ns (46.831%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.531     3.465    genblk1.tap_ram_st[0]
                                                                      r  tap_Di_OBUF[31]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.760 r  tap_Di_OBUF[31]_inst_i_3/O
                         net (fo=55, unplaced)        0.987     4.747    tap_Di_OBUF[31]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.871 r  tap_A_OBUF[7]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     5.773    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.897 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.697    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.332 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.332    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.672ns  (logic 3.655ns (54.787%)  route 3.017ns (45.213%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.531     3.465    genblk1.tap_ram_st[0]
                                                                      f  tap_Di_OBUF[31]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.760 f  tap_Di_OBUF[31]_inst_i_3/O
                         net (fo=55, unplaced)        1.196     4.956    tap_Di_OBUF[31]_inst_i_3_n_0
                                                                      f  tap_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.080 f  tap_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.490     5.570    tap_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  tap_Di_OBUF[0]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.694 r  tap_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.494    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.129 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.129    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.672ns  (logic 3.655ns (54.787%)  route 3.017ns (45.213%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.531     3.465    genblk1.tap_ram_st[0]
                                                                      f  tap_Di_OBUF[31]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.760 f  tap_Di_OBUF[31]_inst_i_3/O
                         net (fo=55, unplaced)        1.196     4.956    tap_Di_OBUF[31]_inst_i_3_n_0
                                                                      f  tap_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.080 f  tap_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.490     5.570    tap_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  tap_Di_OBUF[10]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.694 r  tap_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.494    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.129 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.129    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.672ns  (logic 3.655ns (54.787%)  route 3.017ns (45.213%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.531     3.465    genblk1.tap_ram_st[0]
                                                                      f  tap_Di_OBUF[31]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.760 f  tap_Di_OBUF[31]_inst_i_3/O
                         net (fo=55, unplaced)        1.196     4.956    tap_Di_OBUF[31]_inst_i_3_n_0
                                                                      f  tap_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.080 f  tap_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.490     5.570    tap_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  tap_Di_OBUF[11]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.694 r  tap_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.494    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.129 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.129    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.672ns  (logic 3.655ns (54.787%)  route 3.017ns (45.213%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.531     3.465    genblk1.tap_ram_st[0]
                                                                      f  tap_Di_OBUF[31]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.760 f  tap_Di_OBUF[31]_inst_i_3/O
                         net (fo=55, unplaced)        1.196     4.956    tap_Di_OBUF[31]_inst_i_3_n_0
                                                                      f  tap_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.080 f  tap_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.490     5.570    tap_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  tap_Di_OBUF[12]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.694 r  tap_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.494    tap_Di_OBUF[12]
                                                                      r  tap_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.129 r  tap_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.129    tap_Di[12]
                                                                      r  tap_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.672ns  (logic 3.655ns (54.787%)  route 3.017ns (45.213%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.531     3.465    genblk1.tap_ram_st[0]
                                                                      f  tap_Di_OBUF[31]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.760 f  tap_Di_OBUF[31]_inst_i_3/O
                         net (fo=55, unplaced)        1.196     4.956    tap_Di_OBUF[31]_inst_i_3_n_0
                                                                      f  tap_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.080 f  tap_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.490     5.570    tap_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  tap_Di_OBUF[13]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.694 r  tap_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.494    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.129 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.129    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.672ns  (logic 3.655ns (54.787%)  route 3.017ns (45.213%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.531     3.465    genblk1.tap_ram_st[0]
                                                                      f  tap_Di_OBUF[31]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.760 f  tap_Di_OBUF[31]_inst_i_3/O
                         net (fo=55, unplaced)        1.196     4.956    tap_Di_OBUF[31]_inst_i_3_n_0
                                                                      f  tap_Di_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.080 f  tap_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.490     5.570    tap_Di_OBUF[31]_inst_i_4_n_0
                                                                      f  tap_Di_OBUF[14]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.694 r  tap_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.494    tap_Di_OBUF[14]
                                                                      r  tap_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.129 r  tap_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.129    tap_Di[14]
                                                                      r  tap_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.396ns (74.351%)  route 0.482ns (25.649%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.state_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    genblk1.state_reg_n_0_[1]
                                                                      f  wready_OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.067 r  wready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.404    wready_OBUF
                                                                      r  wready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.555 r  wready_OBUF_inst/O
                         net (fo=0)                   0.000     2.555    wready
                                                                      r  wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.399ns (73.911%)  route 0.494ns (26.089%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.157     0.981    genblk1.tap_ram_st[0]
                                                                      r  tap_EN_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.082 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.419    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.571 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     2.571    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.399ns (73.911%)  route 0.494ns (26.089%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.157     0.981    genblk1.tap_ram_st[0]
                                                                      f  tap_WE_OBUF[2]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.082 r  tap_WE_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.419    tap_WE_OBUF[2]
                                                                      r  tap_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.571 r  tap_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.571    tap_WE[2]
                                                                      r  tap_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.396ns (68.451%)  route 0.644ns (31.549%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.306     1.131    genblk1.tap_ram_st[0]
                                                                      r  rvalid_OBUF_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.229 r  rvalid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.566    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.717 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.717    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.396ns (66.526%)  route 0.703ns (33.474%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.365     1.190    genblk1.tap_ram_st[0]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.288 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.625    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.776 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.776    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.396ns (66.526%)  route 0.703ns (33.474%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.365     1.190    genblk1.tap_ram_st[0]
                                                                      f  tap_WE_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.098     1.288 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     1.625    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.776 r  tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.776    tap_WE[0]
                                                                      r  tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.396ns (66.526%)  route 0.703ns (33.474%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.365     1.190    genblk1.tap_ram_st[0]
                                                                      f  tap_WE_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.098     1.288 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     1.625    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.776 r  tap_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.776    tap_WE[1]
                                                                      r  tap_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.396ns (66.526%)  route 0.703ns (33.474%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.tap_ram_st_reg[0]/Q
                         net (fo=21, unplaced)        0.365     1.190    genblk1.tap_ram_st[0]
                                                                      f  tap_WE_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.098     1.288 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     1.625    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.776 r  tap_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.776    tap_WE[3]
                                                                      r  tap_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.441ns (67.110%)  route 0.706ns (32.890%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.tap_ram_st_reg[1]/Q
                         net (fo=21, unplaced)        0.157     0.981    genblk1.tap_ram_st[1]
                                                                      r  tap_Di_OBUF[31]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.079 f  tap_Di_OBUF[31]_inst_i_3/O
                         net (fo=55, unplaced)        0.212     1.292    tap_Di_OBUF[31]_inst_i_3_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.337 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.674    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.825 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.825    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_ram_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.441ns (64.019%)  route 0.810ns (35.981%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.tap_ram_st_reg[1]/Q
                         net (fo=21, unplaced)        0.157     0.981    genblk1.tap_ram_st[1]
                                                                      f  tap_Di_OBUF[31]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.079 r  tap_Di_OBUF[31]_inst_i_3/O
                         net (fo=55, unplaced)        0.316     1.395    tap_Di_OBUF[31]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.440 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.778    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.929 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.929    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.state_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 1.096ns (40.650%)  route 1.600ns (59.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  genblk1.state[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1.state[1]_i_2/O
                         net (fo=4, unplaced)         0.800     2.695    genblk1.state[1]_i_2_n_0
                         FDCE                                         f  genblk1.state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[0]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.state_reg[1]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 1.096ns (40.650%)  route 1.600ns (59.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  genblk1.state[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1.state[1]_i_2/O
                         net (fo=4, unplaced)         0.800     2.695    genblk1.state[1]_i_2_n_0
                         FDCE                                         f  genblk1.state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[1]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.tap_ram_st_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 1.096ns (40.650%)  route 1.600ns (59.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  genblk1.state[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1.state[1]_i_2/O
                         net (fo=4, unplaced)         0.800     2.695    genblk1.state[1]_i_2_n_0
                         FDCE                                         f  genblk1.tap_ram_st_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.tap_ram_st_reg[1]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 1.096ns (40.650%)  route 1.600ns (59.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  genblk1.state[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1.state[1]_i_2/O
                         net (fo=4, unplaced)         0.800     2.695    genblk1.state[1]_i_2_n_0
                         FDCE                                         f  genblk1.tap_ram_st_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[1]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            genblk1.state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.919ns  (logic 1.120ns (58.335%)  route 0.800ns (41.665%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      r  genblk1.state[1]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.919 r  genblk1.state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.919    genblk1.state[1]_i_1_n_0
                         FDCE                                         r  genblk1.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[1]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            genblk1.tap_ram_st_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.919ns  (logic 1.120ns (58.335%)  route 0.800ns (41.665%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      f  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  rready_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    rready_IBUF
                                                                      f  genblk1.tap_ram_st[1]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     1.919 r  genblk1.tap_ram_st[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.919    genblk1.tap_ram_st[1]_i_1_n_0
                         FDCE                                         r  genblk1.tap_ram_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[1]/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            genblk1.state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.895ns  (logic 1.096ns (57.807%)  route 0.800ns (42.193%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awvalid_IBUF
                                                                      r  genblk1.state[0]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  genblk1.state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.895    genblk1.state[0]_i_1_n_0
                         FDCE                                         r  genblk1.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[0]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            genblk1.tap_ram_st_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.895ns  (logic 1.096ns (57.807%)  route 0.800ns (42.193%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    rready_IBUF
                                                                      r  genblk1.tap_ram_st[0]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  genblk1.tap_ram_st[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.895    genblk1.tap_ram_st[0]_i_1_n_0
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            genblk1.state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    arvalid_IBUF
                                                                      r  genblk1.state[1]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  genblk1.state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    genblk1.state[1]_i_1_n_0
                         FDCE                                         r  genblk1.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[1]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            genblk1.tap_ram_st_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      f  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  rready_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    rready_IBUF
                                                                      f  genblk1.tap_ram_st[1]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  genblk1.tap_ram_st[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    genblk1.tap_ram_st[1]_i_1_n_0
                         FDCE                                         r  genblk1.tap_ram_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[1]/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            genblk1.state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    awvalid_IBUF
                                                                      r  genblk1.state[0]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  genblk1.state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    genblk1.state[0]_i_1_n_0
                         FDCE                                         r  genblk1.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[0]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            genblk1.tap_ram_st_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rready_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    rready_IBUF
                                                                      r  genblk1.tap_ram_st[0]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  genblk1.tap_ram_st[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    genblk1.tap_ram_st[0]_i_1_n_0
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.state_reg[0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.245ns (26.686%)  route 0.674ns (73.314%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  genblk1.state[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  genblk1.state[1]_i_2/O
                         net (fo=4, unplaced)         0.337     0.920    genblk1.state[1]_i_2_n_0
                         FDCE                                         f  genblk1.state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[0]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.state_reg[1]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.245ns (26.686%)  route 0.674ns (73.314%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  genblk1.state[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  genblk1.state[1]_i_2/O
                         net (fo=4, unplaced)         0.337     0.920    genblk1.state[1]_i_2_n_0
                         FDCE                                         f  genblk1.state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[1]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.tap_ram_st_reg[0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.245ns (26.686%)  route 0.674ns (73.314%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  genblk1.state[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  genblk1.state[1]_i_2/O
                         net (fo=4, unplaced)         0.337     0.920    genblk1.state[1]_i_2_n_0
                         FDCE                                         f  genblk1.tap_ram_st_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[0]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.tap_ram_st_reg[1]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.245ns (26.686%)  route 0.674ns (73.314%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  genblk1.state[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  genblk1.state[1]_i_2/O
                         net (fo=4, unplaced)         0.337     0.920    genblk1.state[1]_i_2_n_0
                         FDCE                                         f  genblk1.tap_ram_st_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=4, unplaced)         0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_ram_st_reg[1]/C





