
;; Function add (add, funcdef_no=0, decl_uid=1421, cgraph_uid=1, symbol_order=2)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 4 n_edges 3 count 4 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3
;; 2 succs { 3 }
;; 3 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r136: preferred GR_REGS, alternative NO_REGS, allocno GR_REGS
    a0 (r136,l0) best GR_REGS, allocno GR_REGS
    r135: preferred GR_REGS, alternative NO_REGS, allocno GR_REGS
    a1 (r135,l0) best GR_REGS, allocno GR_REGS
    r134: preferred GR_REGS, alternative NO_REGS, allocno GR_REGS
    a2 (r134,l0) best GR_REGS, allocno GR_REGS

  a0(r136,l0) costs: AR_REGS:0 GR_REGS:0 MEM:21000
  a1(r135,l0) costs: AR_REGS:6000 GR_REGS:6000 MEM:13000
  a2(r134,l0) costs: AR_REGS:6000 GR_REGS:6000 MEM:13000

   Insn 13(l0): point = 0
   Insn 9(l0): point = 3
   Insn 8(l0): point = 5
   Insn 7(l0): point = 7
   Insn 6(l0): point = 9
 a0(r136): [4..5]
 a1(r135): [6..7]
 a2(r134): [6..9]
Compressing live ranges: from 12 to 4 - 33%
Ranges after the compression:
 a0(r136): [0..1]
 a1(r135): [2..3]
 a2(r134): [2..3]
  regions=1, blocks=4, points=4
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3
Disposition:
    2:r134 l0    10    1:r135 l0     9    0:r136 l0     9
+++Costs: overall 12000, reg 12000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


add

Dataflow summary:
;;  fully invalidated by EH 	 0 [ZERO] 1 [PC] 5 [BC] 6 [R6] 7 [R7] 16 [R16] 17 [R17] 18 [R18] 19 [R19] 20 [R20] 21 [R21] 22 [R22] 23 [R23] 24 [R24] 25 [R25] 26 [R26] 27 [R27] 28 [R28] 29 [R29] 30 [R30] 31 [R31] 32 [R32] 33 [R34] 34 [R35] 35 [R36] 36 [R37] 37 [R38] 38 [R39] 39 [R40] 40 [R41] 41 [R42] 42 [R43] 43 [R44] 44 [R45] 45 [R46] 46 [R47] 47 [R48] 48 [R49] 49 [R50] 50 [R51] 51 [R52] 52 [R53] 53 [R54] 54 [R55] 55 [R56] 56 [R57] 57 [R58] 58 [R59] 59 [R60] 60 [R61] 61 [R62] 62 [R63] 63 [R64] 64 [R65] 65 [R66] 66 [R67] 67 [R68] 68 [R69] 69 [R70] 70 [R71] 71 [R72] 72 [R73] 73 [R74] 74 [R75] 75 [R76] 76 [R77] 77 [R78] 78 [R79] 79 [R80] 80 [R81] 81 [R82] 82 [R83] 83 [R84] 84 [R85] 85 [R86] 86 [R87] 87 [R88] 88 [R89] 89 [R90] 90 [R91] 91 [R92] 92 [R93] 93 [R94] 94 [R95] 95 [R96] 96 [R97] 97 [R98] 98 [R99] 99 [R100] 100 [R101] 101 [R102] 102 [R103] 103 [R104] 104 [R105] 105 [R106] 106 [R107] 107 [R108] 108 [R109] 109 [R110] 110 [R111] 111 [R112] 112 [R113] 113 [R114] 114 [R115] 115 [R116] 116 [R117] 117 [R118] 118 [R119] 119 [R120] 120 [R121] 121 [R122] 122 [R123] 123 [R124] 124 [R125] 125 [R126] 126 [R127] 127 [R128]
;;  hardware regs used 	 2 [SP] 3 [RA]
;;  regular block artificial uses 	 2 [SP] 3 [RA] 4 [FP]
;;  eh block artificial uses 	 2 [SP] 3 [RA] 4 [FP]
;;  entry block defs 	 2 [SP] 3 [RA] 4 [FP] 5 [BC] 8 [R8] 9 [R9] 10 [R10] 11 [R11] 12 [R12] 13 [R13] 14 [R14] 15 [R15] 16 [R16]
;;  exit block uses 	 2 [SP] 3 [RA] 4 [FP]
;;  regs ever live 	 4 [FP]
;;  ref usage 	r2={1d,3u} r3={1d,3u} r4={1d,3u} r5={1d} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d} r134={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 28{16d,12u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 2 [SP] 3 [RA] 4 [FP]
;; lr  use 	 2 [SP] 3 [RA] 4 [FP]
;; lr  def 	 134 135 136
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 134 [ a.0_1 ])
        (mem/c:DI (symbol_ref:SI ("a") [flags 0x2]  <var_decl 0x7f539da01090 a>) [1 a+0 S8 A64])) "test.c":3:5 55 {*movdi}
     (nil))
(insn 7 6 8 2 (set (reg:DI 135 [ b.1_2 ])
        (mem/c:DI (symbol_ref:SI ("b") [flags 0x2]  <var_decl 0x7f539da01120 b>) [1 b+0 S8 A64])) "test.c":3:5 55 {*movdi}
     (nil))
(insn 8 7 9 2 (set (reg:DI 136 [ _3 ])
        (plus:DI (reg:DI 134 [ a.0_1 ])
            (reg:DI 135 [ b.1_2 ]))) "test.c":3:5 5 {adddi3}
     (expr_list:REG_DEAD (reg:DI 135 [ b.1_2 ])
        (expr_list:REG_DEAD (reg:DI 134 [ a.0_1 ])
            (nil))))
(insn 9 8 12 2 (set (mem/c:DI (symbol_ref:SI ("a") [flags 0x2]  <var_decl 0x7f539da01090 a>) [1 a+0 S8 A64])
        (reg:DI 136 [ _3 ])) "test.c":3:5 55 {*movdi}
     (expr_list:REG_DEAD (reg:DI 136 [ _3 ])
        (nil)))
;;  succ:       3 [always]  (FALLTHRU) test.c:4:1
;; lr  out 	 2 [SP] 3 [RA] 4 [FP]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 1, flags: (REACHABLE, RTL)
;;  pred:       2 [always]  (FALLTHRU) test.c:4:1
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 2 [SP] 3 [RA] 4 [FP]
;; lr  use 	 2 [SP] 3 [RA] 4 [FP]
;; lr  def 	
(note 12 9 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 0 3 (const_int 0 [0]) "test.c":4:1 1 {nop}
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 2 [SP] 3 [RA] 4 [FP]

