Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot proccessor_sim_2_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.proccessor_sim_2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "proccessor_sim_2_time_impl.sdf", for root module "proccessor_sim_2/pr".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "proccessor_sim_2_time_impl.sdf", for root module "proccessor_sim_2/pr".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.LDCP_UNIQ_BASE_
Compiling module simprims_ver.latchsre_ldpe
Compiling module simprims_ver.LDPE
Compiling module xil_defaultlib.LDCP_HD45
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.InstrDec
Compiling module xil_defaultlib.WELogic
Compiling module xil_defaultlib.controlpath
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.adder_const
Compiling module xil_defaultlib.alu
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD46
Compiling module xil_defaultlib.RAM32X1S_HD47
Compiling module xil_defaultlib.RAM32X1S_HD48
Compiling module xil_defaultlib.RAM32X1S_HD49
Compiling module xil_defaultlib.RAM32X1S_HD50
Compiling module xil_defaultlib.RAM32X1S_HD51
Compiling module xil_defaultlib.RAM32X1S_HD52
Compiling module xil_defaultlib.RAM32X1S_HD53
Compiling module xil_defaultlib.RAM32X1S_HD54
Compiling module xil_defaultlib.RAM32X1S_HD55
Compiling module xil_defaultlib.RAM32X1S_HD56
Compiling module xil_defaultlib.RAM32X1S_HD57
Compiling module xil_defaultlib.RAM32X1S_HD58
Compiling module xil_defaultlib.RAM32X1S_HD59
Compiling module xil_defaultlib.RAM32X1S_HD60
Compiling module xil_defaultlib.RAM32X1S_HD61
Compiling module xil_defaultlib.RAM32X1S_HD62
Compiling module xil_defaultlib.RAM32X1S_HD63
Compiling module xil_defaultlib.RAM32X1S_HD64
Compiling module xil_defaultlib.RAM32X1S_HD65
Compiling module xil_defaultlib.RAM32X1S_HD66
Compiling module xil_defaultlib.RAM32X1S_HD67
Compiling module xil_defaultlib.RAM32X1S_HD68
Compiling module xil_defaultlib.RAM32X1S_HD69
Compiling module xil_defaultlib.RAM32X1S_HD70
Compiling module xil_defaultlib.RAM32X1S_HD71
Compiling module xil_defaultlib.RAM32X1S_HD72
Compiling module xil_defaultlib.RAM32X1S_HD73
Compiling module xil_defaultlib.RAM32X1S_HD74
Compiling module xil_defaultlib.RAM32X1S_HD75
Compiling module xil_defaultlib.RAM32X1S_HD76
Compiling module xil_defaultlib.RAM
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.register_s__parameterized1
Compiling module xil_defaultlib.register_s
Compiling module simprims_ver.RAMD32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD77
Compiling module xil_defaultlib.RAM32M_HD78
Compiling module xil_defaultlib.RAM32M_HD79
Compiling module xil_defaultlib.RAM32X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1D_HD80
Compiling module xil_defaultlib.RAM32M_HD81
Compiling module xil_defaultlib.RAM32M_HD82
Compiling module xil_defaultlib.RAM32M_HD83
Compiling module xil_defaultlib.RAM32M_HD84
Compiling module xil_defaultlib.RAM32M_HD85
Compiling module xil_defaultlib.RAM32X1D_HD86
Compiling module xil_defaultlib.RAM32X1D_HD87
Compiling module xil_defaultlib.RAM32M_HD88
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.processor
Compiling architecture proccessor_sim_2_beh of entity xil_defaultlib.proccessor_sim_2
Built simulation snapshot proccessor_sim_2_time_impl
