m255
K4
z0
!s11e MIXED_VERSIONS
13
cModel Technology
Z0 d/home/isa18_2021_2022/github/isa/lab3/riscv_opt/sim
T_opt
VBijOjXn?iSA]08jPc20KT1
06 8 4 ./work rv32i_tb arch 0
o-quiet -auto_acc_if_foreign -work work
Z1 tExplicit 1
OE;O;6.2g;35
R0
Eabsolute_value
Z2 w1644318626
Z3 DP ieee numeric_std =NSdli^?T5OD8;4F<blj<3
Z4 DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
Z5 8/home/isa18_2021_2022/github/isa/lab3/riscv_opt/hdl/src/absolute_value.vhd
Z6 F/home/isa18_2021_2022/github/isa/lab3/riscv_opt/hdl/src/absolute_value.vhd
l0
L28
V6R0Mb;7i1cN2le6lf7e2;1
Z7 OE;C;6.2g;35
32
Z8 o-work work -2002 -explicit
R1
R0
Astr
R3
R4
DE work absolute_value 6R0Mb;7i1cN2le6lf7e2;1
l46
L38
VIS8d`jHlJXd_AR?jPOV<b0
R7
32
M2 ieee std_logic_1164
M1 ieee numeric_std
R8
R1
Eadd_sub
Z9 w1644681359
Z10 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z11 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z12 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 32
Z13 d/home/stefano/github/isa/lab3/riscv_opt_no_abs/sim
Z14 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/add_sub.vhd
Z15 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/add_sub.vhd
l0
Z16 L25 1
Vjm3KZiYZFV<NUg51A??MB3
!s100 :BYeS1;kh`kBN783Rk:;z1
Z17 OV;C;2020.1;71
32
Z18 !s110 1644682630
!i10b 1
Z19 !s108 1644682630.000000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/add_sub.vhd|
Z21 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/add_sub.vhd|
!i113 1
R8
Z22 tExplicit 1 CvgOpt 0
Astr
R10
R11
R12
Z23 DEx4 work 7 add_sub 0 22 jm3KZiYZFV<NUg51A??MB3
!i122 32
l45
Z24 L37 26
V?c`3See>?KAhi<He@XYm`3
!s100 QV7[EWJCh8UI8j9Z>a:AR1
R17
32
R18
!i10b 1
R19
R20
R21
!i113 1
R8
R22
Ealu
R9
R10
R11
R12
!i122 33
R13
Z25 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/alu.vhd
Z26 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/alu.vhd
l0
Z27 L23 1
VS]NNHXzG:B10@P8b?2ho22
!s100 V_XjF[no3cE:c]k863jO70
R17
32
R18
!i10b 1
R19
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/alu.vhd|
Z29 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/alu.vhd|
!i113 1
R8
R22
Astr
Z30 DEx4 work 14 barrel_shifter 0 22 gg@nlQ0E?[A=KIJUn3Sf43
R23
R10
R11
R12
DEx4 work 3 alu 0 22 S]NNHXzG:B10@P8b?2ho22
!i122 33
l56
L36 58
V1M<zi?38SXF1D][I=KPYh2
!s100 `?BPeJh0k2Q>48<hONXX;2
R17
32
R18
!i10b 1
R19
R28
R29
!i113 1
R8
R22
Ealu_control
R9
R11
R12
!i122 34
R13
Z31 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/alu_control.vhd
Z32 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/alu_control.vhd
l0
Z33 L24 1
V[=`BM@HWiIlj<?M3jRFL22
!s100 eW<I]XVOD[TVU6`khC@4]2
R17
32
R18
!i10b 1
R19
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/alu_control.vhd|
Z35 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/alu_control.vhd|
!i113 1
R8
R22
Astr
R11
R12
Z36 DEx4 work 11 alu_control 0 22 [=`BM@HWiIlj<?M3jRFL22
!i122 34
l44
L35 37
V2Q4VQ[?Z8KOmNSkQb9a<T2
!s100 T0A_ZJ^O5^C6GKQG>]Ki>3
R17
32
R18
!i10b 1
R19
R34
R35
!i113 1
R8
R22
Ebarrel_shifter
R9
R10
R11
R12
!i122 35
R13
Z37 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/barrel_shifter.vhd
Z38 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/barrel_shifter.vhd
l0
Z39 L28 1
Vgg@nlQ0E?[A=KIJUn3Sf43
!s100 OQe2JU_0CNACXRSW];1b^1
R17
32
R18
!i10b 1
R19
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/barrel_shifter.vhd|
Z41 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/barrel_shifter.vhd|
!i113 1
R8
R22
Astr
R10
R11
R12
R30
!i122 35
l59
L39 108
V^OGS5Ye3X:5T1RYDnZzE03
!s100 <FUjg434CmIl]hg@GW<;n2
R17
32
R18
!i10b 1
R19
R40
R41
!i113 1
R8
R22
Ebranch_forwarding_unit
R9
R11
R12
!i122 36
R13
Z42 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/branch_forwarding_unit.vhd
Z43 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/branch_forwarding_unit.vhd
l0
Z44 L26 1
V8B9CBT3W9J;??5T2gFY;10
!s100 WYZe[L0GjXhNC6LKa1R>[2
R17
32
R18
!i10b 1
R19
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/branch_forwarding_unit.vhd|
Z46 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/branch_forwarding_unit.vhd|
!i113 1
R8
R22
Astr
R11
R12
Z47 DEx4 work 22 branch_forwarding_unit 0 22 8B9CBT3W9J;??5T2gFY;10
!i122 36
l49
L43 34
V[M_b]PHd42NiB61K1mSJC1
!s100 2VS]8Bi_3:Yg?SCQkO??Z2
R17
32
R18
!i10b 1
R19
R45
R46
!i113 1
R8
R22
Econtrol
Z48 w1644681841
R11
R12
!i122 37
R13
Z49 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/control.vhd
Z50 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/control.vhd
l0
R27
V`N1bYaH`_gbZFZ7?8^_ab2
!s100 mHOfHegR@:XH_7GCj;S851
R17
32
R18
!i10b 1
R19
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/control.vhd|
Z52 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/control.vhd|
!i113 1
R8
R22
Astr
R11
R12
Z53 DEx4 work 7 control 0 22 `N1bYaH`_gbZFZ7?8^_ab2
!i122 37
l48
L40 120
VJcP`z7KY2edFo?m`_^aLk3
!s100 4n`71@XEW0B:12;lTaCdO2
R17
32
R18
!i10b 1
R19
R51
R52
!i113 1
R8
R22
Edec_5to32
R9
R10
R11
R12
!i122 38
R13
Z54 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/dec_5to32.vhd
Z55 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/dec_5to32.vhd
l0
R27
VSdOYTgoG>7N<2dkT7=fQ@0
!s100 N4LRY:?Gca12EKciRG<Oa3
R17
32
R18
!i10b 1
R19
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/dec_5to32.vhd|
Z57 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/dec_5to32.vhd|
!i113 1
R8
R22
Aarch
R10
R11
R12
DEx4 work 9 dec_5to32 0 22 SdOYTgoG>7N<2dkT7=fQ@0
!i122 38
l31
L29 42
VIc5hOUzVzV`U>M5;KGz8?1
!s100 XlWKN=?Sn3gfgHoNfF2U42
R17
32
R18
!i10b 1
R19
R56
R57
!i113 1
R8
R22
Edecode_stage
R9
R10
R11
R12
!i122 39
R13
Z58 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/decode_stage.vhd
Z59 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/decode_stage.vhd
l0
R33
V^jaS6W=Ri[7m64dVk9nTD3
!s100 :ALlmQ;Q:lgH>jo=]bjm81
R17
32
R18
!i10b 1
R19
Z60 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/decode_stage.vhd|
Z61 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/decode_stage.vhd|
!i113 1
R8
R22
Astr
Z62 DEx4 work 16 equality_checker 0 22 <XokcA2D:1fXVOMn9Fm603
Z63 DEx4 work 8 mux_4to1 0 22 a5m^]cUdN^Roeca[_3UJ61
R10
R11
R12
Z64 DEx4 work 12 decode_stage 0 22 ^jaS6W=Ri[7m64dVk9nTD3
!i122 39
l91
L58 140
Vdo9TOLM0`1`HDEOeFX9K73
!s100 lnUj3=m`m2[Fg[AeQb7dY3
R17
32
R18
!i10b 1
R19
R60
R61
!i113 1
R8
R22
Edecode_stage_control
Z65 w1644682038
R10
R11
R12
!i122 40
R13
Z66 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/decode_stage_control.vhd
Z67 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/decode_stage_control.vhd
l0
R33
V_BDK<B@2iFWCQo:FhIS0M0
!s100 M00V?7<91X5oUiRNMO6OW0
R17
32
R18
!i10b 1
R19
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/decode_stage_control.vhd|
Z69 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/decode_stage_control.vhd|
!i113 1
R8
R22
Astr
R47
Z70 DEx4 work 14 mux_2to1_stall 0 22 d@OImX3fIX1l=C0S@lfX60
Z71 DEx4 work 11 hazard_unit 0 22 X9F`VS^hc:ioEKei;LFzE0
R53
R10
R11
R12
Z72 DEx4 work 20 decode_stage_control 0 22 _BDK<B@2iFWCQo:FhIS0M0
!i122 40
l109
L61 154
V9ZR>0AZSNH2HYVQ60l>lG0
!s100 Jjkal@;6;iGLPeJTWbHB72
R17
32
R18
!i10b 1
R19
R68
R69
!i113 1
R8
R22
Eequality_checker
R9
R11
R12
!i122 41
R13
Z73 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/equality_checker.vhd
Z74 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/equality_checker.vhd
l0
R27
V<XokcA2D:1fXVOMn9Fm603
!s100 g3h2<d]8nHdBHh^oz69]i2
R17
32
R18
!i10b 1
R19
Z75 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/equality_checker.vhd|
Z76 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/equality_checker.vhd|
!i113 1
R8
R22
Astr
Z77 DEx4 work 9 unary_and 0 22 [j;oUCNMYfaeb__BeG@;d2
R11
R12
R62
!i122 41
l40
L33 22
VOHKJS[3ldHk]2nz[>>z=M0
!s100 G`gA:TM05EmY@7[olDWz:1
R17
32
R18
!i10b 1
R19
R75
R76
!i113 1
R8
R22
Eexecute_stage
Z78 w1644681703
R10
R11
R12
!i122 42
R13
Z79 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/execute_stage.vhd
Z80 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/execute_stage.vhd
l0
R33
VjX^K:E6m`P1gIEJJWm4HA1
!s100 YYnjzKz2S@bNZeaRcA:nG2
R17
32
R18
!i10b 1
R19
Z81 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/execute_stage.vhd|
Z82 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/execute_stage.vhd|
!i113 1
R8
R22
Astr
R63
R10
R11
R12
Z83 DEx4 work 13 execute_stage 0 22 jX^K:E6m`P1gIEJJWm4HA1
!i122 42
l80
L52 101
V@IWBWajm@3z=M?J?XGcJ]1
!s100 gJd0QDhHP]jSRMf7:BS]d2
R17
32
R18
!i10b 1
R19
R81
R82
!i113 1
R8
R22
Eexecute_stage_control
R9
R10
R11
R12
!i122 43
R13
Z84 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/execute_stage_control.vhd
Z85 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/execute_stage_control.vhd
l0
R33
VB^36W9UNFYLJ:SjD1]f:Y3
!s100 KLJ=m<551oEV0zPmjjWjQ3
R17
32
R18
!i10b 1
R19
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/execute_stage_control.vhd|
Z87 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/execute_stage_control.vhd|
!i113 1
R8
R22
Astr
Z88 DEx4 work 15 forwarding_unit 0 22 3M]D3@I606fHcX553`;890
R36
R10
R11
R12
Z89 DEx4 work 21 execute_stage_control 0 22 B^36W9UNFYLJ:SjD1]f:Y3
!i122 43
l70
L55 59
VARi>3Q0_Wg]2zD7Pn=`MJ2
!s100 M72D=7WNULFTXoek`Hh0z3
R17
32
R18
!i10b 1
R19
R86
R87
!i113 1
R8
R22
Efetch_stage
R9
R10
R11
R12
!i122 44
R13
Z90 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/fetch_stage.vhd
Z91 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/fetch_stage.vhd
l0
R16
VmEMCEflz1So3@db[mhUe52
!s100 ^j<:^[_4j[:3I7ncjzUL71
R17
32
R18
!i10b 1
R19
Z92 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/fetch_stage.vhd|
Z93 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/fetch_stage.vhd|
!i113 1
R8
R22
Astr
R10
R11
R12
Z94 DEx4 work 11 fetch_stage 0 22 mEMCEflz1So3@db[mhUe52
!i122 44
l72
L45 78
VB]@7:BI0?fgk;`N5D]PH_3
!s100 2i1B8oeRYgj76zZ2blgQE2
R17
32
R18
!i10b 1
R19
R92
R93
!i113 1
R8
R22
Eforwarding_unit
R9
R10
R11
R12
!i122 45
R13
Z95 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/forwarding_unit.vhd
Z96 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/forwarding_unit.vhd
l0
R33
V3M]D3@I606fHcX553`;890
!s100 cMCZTb1?=ijZ5?P4cDkQK1
R17
32
Z97 !s110 1644682631
!i10b 1
R19
Z98 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/forwarding_unit.vhd|
Z99 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/forwarding_unit.vhd|
!i113 1
R8
R22
Astr
R10
R11
R12
R88
!i122 45
l52
L41 99
VJP7`efBz=X5nGoCXamRWC0
!s100 F8j`:P_GNSkz`Yd0eTDHk2
R17
32
R97
!i10b 1
R19
R98
R99
!i113 1
R8
R22
Ehazard_unit
R9
R10
R11
R12
!i122 46
R13
Z100 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/hazard_unit.vhd
Z101 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/hazard_unit.vhd
l0
R33
VX9F`VS^hc:ioEKei;LFzE0
!s100 1V>JgoWDJIiL4A;VB6WYd2
R17
32
R97
!i10b 1
Z102 !s108 1644682631.000000
Z103 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/hazard_unit.vhd|
Z104 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/hazard_unit.vhd|
!i113 1
R8
R22
Astr
R10
R11
R12
R71
!i122 46
l53
L47 97
VL^lJIne>`Q40jI3zA@e:z1
!s100 SO4;E9JJbANam^IUHY]@:1
R17
32
R97
!i10b 1
R102
R103
R104
!i113 1
R8
R22
Eimmediate_generator
R9
R10
R11
R12
!i122 47
R13
Z105 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/immediate_generator.vhd
Z106 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/immediate_generator.vhd
l0
R33
VS3Q9@OoL>0;JhRbKa5Lal2
!s100 JE=X?8D4JS7NZ_z@EL9e[2
R17
32
R97
!i10b 1
R102
Z107 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/immediate_generator.vhd|
Z108 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/immediate_generator.vhd|
!i113 1
R8
R22
Astr
R10
R11
R12
DEx4 work 19 immediate_generator 0 22 S3Q9@OoL>0;JhRbKa5Lal2
!i122 47
l42
L35 24
VePA^??=`Ib;kfXHP^QHjE0
!s100 JI@l3=m:9<e`mHRbMiH:j3
R17
32
R97
!i10b 1
R102
R107
R108
!i113 1
R8
R22
Emem_stage
R9
R11
R12
!i122 48
R13
Z109 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mem_stage.vhd
Z110 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mem_stage.vhd
l0
R27
VM;6IjB0QdYLe]Cac_OMBA1
!s100 @C=kTGXXb;N:VQz^VnbX92
R17
32
R97
!i10b 1
R102
Z111 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mem_stage.vhd|
Z112 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mem_stage.vhd|
!i113 1
R8
R22
Astr
R11
R12
Z113 DEx4 work 9 mem_stage 0 22 M;6IjB0QdYLe]Cac_OMBA1
!i122 48
l46
L40 22
VPjjmLV5oMVMMQDn4Yb11z3
!s100 <El9VU]c2NQI=[Anm>>He2
R17
32
R97
!i10b 1
R102
R111
R112
!i113 1
R8
R22
Emem_stage_control
R9
R11
R12
!i122 49
R13
Z114 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mem_stage_control.vhd
Z115 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mem_stage_control.vhd
l0
R27
VO5Z`^cZ0zaW0T^iZ<dVdz0
!s100 hgGf9n3OE8C@mSdFLFg440
R17
32
R97
!i10b 1
R102
Z116 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mem_stage_control.vhd|
Z117 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mem_stage_control.vhd|
!i113 1
R8
R22
Astr
R11
R12
Z118 DEx4 work 17 mem_stage_control 0 22 O5Z`^cZ0zaW0T^iZ<dVdz0
!i122 49
l44
L37 25
VAkOg?GO6bg;OPz:P3]dP93
!s100 FD0;;UUjYl`1Y1e4:ZD0a2
R17
32
R97
!i10b 1
R102
R116
R117
!i113 1
R8
R22
Emux_2to1
R9
R10
R11
R12
!i122 50
R13
Z119 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_2to1.vhd
Z120 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_2to1.vhd
l0
L6 1
VAG?4cE1ndkAhS@`3P97o?0
!s100 SGObo;_e26OfmVDPl^Ren2
R17
32
R97
!i10b 1
R102
Z121 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_2to1.vhd|
Z122 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_2to1.vhd|
!i113 1
R8
R22
Aarch
R10
R11
R12
DEx4 work 8 mux_2to1 0 22 AG?4cE1ndkAhS@`3P97o?0
!i122 50
l15
L14 6
V:ZH:8W@5J@UVGDQzRU1hX1
!s100 jTa_a[CbLnWc8?bE?Xke:2
R17
32
R97
!i10b 1
R102
R121
R122
!i113 1
R8
R22
Emux_2to1_bit
R9
R10
R11
R12
!i122 51
R13
Z123 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_2to1_bit.vhd
Z124 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_2to1_bit.vhd
l0
R39
VIbafB7V?fh?d8C_VBRbWL0
!s100 2SA[BJP[jC54e@dmGZ17B1
R17
32
R97
!i10b 1
R102
Z125 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_2to1_bit.vhd|
Z126 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_2to1_bit.vhd|
!i113 1
R8
R22
Astr
R10
R11
R12
DEx4 work 12 mux_2to1_bit 0 22 IbafB7V?fh?d8C_VBRbWL0
!i122 51
l46
L40 16
VORo=k^:iJZCUj[7=i=m;d3
!s100 e8jG`IgaKdMYSY8FbjN;P2
R17
32
R97
!i10b 1
R102
R125
R126
!i113 1
R8
R22
Emux_2to1_stall
Z127 w1644681972
R10
R11
R12
!i122 52
R13
Z128 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_2to1_stall.vhd
Z129 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_2to1_stall.vhd
l0
R27
Vd@OImX3fIX1l=C0S@lfX60
!s100 JaDB?9Pl]k5Am^bVeOej[2
R17
32
R97
!i10b 1
R102
Z130 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_2to1_stall.vhd|
Z131 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_2to1_stall.vhd|
!i113 1
R8
R22
Astr
R10
R11
R12
R70
!i122 52
l41
L35 15
VaRafTC8C6OcILS20><e^k2
!s100 F5fHLW2L0@F3akmmi]YT10
R17
32
R97
!i10b 1
R102
R130
R131
!i113 1
R8
R22
Emux_32to1
R9
Z132 DPx4 work 9 param_pkg 0 22 HBcT;;_?]F1dFV>ccHmCM2
R10
R11
R12
!i122 54
R13
Z133 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_32to1.vhd
Z134 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_32to1.vhd
l0
L6 1
VYW6D0b?5z@b<E<EUnC5lc0
!s100 _0a1TFaZ5VVD@?Hb0B6kH1
R17
32
R97
!i10b 1
R102
Z135 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_32to1.vhd|
Z136 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_32to1.vhd|
!i113 1
R8
R22
Aarch
R132
R10
R11
R12
DEx4 work 9 mux_32to1 0 22 YW6D0b?5z@b<E<EUnC5lc0
!i122 54
l15
L13 42
V:1O;N8SU^LH:_WQ<XA?oH1
!s100 ^f2lQCA1FW<AfN2zT0jLT1
R17
32
R97
!i10b 1
R102
R135
R136
!i113 1
R8
R22
Emux_4to1
R9
R11
R12
!i122 53
R13
Z137 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_4to1.vhd
Z138 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_4to1.vhd
l0
R27
Va5m^]cUdN^Roeca[_3UJ61
!s100 ?3ZbXQF]W4TD6WR9=Zf>S0
R17
32
R97
!i10b 1
R102
Z139 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_4to1.vhd|
Z140 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/mux_4to1.vhd|
!i113 1
R8
R22
Astr
R11
R12
R63
!i122 53
l43
R24
VJC1D>b^4_NdSbH>Zz:maD1
!s100 fUOUB39`BlGPhLW9nGFKV1
R17
32
R97
!i10b 1
R102
R139
R140
!i113 1
R8
R22
Pparam_pkg
R10
R11
R12
!i122 55
R9
R13
8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/param_pkg.vhd
F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/param_pkg.vhd
l0
L5 1
VHBcT;;_?]F1dFV>ccHmCM2
!s100 ^b19e[@0^WjOUMff7:`k42
R17
32
R97
!i10b 1
R102
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/param_pkg.vhd|
!s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/param_pkg.vhd|
!i113 1
R8
R22
Eram
R9
Z141 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R11
R12
!i122 56
R13
Z142 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/ram.vhd
Z143 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/ram.vhd
l0
R39
VVVKzK60RbLh_?J>4XiGI`2
!s100 @^[?CEU33Ye4cFzz3L8d[3
R17
32
R97
!i10b 1
R102
Z144 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/ram.vhd|
Z145 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/ram.vhd|
!i113 1
R8
R22
Artl
R141
R11
R12
Z146 DEx4 work 3 ram 0 22 VVKzK60RbLh_?J>4XiGI`2
!i122 56
l44
L39 36
Vzo=9MG8oHPh7c?IGS]mZa1
!s100 ?4`oS18G<f0W[Sj[[0:WN2
R17
32
R97
!i10b 1
R102
R144
R145
!i113 1
R8
R22
Ereg
R9
R10
R11
R12
!i122 57
R13
Z147 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/reg.vhd
Z148 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/reg.vhd
l0
L5 1
VeRaTf3mzPMg0UP0kAF]YS0
!s100 QjMR1QFQjZP>;UJi2M>mm3
R17
32
R97
!i10b 1
R102
Z149 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/reg.vhd|
Z150 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/reg.vhd|
!i113 1
R8
R22
Aarch
R10
R11
R12
Z151 DEx4 work 3 reg 0 22 eRaTf3mzPMg0UP0kAF]YS0
!i122 57
l15
L13 15
VbXF?lMY?c@4z1gnXKmQ=j2
!s100 O9;Zk[K78?DBQhHBVP>3z2
R17
32
R97
!i10b 1
R102
R149
R150
!i113 1
R8
R22
Ereg_file
R9
R132
R10
R11
R12
!i122 58
R13
Z152 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/reg_file.vhd
Z153 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/reg_file.vhd
l0
R27
VoJ5KZkX@bJBl800`g_C6l0
!s100 m[Yob^M_<[e9YZXF9<kG;0
R17
32
R97
!i10b 1
R102
Z154 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/reg_file.vhd|
Z155 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/reg_file.vhd|
!i113 1
R8
R22
Aarch
R151
R132
R10
R11
R12
DEx4 work 8 reg_file 0 22 oJ5KZkX@bJBl800`g_C6l0
!i122 58
l66
L34 75
V[oO0TSO9_i>bCk^a=DSkm1
!s100 UX6Gk6GDA^NG5[9JHkD6V2
R17
32
R97
!i10b 1
R102
R154
R155
!i113 1
R8
R22
Erv32i
Z156 w1644682408
R10
R11
R12
!i122 60
R13
Z157 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/RV32I_debug.vhd
Z158 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/RV32I_debug.vhd
l0
R33
V0ZIJz1?l:gnSEh:@h:OVU1
!s100 BS;8W1LdGzEKFGf]l?7Pn2
R17
32
R97
!i10b 1
R102
Z159 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/RV32I_debug.vhd|
Z160 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/RV32I_debug.vhd|
!i113 1
R8
R22
Astr
Z161 DEx4 work 13 rv32i_control 0 22 0eXH_7X?4;?_J8AHgA`]60
Z162 DEx4 work 8 wb_stage 0 22 XFl@]13K8oIaT_FzIFV3n2
R113
R83
R64
R94
R10
R11
R12
Z163 DEx4 work 5 rv32i 0 22 0ZIJz1?l:gnSEh:@h:OVU1
!i122 60
l114
L53 203
VTRWTUz;_6en_M8@zhV@RS1
!s100 n6FiQ^imX]j0IUKHX<B:L0
R17
32
R97
!i10b 1
R102
R159
R160
!i113 1
R8
R22
Erv32i_control
Z164 w1644682077
R10
R11
R12
!i122 59
R13
Z165 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/RV32I_control.vhd
Z166 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/RV32I_control.vhd
l0
R33
V0eXH_7X?4;?_J8AHgA`]60
!s100 eGQTon02eF;k:;30=T9593
R17
32
R97
!i10b 1
R102
Z167 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/RV32I_control.vhd|
Z168 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/RV32I_control.vhd|
!i113 1
R8
R22
Astr
R118
R89
R72
R10
R11
R12
R161
!i122 59
l91
L70 98
VdK^Ve=QBa3Z;85Md>Be@;2
!s100 @eb9X7@KUVS_<b4PihNCE1
R17
32
R97
!i10b 1
R102
R167
R168
!i113 1
R8
R22
Erv32i_tb
R9
R141
R10
R11
R12
!i122 64
R13
Z169 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/tb/RV32I_tb.vhd
Z170 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/tb/RV32I_tb.vhd
l0
R44
Vdz_dUjCP3<KEBCeaH=oPC2
!s100 G<IF^ii7KjiNkY?:V<VdB0
R17
32
R97
!i10b 1
R102
Z171 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/tb/RV32I_tb.vhd|
!s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/tb/RV32I_tb.vhd|
!i113 1
R8
R22
Aarch
R146
R163
R141
R10
R11
R12
DEx4 work 8 rv32i_tb 0 22 dz_dUjCP3<KEBCeaH=oPC2
!i122 64
l60
L32 169
VAn?KdEHG`Nb9<WG2`n_;52
!s100 ]FC:Q_KezfLJ=H7KWfWdD2
R17
32
R97
!i10b 1
R102
R171
Z172 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/tb/RV32I_tb.vhd|
!i113 1
R8
R22
Crv32i_tb_arch_cfg
eRV32I_tb
aarch
R163
R10
DAx4 work 8 rv32i_tb 4 arch 22 `iXB;=@@:R5kGFh:ODD?K1
R11
R12
Z173 DEx4 work 8 rv32i_tb 0 22 =A^Cg;Hgn>g=C=b4W1Gb92
!i122 61
R9
R13
Z174 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/RV32I_tb.vhd
Z175 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/RV32I_tb.vhd
l0
L81 1
V>nc<JD;dVHD9kcjc7bfca2
!s100 6m=XYnDEN^@EW4T]6VQ0n2
R17
32
R97
!i10b 0
R102
Z176 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/RV32I_tb.vhd|
Z177 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/RV32I_tb.vhd|
!i113 1
R8
R22
Eunary_and
R9
R11
R12
!i122 62
R13
Z178 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/unary_AND.vhd
Z179 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/unary_AND.vhd
l0
R27
V[j;oUCNMYfaeb__BeG@;d2
!s100 ]Aj2AY>z=Yg688Wnb_Q_l3
R17
32
R97
!i10b 1
R102
Z180 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/unary_AND.vhd|
Z181 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/unary_AND.vhd|
!i113 1
R8
R22
Astr
R11
R12
R77
!i122 62
l41
L33 21
VQR=01K`Sah4_XY8;[L4RL2
!s100 ?:31Lj>GIHlml9Nkh[_BY1
R17
32
R97
!i10b 1
R102
R180
R181
!i113 1
R8
R22
Ewb_stage
R9
R10
R11
R12
!i122 63
R13
Z182 8/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/wb_stage.vhd
Z183 F/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/wb_stage.vhd
l0
R33
VXFl@]13K8oIaT_FzIFV3n2
!s100 ^G2OBiIO9I@C@bCS2:AC]0
R17
32
R97
!i10b 1
R102
Z184 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/wb_stage.vhd|
Z185 !s107 /home/stefano/github/isa/lab3/riscv_opt_no_abs/hdl/src/wb_stage.vhd|
!i113 1
R8
R22
Astr
R63
R10
R11
R12
R162
!i122 63
l49
L41 29
VJX23kFM[C3][bmfHEPWJh2
!s100 kl<4_Y5@07B?::kW9EP:M0
R17
32
R97
!i10b 1
R102
R184
R185
!i113 1
R8
R22
