/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 352 208)
	(text "uart_RX" (rect 5 0 43 12)(font "Arial" ))
	(text "inst" (rect 8 128 25 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 21 12)(font "Arial" ))
		(text "CLK" (rect 21 27 42 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "VALID_IN" (rect 0 0 49 12)(font "Arial" ))
		(text "VALID_IN" (rect 21 43 70 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "RX_LINE" (rect 0 0 44 12)(font "Arial" ))
		(text "RX_LINE" (rect 21 59 65 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "READY_IN" (rect 0 0 56 12)(font "Arial" ))
		(text "READY_IN" (rect 21 75 77 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 288 96)
		(output)
		(text "UART_CLK" (rect 0 0 56 12)(font "Arial" ))
		(text "UART_CLK" (rect 220 91 267 103)(font "Arial" ))
		(line (pt 288 96)(pt 272 96))
	)
	(port
		(pt 0 104)
		(output)
		(text "READY_OUT" (rect 0 0 67 12)(font "Arial" ))
		(text "READY_OUT" (rect 24 96 91 108)(font "Arial" ))
		(line (pt 0 104)(pt 16 104))
	)
	(port
		(pt 288 64)
		(output)
		(text "DATA_OUT[7..0]" (rect 0 0 82 12)(font "Arial" ))
		(text "DATA_OUT[7..0]" (rect 198 59 267 71)(font "Arial" ))
		(line (pt 288 64)(pt 272 64)(line_width 3))
	)
	(port
		(pt 288 48)
		(output)
		(text "VALID_OUT" (rect 0 0 60 12)(font "Arial" ))
		(text "VALID_OUT" (rect 217 43 267 55)(font "Arial" ))
		(line (pt 288 48)(pt 272 48))
	)
	(port
		(pt 288 80)
		(output)
		(text "UART_RX_FIFO_FULL" (rect 0 0 114 12)(font "Arial" ))
		(text "UART_RX_FIFO_FULL" (rect 171 75 267 87)(font "Arial" ))
		(line (pt 288 80)(pt 272 80))
	)
	(port
		(pt 288 112)
		(output)
		(text "UART_RX_RECIEVED_ALL" (rect 0 0 136 12)(font "Arial" ))
		(text "UART_RX_RECIEVED_ALL" (rect 152 107 267 119)(font "Arial" ))
		(line (pt 288 112)(pt 272 112))
	)
	(drawing
		(rectangle (rect 16 16 272 128))
	)
)
