// Seed: 2549152488
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4,
    output logic id_5,
    input id_6,
    input id_7,
    output id_8
);
  logic id_9;
  assign id_8[1] = 1;
  always @(posedge id_1) id_4 <= 1;
endmodule
