############################################## 
#        I/O mapping for USB 3s1000 FPGA  board          # 
##############################################  


NET CLK    LOC = B12;

NET XA<0>  LOC = N2;
NET XA<1>  LOC = T1;
NET XA<2>  LOC = T2;
NET XA<3>  LOC = U2;
NET XB<0>  LOC = M3;
NET XB<1>  LOC = M4;
NET XB<2>  LOC = W3;
NET XB<3>  LOC = W4;
NET XB<4>  LOC = Y3;
NET XB<5>  LOC = Y4;
NET XB<6>  LOC = W6;
NET XB<7>  LOC = Y6;