INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WangYu/AppData/Local/Temp/VIE251.tmp/BitShiftOut.v" into library work
INFO: [VRFC 10-311] analyzing module BitShiftOut
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/WangYu/AppData/Local/Temp/VIE251.tmp/BitShiftOut.v:35]
