<module name="DMC(L1D)" acronym="DMC" XML_version="1.0" HW_revision="n/a" description="Data Memory Controller">
	<register id="L1DCFG" offset="0x200" width="64" page="121" description="L1D Cache Configuration Register" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="3" rwaccess="R" description="Reserved"/> 
		<bitfield id="L1DMODE" resetval="0x7" begin="2" end="0" rwaccess="RW" description="Controls the L1D Cache Size Mode"/> 
	</register>

	<register id="L1DWB" offset="0x202" width="64" page="121" description="L1D Global Writeback Register" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="WB" resetval="0x0" begin="0" end="0" rwaccess="RW" description="Controls the Global Writeback of L1D Cache"/> 
	</register>

	<register id="L1DWBINV" offset="0x203" width="64" page="121" description="L1D Global Writeback Invalidate Register" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="WBINV" resetval="0x0" begin="0" end="0" rwaccess="RW" description="Writeback and invalidate all lines L1D Cache"/> 
	</register>

	<register id="L1DINV" offset="0x204" width="64" page="121" description="L1D Invalidate Register" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="INV" resetval="0x0" begin="0" end="0" rwaccess="RW" description="Controls the Global Invalidation of L1D Cache"/> 
	</register>

	<register id="L1DCTAG" offset="0x206" width="64" page="121" description="L1D Cache tag View" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="52" rwaccess="R" description="Reserved"/> 
		<bitfield id="MESI" resetval="0x0" begin="51" end="50" rwaccess="R" description="MESI Bits includes valid and dirty bits"/> 
		<bitfield id="CSECURE" resetval="0x0" begin="49" end="49" rwaccess="R" description="Secure bit"/> 
		<bitfield id="TAG" resetval="0x0" begin="48" end="7" rwaccess="R" description="Tag"/> 
		<bitfield id="RSVD1" resetval="0x0" begin="6" end="0" rwaccess="R" description="Reserved"/> 
	</register>

	<register id="L1DADDREEA" offset="0x211" width="64" page="121" description="L1D Addressing Error Event Address" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="44" rwaccess="R" description="Reserved"/> 
		<bitfield id="EADDR" resetval="0x0" begin="43" end="0" rwaccess="R" description="Transaction address for which error was detected"/> 
	</register>

	<register id="L1DADDREES" offset="0x212" width="64" page="121" description="L1D Addressing Error Event Status" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="10" rwaccess="R" description="Reserved"/> 
		<bitfield id="RQSTR" resetval="0x0" begin="9" end="8" rwaccess="R" description="Requestor of the transaction for which error was detected \[CPU,DMA\]"/> 
		<bitfield id="RSVD1" resetval="0x0" begin="7" end="6" rwaccess="R" description="Reserved"/> 
		<bitfield id="ERROR_TYPE" resetval="0x0" begin="5" end="4" rwaccess="R" description="Type of Error - Address outside implemented SRAM, SRAM under cache; LUT Base address outside implemented SRAM"/> 
		<bitfield id="RSVD2" resetval="0x0" begin="3" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="ERROR_FLAG" resetval="0x0" begin="0" end="0" rwaccess="R" description="Indicates that an address error occurred and has not been cleared yet. Clear occurs on a write to L1DADDREER"/> 
	</register>

	<register id="L1DADDREER" offset="0x213" width="64" page="121" description="L1D Addressing Error Event Reset" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="ERROR_RESET" resetval="0x0" begin="0" end="0" rwaccess="W" description="Clear error in L1DADDREES"/> 
	</register>

	<register id="L1DCMDEEA" offset="0x214" width="64" page="121" description="L1D CMD Error Event Address" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="44" rwaccess="R" description="Reserved"/> 
		<bitfield id="EADDR" resetval="0x0" begin="43" end="0" rwaccess="R" description="Transaction address for which error was detected"/> 
	</register>

	<register id="L1DCMDEES" offset="0x215" width="64" page="121" description="L1D CMD Error Event Status" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="6" rwaccess="R" description="Reserved"/> 
		<bitfield id="ERROR_TYPE" resetval="0x0" begin="5" end="4" rwaccess="R" description="CAS Operation failed; LUT Operation failed (invalid size or cfg)"/> 
		<bitfield id="RSVD1" resetval="0x0" begin="3" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="ERROR_FLAG" resetval="0x0" begin="0" end="0" rwaccess="R" description="Indicates that command error has occurred and has not been cleared yet. Clear occurs on a write to L1DCMDEER"/> 
	</register>

	<register id="L1DCMDEER" offset="0x216" width="64" page="121" description="L1D CMD Error Event Reset" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="ERROR_RESET" resetval="0x0" begin="0" end="0" rwaccess="W" description="Clear error in L1DCMDEES"/> 
	</register>
</module>
