{:input (genetic.crossover/dumb-crossover 134510682 (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-constant-value 1494995738 (genetic.mutation/change-names-remove-clause 920358216 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_5_:missing , wire1_11, wire2_14, \\wire19_:missing_26 , \\wire20_:missing_28 , \\wire21_:missing_26_28 , wire22_36);\n  wire \\:missing_edge ;\n  input \\wire0_5_:missing ;\n  wire \\wire0_5_:missing ;\n  wire wire12;\n  wire wire15_5;\n  wire wire16;\n  wire wire17;\n  input \\wire19_:missing_26 ;\n  wire \\wire19_:missing_26 ;\n  input wire1_11;\n  wire wire1_11;\n  input \\wire20_:missing_28 ;\n  wire \\wire20_:missing_28 ;\n  input \\wire21_:missing_26_28 ;\n  wire \\wire21_:missing_26_28 ;\n  output wire22_36;\n  wire wire22_36;\n  wire wire23_34_37_38;\n  wire wire24_27;\n  wire wire25_5;\n  wire \\wire25_:missing ;\n  wire wire27_29;\n  output wire2_14;\n  wire wire2_14;\n  wire \\wire30_31_:missing_33 ;\n  wire \\wire30_31_:missing_4 ;\n  wire \\wire30_:missing ;\n  wire wire34;\n  wire wire35;\n  wire wire36_5;\n  wire wire38;\n  wire wire3_5;\n  wire \\wire3_:missing ;\n  wire wire4_13;\n  wire wire4_5;\n  wire wire5_10;\n  wire wire6_7_9_10;\n  wire wire6_7_9_11;\n  wire wire8;\n  wire \\wire8_12_17_:missing ;\n  wire wire8_18;\n  wire wire8_29;\n  wire wire8_33;\n  wire \\wire8_35_:missing ;\n  wire wire8_5;\n  wire \\wire8_:missing_13 ;\n  wire \\wire8_:missing_16 ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_32_16 ;\n  wire \\wire:missing_7 ;\n  wire \\wire:missing_edge ;\n  assign \\wire3_:missing  = 2'h1 >> wire3_5;\n  assign wire24_27 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire25_:missing  = 2'h1 >> wire25_5;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire21_:missing_26_28 , \\wire19_:missing_26  };\n  assign wire4_13 = 2'h1 >> wire4_5;\n  assign wire27_29 = 4'h8 >> { wire24_27, \\wire:missing_edge  };\n  assign \\wire:missing_28  = 4'h8 >> { \\wire21_:missing_26_28 , \\wire20_:missing_28  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire8_29, wire27_29 };\n  assign \\wire30_:missing  = 4'h2 >> { \\wire30_31_:missing_33 , \\wire30_31_:missing_4  };\n  assign \\wire:missing_31  = 4'h8 >> { \\wire30_31_:missing_33 , \\wire30_31_:missing_4  };\n  assign \\wire:missing_32  = 4'h8 >> { \\wire:missing_32_16 , \\wire:missing_edge  };\n  assign wire3_5 = 4'h6 >> { \\wire0_5_:missing , wire8_5 };\n  assign \\wire:missing_edge  = 4'h4 >> { wire6_7_9_11, wire6_7_9_10 };\n  assign \\wire:missing_7  = 4'h8 >> { wire6_7_9_11, wire6_7_9_10 };\n  assign \\wire8_12_17_:missing  = 4'h6 >> { wire8, \\wire8_:missing_13  };\n  assign \\wire9_:missing  = 4'h8 >> { wire6_7_9_11, wire6_7_9_10 };\n  assign wire23_34_37_38 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire38 = wire23_34_37_38;\n  assign \\wire:missing_edge  = wire23_34_37_38;\n  assign wire22_36 = wire36_5;\n  assign wire35 = \\wire8_35_:missing ;\n  assign wire34 = wire23_34_37_38;\n  assign \\wire30_31_:missing_33  = wire8_33;\n  assign \\wire:missing_edge  = wire8_18;\n  assign wire17 = \\wire8_12_17_:missing ;\n  assign wire16 = \\wire8_:missing_16 ;\n  assign \\wire:missing_edge  = wire15_5;\n  assign wire2_14 = \\wire:missing_edge ;\n  assign \\wire8_:missing_13  = wire4_13;\n  assign wire12 = \\wire8_12_17_:missing ;\n  assign wire6_7_9_11 = wire1_11;\n  assign wire6_7_9_10 = wire5_10;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:3.1-91.10\" *)\nmodule postsynth(\\wire0_5_:missing , wire1_11, wire2_14, \\wire19_:missing_26 , \\wire20_:missing_28 , \\wire21_:missing_26_28 , wire22_36);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:5.9-5.26\" *)\n  input \\wire0_5_:missing ;\n  wire \\wire0_5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:8.8-8.16\" *)\n  wire wire15_5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:11.9-11.28\" *)\n  input \\wire19_:missing_26 ;\n  wire \\wire19_:missing_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:13.9-13.17\" *)\n  input wire1_11;\n  wire wire1_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:15.9-15.28\" *)\n  input \\wire20_:missing_28 ;\n  wire \\wire20_:missing_28 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:17.9-17.31\" *)\n  input \\wire21_:missing_26_28 ;\n  wire \\wire21_:missing_26_28 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:19.10-19.19\" *)\n  output wire22_36;\n  wire wire22_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:21.8-21.23\" *)\n  wire wire23_34_37_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:22.8-22.17\" *)\n  wire wire24_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:25.8-25.17\" *)\n  wire wire27_29;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:26.10-26.18\" *)\n  output wire2_14;\n  wire wire2_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:31.8-31.14\" *)\n  wire wire34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:33.8-33.16\" *)\n  wire wire36_5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:34.8-34.14\" *)\n  wire wire38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:41.8-41.20\" *)\n  (* unused_bits = \"0\" *)\n  wire wire6_7_9_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:44.8-44.16\" *)\n  wire wire8_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:57.8-57.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire15_5 = 1'h1;\n  assign wire22_36 = 1'hx;\n  assign wire23_34_37_38 = 1'h1;\n  assign wire24_27 = 1'h0;\n  assign wire27_29 = 1'h0;\n  assign wire2_14 = 1'h1;\n  assign wire34 = 1'h1;\n  assign wire36_5 = 1'hx;\n  assign wire38 = 1'h1;\n  assign wire6_7_9_11 = wire1_11;\n  assign wire8_18 = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:50:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj/src/top.v'.\nSBY  2:50:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] Copy '/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj/src/DBFE9CF5.v'.\nSBY  2:50:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] Copy '/tmp/fuzzmount2DDF5D8C/DBFE9CF5.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj/src/DBFE9CF5.post.v'.\nSBY  2:50:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] engine_0: abc pdr\nSBY  2:50:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:50:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:70$28_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:70$28.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:50:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:65$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:65$23.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:50:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:61$19_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/DBFE9CF5.v:61$19.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:50:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] base: Warning: Wire presynth.\\wire22_36 is used but has no driver.\nSBY  2:50:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] base: finished (returncode=0)\nSBY  2:50:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:50:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] aig: Warning: Wire presynth.\\wire22_36 is used but has no driver.\nSBY  2:50:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] aig: finished (returncode=0)\nSBY  2:50:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:50:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:50:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] engine_0: Warning: The network has no constraints.\nSBY  2:50:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:50:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] engine_0: finished (returncode=0)\nSBY  2:50:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] engine_0: Status returned by engine: FAIL\nSBY  2:50:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  2:50:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:50:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:50:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj'.\nSBY  2:50:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvczx23lj] DONE (FAIL, rc=2)\n", :err ""}}}