// Seed: 4227106650
macromodule module_0 (
    output tri1 id_0,
    input  tri0 id_1
);
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri1  id_1
    , id_10,
    output tri   id_2,
    output tri0  id_3,
    output wor   id_4,
    output tri   id_5,
    input  tri   id_6,
    input  uwire id_7,
    output wire  id_8
);
  parameter id_11 = {1, 1, 1'b0 ^ 1};
  module_0 modCall_1 (
      id_2,
      id_6
  );
endmodule
