vhdl proc_common_v1_00_c "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v1_00_c\hdl\vhdl\pselect.vhd"
vhdl proc_common_v1_00_c "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v1_00_c\hdl\vhdl\family.vhd"
vhdl mdm_v1_00_d "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\hdl\vhdl\bscan_virtex.vhd"
vhdl mdm_v1_00_d "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\hdl\vhdl\srl_fifo.vhd"
vhdl mdm_v1_00_d "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\hdl\vhdl\jtag_control.vhd"
vhdl mdm_v1_00_d "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\hdl\vhdl\mdm_core.vhd"
vhdl mdm_v1_00_d "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\hdl\vhdl\mdm.vhd"
vhdl work "C:\Github\herbert\Firmware\fpga\hdl\debug_module_wrapper.vhd"
