Altera SOPC Builder Version 10.11 Build 197
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2011.03.24 18:51:05 (*) mk_custom_sdk starting
# 2011.03.24 18:51:05 (*) Reading project C:/EECS2002/Lab1/Lab1_SOPC.ptf.

# 2011.03.24 18:51:06 (*) Finding all CPUs
# 2011.03.24 18:51:06 (*) Finding all available components
# 2011.03.24 18:51:06 (*) Reading C:/EECS2002/Lab1/.sopc_builder/install.ptf

# 2011.03.24 18:51:06 (*) Found 63 components

# 2011.03.24 18:51:06 (*) Finding all peripherals

# 2011.03.24 18:51:06 (*) Finding software components

# 2011.03.24 18:51:07 (*) (Legacy SDK Generation Skipped)
# 2011.03.24 18:51:07 (*) (All TCL Script Generation Skipped)
# 2011.03.24 18:51:07 (*) (No Libraries Built)
# 2011.03.24 18:51:07 (*) (Contents Generation Skipped)
# 2011.03.24 18:51:07 (*) mk_custom_sdk finishing

# 2011.03.24 18:51:07 (*) Starting generation for system: Lab1_SOPC.

.
.
.
.
.
.
.
....
..
....

# 2011.03.24 18:51:08 (*) Running Generator Program for on_chip_memory

# 2011.03.24 18:51:09 (*) Running Generator Program for SSRAM_controller

# 2011.03.24 18:51:10 (*) Running Generator Program for SDRAM_controller

# 2011.03.24 18:51:11 (*) Running Generator Program for Flash_controller

# 2011.03.24 18:51:12 (*) Running Generator Program for CPU

# 2011.03.24 18:51:12 (*) Starting Nios II generation
# 2011.03.24 18:51:13 (*)   Checking for plaintext license.
# 2011.03.24 18:51:13 (*)   Plaintext license not found.
# 2011.03.24 18:51:13 (*)   Checking for encrypted license (non-evaluation).
# 2011.03.24 18:51:13 (*)   Encrypted license found.  SOF will not be time-limited.
# 2011.03.24 18:51:13 (*)   Getting CPU configuration settings
# 2011.03.24 18:51:13 (*)   Elaborating CPU configuration settings
# 2011.03.24 18:51:13 (*)   Creating all objects for CPU

# 2011.03.24 18:51:13 (*)     Testbench
# 2011.03.24 18:51:13 (*)     Instruction decoding
# 2011.03.24 18:51:13 (*)       Instruction fields
# 2011.03.24 18:51:13 (*)       Instruction decodes
# 2011.03.24 18:51:14 (*)       Signals for RTL simulation waveforms
# 2011.03.24 18:51:14 (*)       Instruction controls
# 2011.03.24 18:51:14 (*)     Pipeline frontend
# 2011.03.24 18:51:14 (*)     Pipeline backend
# 2011.03.24 18:51:18 (*)   Generating HDL from CPU objects
# 2011.03.24 18:51:20 (*)   Creating encrypted HDL

# 2011.03.24 18:51:22 (*) Done Nios II generation

# 2011.03.24 18:51:22 (*) Running Generator Program for JTAG_controller

# 2011.03.24 18:51:23 (*) Running Generator Program for LCD_controller

# 2011.03.24 18:51:24 (*) Running Generator Program for toggle_switches_controller

# 2011.03.24 18:51:25 (*) Running Generator Program for push_button_switches_controller

# 2011.03.24 18:51:26 (*) Running Generator Program for red_LEDs_controller

# 2011.03.24 18:51:27 (*) Running Generator Program for green_LEDs_controller

# 2011.03.24 18:51:27 (*) Running Generator Program for system_clock_timer

# 2011.03.24 18:51:28 (*) Running Generator Program for timestamp_timer

# 2011.03.24 18:51:29 (*) Running Generator Program for sysid

# 2011.03.24 18:51:30 (*) Running Generator Program for Lab1_SOPC_clock_0

# 2011.03.24 18:51:31 (*) Running Generator Program for Lab1_SOPC_clock_1

# 2011.03.24 18:51:32 (*) Running Generator Program for Lab1_SOPC_clock_2

.

# 2011.03.24 18:51:33 (*) Running Test Generator Program for SDRAM_controller

# 2011.03.24 18:51:34 (*) Making arbitration and system (top) modules.

# 2011.03.24 18:51:42 (*) Generating Quartus symbol for top level: Lab1_SOPC

# 2011.03.24 18:51:42 (*) Generating Symbol C:/EECS2002/Lab1/Lab1_SOPC.bsf

# 2011.03.24 18:51:42 (*) Creating command-line system-generation script: C:/EECS2002/Lab1/Lab1_SOPC_generation_script

# 2011.03.24 18:51:42 (*) Running setup for HDL simulator: modelsim


# 2011.03.24 18:51:42 (*) Completed generation for system: Lab1_SOPC.
# 2011.03.24 18:51:42 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : C:/EECS2002/Lab1/Lab1_SOPC.ptf 
  System HDL Model : C:/EECS2002/Lab1/Lab1_SOPC.v 
  System Generation Script : C:/EECS2002/Lab1/Lab1_SOPC_generation_script 

# 2011.03.24 18:51:42 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
