Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 25 13:12:27 2021
| Host         : DESKTOP-HDQJM3M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu4eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               6 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                            Clock Signal                           |                                        Enable Signal                                        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
| ~design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/CLK_pad |                                                                                             |                  |                2 |              2 |         1.00 |
| ~design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/CLK_pad | design_1_i/scan_chain_freq_test_0/inst/sc_head_generator/active_cycle_counter[2]_i_1__0_n_0 |                  |                1 |              3 |         3.00 |
| ~design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/CLK_pad | design_1_i/scan_chain_freq_test_0/inst/prog_reset_generator/active_cycle_counter[2]_i_1_n_0 |                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                        |                                                                                             |                  |                3 |             13 |         4.33 |
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


