#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1341a40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1336d40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1376760 .functor NOT 1, L_0x1377b30, C4<0>, C4<0>, C4<0>;
L_0x1377890 .functor XOR 1, L_0x1377730, L_0x13777f0, C4<0>, C4<0>;
L_0x1377a20 .functor XOR 1, L_0x1377890, L_0x1377950, C4<0>, C4<0>;
v0x1375a90_0 .net *"_ivl_10", 0 0, L_0x1377950;  1 drivers
v0x1375b90_0 .net *"_ivl_12", 0 0, L_0x1377a20;  1 drivers
v0x1375c70_0 .net *"_ivl_2", 0 0, L_0x1377670;  1 drivers
v0x1375d60_0 .net *"_ivl_4", 0 0, L_0x1377730;  1 drivers
v0x1375e40_0 .net *"_ivl_6", 0 0, L_0x13777f0;  1 drivers
v0x1375f70_0 .net *"_ivl_8", 0 0, L_0x1377890;  1 drivers
v0x1376050_0 .var "clk", 0 0;
v0x13760f0_0 .var/2u "stats1", 159 0;
v0x13761b0_0 .var/2u "strobe", 0 0;
v0x1376300_0 .net "tb_match", 0 0, L_0x1377b30;  1 drivers
v0x13763c0_0 .net "tb_mismatch", 0 0, L_0x1376760;  1 drivers
v0x1376480_0 .net "x", 0 0, v0x1373600_0;  1 drivers
v0x1376520_0 .net "y", 0 0, v0x13736c0_0;  1 drivers
v0x13765c0_0 .net "z_dut", 0 0, L_0x1377560;  1 drivers
v0x1376690_0 .net "z_ref", 0 0, L_0x13768d0;  1 drivers
L_0x1377670 .concat [ 1 0 0 0], L_0x13768d0;
L_0x1377730 .concat [ 1 0 0 0], L_0x13768d0;
L_0x13777f0 .concat [ 1 0 0 0], L_0x1377560;
L_0x1377950 .concat [ 1 0 0 0], L_0x13768d0;
L_0x1377b30 .cmp/eeq 1, L_0x1377670, L_0x1377a20;
S_0x134a880 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1336d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1376830 .functor NOT 1, v0x13736c0_0, C4<0>, C4<0>, C4<0>;
L_0x13768d0 .functor OR 1, v0x1373600_0, L_0x1376830, C4<0>, C4<0>;
v0x1343030_0 .net *"_ivl_0", 0 0, L_0x1376830;  1 drivers
v0x13430d0_0 .net "x", 0 0, v0x1373600_0;  alias, 1 drivers
v0x1373100_0 .net "y", 0 0, v0x13736c0_0;  alias, 1 drivers
v0x13731a0_0 .net "z", 0 0, L_0x13768d0;  alias, 1 drivers
S_0x13732e0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1336d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1373520_0 .net "clk", 0 0, v0x1376050_0;  1 drivers
v0x1373600_0 .var "x", 0 0;
v0x13736c0_0 .var "y", 0 0;
E_0x13201d0 .event negedge, v0x1373520_0;
E_0x1322650/0 .event negedge, v0x1373520_0;
E_0x1322650/1 .event posedge, v0x1373520_0;
E_0x1322650 .event/or E_0x1322650/0, E_0x1322650/1;
S_0x1373760 .scope module, "top_module1" "top_module" 3 76, 4 17 0, S_0x1336d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x13773f0 .functor AND 1, L_0x1377060, L_0x1377220, C4<1>, C4<1>;
L_0x1377480 .functor XOR 1, L_0x1376cf0, L_0x13773f0, C4<0>, C4<0>;
L_0x1377560 .functor OR 1, L_0x1376b30, L_0x1377480, C4<0>, C4<0>;
v0x1375170_0 .net *"_ivl_0", 0 0, L_0x13773f0;  1 drivers
v0x1375250_0 .net *"_ivl_2", 0 0, L_0x1377480;  1 drivers
v0x1375330_0 .net "a1", 0 0, L_0x1376b30;  1 drivers
v0x1375430_0 .net "a2", 0 0, L_0x1377060;  1 drivers
v0x1375500_0 .net "b1", 0 0, L_0x1376cf0;  1 drivers
v0x13755a0_0 .net "b2", 0 0, L_0x1377220;  1 drivers
v0x1375670_0 .net "x", 0 0, v0x1373600_0;  alias, 1 drivers
v0x1375710_0 .net "y", 0 0, v0x13736c0_0;  alias, 1 drivers
v0x13757b0_0 .net "z", 0 0, L_0x1377560;  alias, 1 drivers
S_0x1373940 .scope module, "a_inst1" "A" 4 24, 4 1 0, S_0x1373760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1376aa0 .functor XOR 1, v0x1373600_0, v0x13736c0_0, C4<0>, C4<0>;
L_0x1376b30 .functor AND 1, L_0x1376aa0, v0x1373600_0, C4<1>, C4<1>;
v0x1373bb0_0 .net *"_ivl_0", 0 0, L_0x1376aa0;  1 drivers
v0x1373cb0_0 .net "x", 0 0, v0x1373600_0;  alias, 1 drivers
v0x1373dc0_0 .net "y", 0 0, v0x13736c0_0;  alias, 1 drivers
v0x1373eb0_0 .net "z", 0 0, L_0x1376b30;  alias, 1 drivers
S_0x1373fb0 .scope module, "a_inst2" "A" 4 26, 4 1 0, S_0x1373760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1376fd0 .functor XOR 1, v0x1373600_0, v0x13736c0_0, C4<0>, C4<0>;
L_0x1377060 .functor AND 1, L_0x1376fd0, v0x1373600_0, C4<1>, C4<1>;
v0x1374200_0 .net *"_ivl_0", 0 0, L_0x1376fd0;  1 drivers
v0x1374300_0 .net "x", 0 0, v0x1373600_0;  alias, 1 drivers
v0x13743c0_0 .net "y", 0 0, v0x13736c0_0;  alias, 1 drivers
v0x1374460_0 .net "z", 0 0, L_0x1377060;  alias, 1 drivers
S_0x1374560 .scope module, "b_inst1" "B" 4 25, 4 9 0, S_0x1373760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1376c60 .functor NOT 1, v0x13736c0_0, C4<0>, C4<0>, C4<0>;
L_0x1376cf0/d .functor AND 1, v0x1373600_0, L_0x1376c60, C4<1>, C4<1>;
L_0x1376cf0 .delay 1 (5000000000000,5000000000000,5000000000000) L_0x1376cf0/d;
v0x13747e0_0 .net *"_ivl_0", 0 0, L_0x1376c60;  1 drivers
v0x13748c0_0 .net "x", 0 0, v0x1373600_0;  alias, 1 drivers
v0x1374980_0 .net "y", 0 0, v0x13736c0_0;  alias, 1 drivers
v0x1374ae0_0 .net "z", 0 0, L_0x1376cf0;  alias, 1 drivers
S_0x1374be0 .scope module, "b_inst2" "B" 4 27, 4 9 0, S_0x1373760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1377190 .functor NOT 1, v0x13736c0_0, C4<0>, C4<0>, C4<0>;
L_0x1377220/d .functor AND 1, v0x1373600_0, L_0x1377190, C4<1>, C4<1>;
L_0x1377220 .delay 1 (5000000000000,5000000000000,5000000000000) L_0x1377220/d;
v0x1374de0_0 .net *"_ivl_0", 0 0, L_0x1377190;  1 drivers
v0x1374ee0_0 .net "x", 0 0, v0x1373600_0;  alias, 1 drivers
v0x1374fa0_0 .net "y", 0 0, v0x13736c0_0;  alias, 1 drivers
v0x1375070_0 .net "z", 0 0, L_0x1377220;  alias, 1 drivers
S_0x13758e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1336d40;
 .timescale -12 -12;
E_0x1322790 .event anyedge, v0x13761b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13761b0_0;
    %nor/r;
    %assign/vec4 v0x13761b0_0, 0;
    %wait E_0x1322790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13732e0;
T_1 ;
    %wait E_0x1322650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x13736c0_0, 0;
    %assign/vec4 v0x1373600_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13732e0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13201d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1336d40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1376050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13761b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1336d40;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1376050_0;
    %inv;
    %store/vec4 v0x1376050_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1336d40;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1373520_0, v0x13763c0_0, v0x1376480_0, v0x1376520_0, v0x1376690_0, v0x13765c0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1336d40;
T_6 ;
    %load/vec4 v0x13760f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x13760f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13760f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x13760f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13760f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13760f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13760f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1336d40;
T_7 ;
    %wait E_0x1322650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13760f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13760f0_0, 4, 32;
    %load/vec4 v0x1376300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x13760f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13760f0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13760f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13760f0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1376690_0;
    %load/vec4 v0x1376690_0;
    %load/vec4 v0x13765c0_0;
    %xor;
    %load/vec4 v0x1376690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x13760f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13760f0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x13760f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13760f0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/mt2015_q4/iter2/response2/top_module.sv";
