<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="mach_tao_xung.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="chia_xung.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="chia_xung.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="chia_xung.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tao_xung.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="tao_xung.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="tao_xung.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tao_xung.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="tao_xung.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tao_xung.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tao_xung.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tao_xung.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="tao_xung.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tao_xung.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="tao_xung.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="tao_xung.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="tao_xung.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tao_xung.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="tao_xung.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tao_xung.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tao_xung.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="tao_xung.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="tao_xung.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="tao_xung.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tao_xung.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="tao_xung.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tao_xung.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tao_xung_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="tao_xung_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tao_xung_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tao_xung_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tao_xung_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tao_xung_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="tao_xung_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tao_xung_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tao_xung_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="tao_xung_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="tao_xung_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tao_xung_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tao_xung_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tao_xung_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="tao_xung_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="tao_xung_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tao_xung_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1699892380" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1699892380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1701606691" xil_pn:in_ck="7860301120599567831" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1701606691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="chia_xung.v"/>
      <outfile xil_pn:name="tao_xung.v"/>
      <outfile xil_pn:name="test_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1699921498" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5837249882623932227" xil_pn:start_ts="1699921498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699921498" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8306655465985723393" xil_pn:start_ts="1699921498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699892403" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8736699424967482618" xil_pn:start_ts="1699892403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1701606691" xil_pn:in_ck="7860301120599567831" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1701606691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="chia_xung.v"/>
      <outfile xil_pn:name="tao_xung.v"/>
      <outfile xil_pn:name="test_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1701606694" xil_pn:in_ck="7860301120599567831" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2717250742118156869" xil_pn:start_ts="1701606691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_1_beh.prj"/>
      <outfile xil_pn:name="test_1_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1701606694" xil_pn:in_ck="7996429592799672723" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6114163289692543118" xil_pn:start_ts="1701606694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1699923012" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1699923012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699923012" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3255734482929334636" xil_pn:start_ts="1699923012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699923012" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8736699424967482618" xil_pn:start_ts="1699923012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699923012" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1699923012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699923012" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8649984938377312274" xil_pn:start_ts="1699923012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699923012" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1699923012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699923012" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1071527428568516164" xil_pn:start_ts="1699923012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699923280" xil_pn:in_ck="-4299217086105582813" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2337817503689359575" xil_pn:start_ts="1699923276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="tao_xung.lso"/>
      <outfile xil_pn:name="tao_xung.ngc"/>
      <outfile xil_pn:name="tao_xung.ngr"/>
      <outfile xil_pn:name="tao_xung.prj"/>
      <outfile xil_pn:name="tao_xung.stx"/>
      <outfile xil_pn:name="tao_xung.syr"/>
      <outfile xil_pn:name="tao_xung.xst"/>
      <outfile xil_pn:name="tao_xung_stx_beh.prj"/>
      <outfile xil_pn:name="tao_xung_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1699923312" xil_pn:in_ck="4357466891814" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894214243211271" xil_pn:start_ts="1699923312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699923315" xil_pn:in_ck="8830386068812882737" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1219110201666653959" xil_pn:start_ts="1699923312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="tao_xung.bld"/>
      <outfile xil_pn:name="tao_xung.ngd"/>
      <outfile xil_pn:name="tao_xung_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1699923318" xil_pn:in_ck="8830386068812882738" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1699923315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="tao_xung.pcf"/>
      <outfile xil_pn:name="tao_xung_map.map"/>
      <outfile xil_pn:name="tao_xung_map.mrp"/>
      <outfile xil_pn:name="tao_xung_map.ncd"/>
      <outfile xil_pn:name="tao_xung_map.ngm"/>
      <outfile xil_pn:name="tao_xung_map.xrpt"/>
      <outfile xil_pn:name="tao_xung_summary.xml"/>
      <outfile xil_pn:name="tao_xung_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1699923327" xil_pn:in_ck="-2546553888111232181" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1699923318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="tao_xung.ncd"/>
      <outfile xil_pn:name="tao_xung.pad"/>
      <outfile xil_pn:name="tao_xung.par"/>
      <outfile xil_pn:name="tao_xung.ptwx"/>
      <outfile xil_pn:name="tao_xung.unroutes"/>
      <outfile xil_pn:name="tao_xung.xpi"/>
      <outfile xil_pn:name="tao_xung_pad.csv"/>
      <outfile xil_pn:name="tao_xung_pad.txt"/>
      <outfile xil_pn:name="tao_xung_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1699923331" xil_pn:in_ck="6016738070494040968" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1699923327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="tao_xung.bgn"/>
      <outfile xil_pn:name="tao_xung.bit"/>
      <outfile xil_pn:name="tao_xung.drc"/>
      <outfile xil_pn:name="tao_xung.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1699923334" xil_pn:in_ck="6016738070494028114" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1699923332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699923327" xil_pn:in_ck="8830386068812882606" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1699923325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="tao_xung.twr"/>
      <outfile xil_pn:name="tao_xung.twx"/>
    </transform>
  </transforms>

</generated_project>
