|--------------------------------------------------------------|
|- ispLEVER Classic 1.7.00.05.28.13 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  lab13
Project Path         :  U:\Desktop\LAB13
Project Fitted on    :  Thu Apr 18 06:50:26 2019

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  Pure_Verilog_HDL


// Project 'lab13' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.09 secs
Partition Time                  0.36 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                12
Total Logic Functions           241
  Total Output Pins             57
  Total Bidir I/O Pins          0
  Total Buried Nodes            184
Total Flip-Flops                145
  Total D Flip-Flops            145
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             992

Total Reserved Pins             0
Total Locked Pins               69
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             6
Total Unique Clock Enables      20
Total Unique Resets             6
Total Unique Presets            5

Fmax Logic Levels               7


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           94       67     27    -->    71
Logic Functions                   256      241     15    -->    94
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576      482     94    -->    83
Logical Product Terms            1280      856    424    -->    66
Occupied GLBs                      16       16      0    -->   100
Macrocells                        256      241     15    -->    94

Control Product Terms:
  GLB Clock/Clock Enables          16       16      0    -->   100
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256       10    246    -->     3
  Macrocell Clock Enables         256      132    124    -->    51
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        5    251    -->     1
  Macrocell Presets               256        5    251    -->     1

Global Routing Pool               356      201    155    -->    56
  GRP from IFB                     ..       12     ..    -->    ..
    (from input signals)           ..       12     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..      189     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A     10    22    32      5/6      0   16      0              0       50       16
  GLB    B      4    28    32      5/6      0   15      0              1       59       15
  GLB    C      0    14    14      0/6      0   15      0              1       45       15
  GLB    D      7    23    30      0/6      0   15      0              1       59       15
-------------------------------------------------------------------------------------------
  GLB    E     11    21    32      4/6      0   15      0              1       53       15
  GLB    F      4    26    30      6/6      0   14      0              2       60       15
  GLB    G     19    12    31      3/6      0   15      0              1       50       15
  GLB    H     11    20    31      6/6      0   15      1              0       58       16
-------------------------------------------------------------------------------------------
  GLB    I     16    16    32      6/6      0   15      0              1       55       15
  GLB    J     15    17    32      0/6      0   15      0              1       50       15
  GLB    K      8    21    29      6/6      0   16      0              0       52       15
  GLB    L     14    19    33      6/6      0   15      0              1       56       15
-------------------------------------------------------------------------------------------
  GLB    M      2    30    32      6/6      0   14      0              2       57       15
  GLB    N     16    10    26      6/6      0   16      0              0       32       16
  GLB    O     10    22    32      3/6      0   15      0              1       52       15
  GLB    P      6    28    34      5/6      0   15      1              0       68       16
-------------------------------------------------------------------------------------------
TOTALS:       153   329   482     67/96     0  241      2             13      856      244

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         1      8      0      0      0
  GLB    B   1      0         4      0      0      1      1
  GLB    C   1      0         0     15      0      0      0
  GLB    D   1      0         0      6      0      0      0
------------------------------------------------------------------------------
  GLB    E   1      0         0     13      0      0      0
  GLB    F   1      0         0      4      0      0      0
  GLB    G   1      0         0     11      0      0      0
  GLB    H   1      0         0      7      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         4     10      0      4      4
  GLB    J   1      0         0     13      0      0      0
  GLB    K   1      0         0     11      0      0      0
  GLB    L   1      0         0      5      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         1      4      0      0      0
  GLB    N   1      0         0      9      0      0      0
  GLB    O   1      0         0     10      0      0      0
  GLB    P   1      0         0      6      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              No
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Area
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@User_Signature                        
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
------------------------------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |        |                 |       |            |
5     |  I_O  |   0  |C10 |        |                 |       |            |
6     |  I_O  |   0  |C8  |        |                 |       |            |
7     |  I_O  |   0  |C6  |        |                 |       |            |
8     |  I_O  |   0  |C4  |        |                 |       |            |
9     |  I_O  |   0  |C2  |        |                 |       |            |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |        |                 |       |            |
12    |  I_O  |   0  |D12 |        |                 |       |            |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |    *   |LVCMOS18         | Input |DIP_4_      |
24    |  I_O  |   0  |E8  |    *   |LVCMOS18         | Input |DIP_5_      |
25    |  I_O  |   0  |E10 |    *   |LVCMOS18         | Input |DIP_6_      |
26    |  I_O  |   0  |E12 |    *   |LVCMOS18         | Input |DIP_7_      |
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |    *   |LVCMOS18         | Output|o_TOPRED_7_ |
29    |  I_O  |   0  |F4  |    *   |LVCMOS18         | Output|o_TOPRED_6_ |
30    |  I_O  |   0  |F6  |    *   |LVCMOS18         | Output|o_TOPRED_5_ |
31    |  I_O  |   0  |F8  |    *   |LVCMOS18         | Output|o_TOPRED_4_ |
32    |  I_O  |   0  |F10 |    *   |LVCMOS18         | Output|o_TOPRED_3_ |
33    |  I_O  |   0  |F12 |    *   |LVCMOS18         | Output|o_TOPRED_2_ |
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |    *   |LVCMOS18         | Output|o_TOPRED_1_ |
40    |  I_O  |   0  |G10 |    *   |LVCMOS18         | Output|o_TOPRED_0_ |
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |    *   |LVCMOS18         | Output|o_DIS4_6_   |
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |    *   |LVCMOS18         | Output|o_DIS4_5_   |
49    |  I_O  |   0  |H10 |    *   |LVCMOS18         | Output|o_DIS4_4_   |
50    |  I_O  |   0  |H8  |    *   |LVCMOS18         | Output|o_DIS4_3_   |
51    |  I_O  |   0  |H6  |    *   |LVCMOS18         | Output|o_DIS4_2_   |
52    |  I_O  |   0  |H4  |    *   |LVCMOS18         | Output|o_DIS4_1_   |
53    |  I_O  |   0  |H2  |    *   |LVCMOS18         | Output|o_DIS4_0_   |
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |    *   |LVCMOS18         | Input |i_S1_NC     |
59    |  I_O  |   1  |I4  |    *   |LVCMOS18         | Input |i_S1_NO     |
60    |  I_O  |   1  |I6  |    *   |LVCMOS18         | Input |i_S2_NC     |
61    |  I_O  |   1  |I8  |    *   |LVCMOS18         | Input |i_S2_NO     |
62    |  I_O  |   1  |I10 |    *   |LVCMOS18         | Output|o_LED_YELLOW|
63    |  I_O  |   1  |I12 |    *   |LVCMOS18         | Output|o_LED_YELLOW|
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |    *   |LVCMOS18         | Input |DIP_3_      |
77    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Input |DIP_2_      |
78    |  I_O  |   1  |K8  |    *   |LVCMOS18         | Input |DIP_1_      |
79    |  I_O  |   1  |K6  |    *   |LVCMOS18         | Input |DIP_0_      |
80    |  I_O  |   1  |K4  |    *   |LVCMOS18         | Output|o_DIS1_0_   |
81    |  I_O  |   1  |K2  |    *   |LVCMOS18         | Output|o_DIS1_1_   |
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |    *   |LVCMOS18         | Output|o_DIS1_2_   |
84    |  I_O  |   1  |L12 |    *   |LVCMOS18         | Output|o_DIS1_3_   |
85    |  I_O  |   1  |L10 |    *   |LVCMOS18         | Output|o_DIS1_4_   |
86    |  I_O  |   1  |L8  |    *   |LVCMOS18         | Output|o_DIS1_5_   |
87    |  I_O  |   1  |L6  |    *   |LVCMOS18         | Output|o_DIS1_6_   |
88    |  I_O  |   1  |L4  |    *   |LVCMOS18         | Output|o_DIS2_0_   |
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |    *   |LVCMOS18         | Output|o_DIS2_1_   |
94    |  I_O  |   1  |M4  |    *   |LVCMOS18         | Output|o_DIS2_2_   |
95    |  I_O  |   1  |M6  |    *   |LVCMOS18         | Output|o_DIS2_3_   |
96    |  I_O  |   1  |M8  |    *   |LVCMOS18         | Output|o_DIS2_4_   |
97    |  I_O  |   1  |M10 |    *   |LVCMOS18         | Output|o_DIS2_5_   |
98    |  I_O  |   1  |M12 |    *   |LVCMOS18         | Output|o_DIS2_6_   |
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |    *   |LVCMOS18         | Output|o_BOTRED_0_ |
101   |  I_O  |   1  |N4  |    *   |LVCMOS18         | Output|o_BOTRED_1_ |
102   |  I_O  |   1  |N6  |    *   |LVCMOS18         | Output|o_BOTRED_2_ |
103   |  I_O  |   1  |N8  |    *   |LVCMOS18         | Output|o_BOTRED_3_ |
104   |  I_O  |   1  |N10 |    *   |LVCMOS18         | Output|o_BOTRED_4_ |
105   |  I_O  |   1  |N12 |    *   |LVCMOS18         | Output|o_BOTRED_5_ |
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |    *   |LVCMOS18         | Output|o_BOTRED_6_ |
112   |  I_O  |   1  |O10 |    *   |LVCMOS18         | Output|o_BOTRED_7_ |
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |    *   |LVCMOS18         | Output|o_DIS3_0_   |
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |    *   |LVCMOS18         | Output|o_DIS3_1_   |
121   |  I_O  |   1  |P10 |    *   |LVCMOS18         | Output|o_DIS3_2_   |
122   |  I_O  |   1  |P8  |    *   |LVCMOS18         | Output|o_DIS3_3_   |
123   |  I_O  |   1  |P6  |    *   |LVCMOS18         | Output|o_DIS3_4_   |
124   |  I_O  |   1  |P4  |    *   |LVCMOS18         | Output|o_DIS3_5_   |
125   | I_O/OE|   1  |P2  |    *   |LVCMOS18         | Output|o_DIS3_6_   |
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |    *   |LVCMOS18         | Output|o_MIDRED_7_ |
131   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Output|o_MIDRED_6_ |
132   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Output|o_MIDRED_5_ |
133   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Output|o_MIDRED_4_ |
134   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Output|o_MIDRED_3_ |
135   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Output|o_MIDRED_2_ |
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |    *   |LVCMOS18         | Output|o_MIDRED_1_ |
139   |  I_O  |   0  |B4  |    *   |LVCMOS18         | Output|o_MIDRED_0_ |
140   |  I_O  |   0  |B6  |    *   |LVCMOS18         | Output|o_JUMBO_0_  |
141   |  I_O  |   0  |B8  |    *   |LVCMOS18         | Output|o_JUMBO_1_  |
142   |  I_O  |   0  |B10 |    *   |LVCMOS18         | Output|o_JUMBO_2_  |
143   |  I_O  |   0  |B12 |        |                 |       |            |
144   | IN9   |   0  |    |        |                 |       |            |
------------------------------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
--------------------------------------------------
  79   K  I/O   3  --------I-K--N--    Down DIP_0_
  78   K  I/O   4  --C--F-------NO-    Down DIP_1_
  77   K  I/O   5  --C-EF----K--N--    Down DIP_2_
  76   K  I/O   5  A--D--G---K--N--    Down DIP_3_
  23   E  I/O   4  A------H-J---N--    Down DIP_4_
  24   E  I/O   4  A---E--------N-P    Down DIP_5_
  25   E  I/O   4  ---------JK--NO-    Down DIP_6_
  26   E  I/O   16 ABCDEFGHIJKLMNOP    Down DIP_7_
  58   I  I/O   1  --------I-------    Down i_S1_NC
  59   I  I/O   1  --------I-------    Down i_S1_NO
  60   I  I/O   1  --------I-------    Down i_S2_NC
  61   I  I/O   1  --------I-------    Down i_S2_NO
--------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
----------------------------------------------------------------------------------------
 100   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_0_
 101   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_1_
 102   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_2_
 103   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_3_
 104   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_4_
 105   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_5_
 111   O  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_6_
 112   O  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_7_
  80   K  4  2   3  1 COM                   ----------------  Fast   Down o_DIS1_0_
  81   K  4  2   4  1 COM                   ----------------  Fast   Down o_DIS1_1_
  83   L  4  2   3  1 COM                   ----------------  Fast   Down o_DIS1_2_
  84   L  4  2   4  1 COM                   ----------------  Fast   Down o_DIS1_3_
  85   L  4  2   3  1 COM                   ----------------  Fast   Down o_DIS1_4_
  86   L  4  2   4  1 COM                   ----------------  Fast   Down o_DIS1_5_
  87   L  4  2   4  1 COM                   ----------------  Fast   Down o_DIS1_6_
  88   L  3  2   2  1 COM                   ----------------  Fast   Down o_DIS2_0_
  93   M  3  2   3  1 COM                   ----------------  Fast   Down o_DIS2_1_
  94   M  3  2   2  1 COM                   ----------------  Fast   Down o_DIS2_2_
  95   M  3  2   3  1 COM                   ----------------  Fast   Down o_DIS2_3_
  96   M  3  2   1  1 COM                   ----------------  Fast   Down o_DIS2_4_
  97   M  3  2   2  1 COM                   ----------------  Fast   Down o_DIS2_5_
  98   M  3  2   2  1 COM                   ----------------  Fast   Down o_DIS2_6_
 116   O  4  2   3  1 COM                   ----------------  Fast   Down o_DIS3_0_
 120   P  4  2   4  1 COM                   ----------------  Fast   Down o_DIS3_1_
 121   P  4  2   3  1 COM                   ----------------  Fast   Down o_DIS3_2_
 122   P  4  2   4  1 COM                   ----------------  Fast   Down o_DIS3_3_
 123   P  4  2   3  1 COM                   ----------------  Fast   Down o_DIS3_4_
 124   P  4  2   4  1 COM                   ----------------  Fast   Down o_DIS3_5_
 125   P  4  2   4  1 COM                   ----------------  Fast   Down o_DIS3_6_
  53   H  5  1   4  1 COM                   ----------------  Fast   Down o_DIS4_0_
  52   H  5  1   4  2 COM                   ----------------  Fast   Down o_DIS4_1_
  51   H  5  1   4  1 COM                   ----------------  Fast   Down o_DIS4_2_
  50   H  5  1   5  1 COM                   ----------------  Fast   Down o_DIS4_3_
  49   H  5  1   4  1 COM                   ----------------  Fast   Down o_DIS4_4_
  48   H  5  1   4  1 COM                   ----------------  Fast   Down o_DIS4_5_
  44   G  5  1   5  1 COM                   ----------------  Fast   Down o_DIS4_6_
 140   B  3  -   4  1 DFF  * * R         6  AB-D-F-----LM---  Fast   Down o_JUMBO_0_
 141   B  1  1   1  1 COM                   ----------------  Fast   Down o_JUMBO_1_
 142   B  2  1   1  1 COM                   ----------------  Fast   Down o_JUMBO_2_
  63   I  2  -   3  1 DFF  * * R            ----------------  Fast   Down o_LED_YELLOW_0_
  62   I  2  -   3  1 DFF  * * R            ----------------  Fast   Down o_LED_YELLOW_1_
 139   B  2  -   1  1 COM                   ----------------  Fast   Down o_MIDRED_0_
 138   B  2  -   1  1 COM                   ----------------  Fast   Down o_MIDRED_1_
 135   A  4  -   3  1 COM                   ----------------  Fast   Down o_MIDRED_2_
 134   A  2  -   1  1 COM                   ----------------  Fast   Down o_MIDRED_3_
 133   A  3  -   1  1 COM                   ----------------  Fast   Down o_MIDRED_4_
 132   A  4  -   2  1 COM                3  ---D-F----K-----  Fast   Down o_MIDRED_5_
 131   A  4  -   2  1 COM                2  ---D-F----------  Fast   Down o_MIDRED_6_
 130   A  5  -   3  1 COM                2  ---D-F----------  Fast   Down o_MIDRED_7_
  40   G  1  -   1  1 COM                   ----------------  Fast   Down o_TOPRED_0_
  39   G  1  -   1  1 COM                   ----------------  Fast   Down o_TOPRED_1_
  33   F  1  -   1  1 COM                   ----------------  Fast   Down o_TOPRED_2_
  32   F  5  1   1  1 DFF  *   S         12 ABCDEFG-I-KLM-O-  Fast   Down o_TOPRED_3_
  31   F  4  7   3  2 DFF      R            ----------------  Fast   Down o_TOPRED_4_
  30   F  4  7   3  2 DFF      R            ----------------  Fast   Down o_TOPRED_5_
  29   F 11  7  11  3 DFF      R            ----------------  Fast   Down o_TOPRED_6_
  28   F  3  7   2  2 DFF      R            ----------------  Fast   Down o_TOPRED_7_
----------------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
----------------------------------------------------------------------------------------
 5   I  2  -   4  1 DFF  * * R       4  -B-D-F-----L----  LFTPB_Q
12   D  6  -   2  1 COM              11 A-C-E-GHIJK--NOP  N_100_i
 4   E 11  -   8  2 COM              1  ----E-----------  N_697
 5   A 11  -   8  2 COM              1  --------------O-  N_698
 7   M 11  -   8  2 COM              1  ----E-----------  N_746
 7   H 11  -   8  2 COM              1  -------H--------  N_748
14   L  3  -   2  1 COM              11 A-C-E-GHIJK--NOP  N_79
15   K  3  -   2  1 COM              2  ---D-F----------  N_80
 3   A 11  -   8  2 COM              1  --------------O-  N_803
 7   L 11  -   8  2 COM              1  -------H--------  N_804
 7   B 11  -   8  2 COM              1  -B--------------  N_805
 6   J 11  -   8  2 COM              1  ------G---------  N_806
11   M 11  -   8  2 COM              1  --------I-------  N_807
 1   E 17  -  11  3 COM              2  ----------KL----  N_84
 3   O 17  -  11  3 COM              4  A----F----KL----  N_85
 3   H 17  -  11  3 COM              4  -----F----KLM---  N_86
 5   B 15  -  10  3 COM              3  ---D------KL----  N_87
 3   G 15  -  10  2 COM              2  -----------LM---  N_88
 2   I 17  -  11  3 COM              2  -----------LM---  N_89
 3   P 15  -  10  2 COM              2  -----------LM---  N_90
 4   I  2  -   4  2 DFF  * * R       6  AB-D-F-----LM---  RGTPB_Q
 3   I 12  1   3  2 DFF      R *     1  ----E-----------  STEP1B_MEM_STEP1B_MEM_ram0__0_
 7   O 12  1   3  1 DFF      R *     1  A---------------  STEP1B_MEM_STEP1B_MEM_ram0__1_
 0   C 12  1   3  1 DFF      R *     1  -----------L----  STEP1B_MEM_STEP1B_MEM_ram0__2_
 4   G 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram0__3_
 5   H  8  -   2  1 DFF      R *     1  ---------J------  STEP1B_MEM_STEP1B_MEM_ram0__4_
14   A  8  -   2  1 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram0__5_
 5   N  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram0__6_
12   I 12  1   3  1 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram10__0_
10   O 12  1   3  1 DFF      R *     1  --------------O-  STEP1B_MEM_STEP1B_MEM_ram10__1_
10   C 12  1   3  1 DFF      R *     1  -------H--------  STEP1B_MEM_STEP1B_MEM_ram10__2_
10   A 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram10__3_
 9   J  8  -   2  1 DFF      R *     2  ------G--J------  STEP1B_MEM_STEP1B_MEM_ram10__4_
13   E  8  -   2  1 DFF      R *     2  --------I----N--  STEP1B_MEM_STEP1B_MEM_ram10__5_
10   J  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram10__6_
 9   K 12  1   3  1 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram11__0_
11   C 12  1   3  1 DFF      R *     1  --------------O-  STEP1B_MEM_STEP1B_MEM_ram11__1_
11   E 12  1   3  1 DFF      R *     1  -------H--------  STEP1B_MEM_STEP1B_MEM_ram11__2_
11   A 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram11__3_
15   H  8  -   2  2 DFF      R *     2  ------G--J------  STEP1B_MEM_STEP1B_MEM_ram11__4_
12   P  8  -   2  1 DFF      R *     2  --------I----N--  STEP1B_MEM_STEP1B_MEM_ram11__5_
12   N  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram11__6_
13   I 12  1   3  1 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram12__0_
11   O 12  1   3  1 DFF      R *     1  --------------O-  STEP1B_MEM_STEP1B_MEM_ram12__1_
12   C 12  1   3  1 DFF      R *     1  -------H--------  STEP1B_MEM_STEP1B_MEM_ram12__2_
13   G 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram12__3_
13   N  8  -   2  1 DFF      R *     2  ------G--J------  STEP1B_MEM_STEP1B_MEM_ram12__4_
14   N  8  -   2  1 DFF      R *     2  --------I----N--  STEP1B_MEM_STEP1B_MEM_ram12__5_
11   J  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram12__6_
14   I 12  1   3  1 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram13__0_
12   O 12  1   3  1 DFF      R *     1  --------------O-  STEP1B_MEM_STEP1B_MEM_ram13__1_
13   C 12  1   3  1 DFF      R *     1  -------H--------  STEP1B_MEM_STEP1B_MEM_ram13__2_
12   A 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram13__3_
12   J  8  -   2  1 DFF      R *     2  ------G--J------  STEP1B_MEM_STEP1B_MEM_ram13__4_
15   N  8  -   2  2 DFF      R *     2  --------I----N--  STEP1B_MEM_STEP1B_MEM_ram13__5_
13   J  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram13__6_
10   K 12  1   3  1 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram14__0_
13   O 12  1   3  1 DFF      R *     1  --------------O-  STEP1B_MEM_STEP1B_MEM_ram14__1_
12   E 12  1   3  1 DFF      R *     1  -------H--------  STEP1B_MEM_STEP1B_MEM_ram14__2_
13   A 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram14__3_
15   A  8  -   2  2 DFF      R *     2  ------G--J------  STEP1B_MEM_STEP1B_MEM_ram14__4_
14   E  8  -   2  1 DFF      R *     2  --------I----N--  STEP1B_MEM_STEP1B_MEM_ram14__5_
14   K  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram14__6_
11   K 12  1   3  1 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram15__0_
14   O 12  1   3  1 DFF      R *     1  --------------O-  STEP1B_MEM_STEP1B_MEM_ram15__1_
14   C 12  1   3  1 DFF      R *     1  -------H--------  STEP1B_MEM_STEP1B_MEM_ram15__2_
14   G 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram15__3_
14   J  8  -   2  1 DFF      R *     2  ------G--J------  STEP1B_MEM_STEP1B_MEM_ram15__4_
15   P  8  -   2  1 DFF      R *     2  --------I----N--  STEP1B_MEM_STEP1B_MEM_ram15__5_
 6   O  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram15__6_
 6   I 12  1   3  1 DFF      R *     1  ----E-----------  STEP1B_MEM_STEP1B_MEM_ram1__0_
 1   C 12  1   3  1 DFF      R *     1  A---------------  STEP1B_MEM_STEP1B_MEM_ram1__1_
 2   C 12  1   3  1 DFF      R *     1  -----------L----  STEP1B_MEM_STEP1B_MEM_ram1__2_
 5   G 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram1__3_
 9   H  8  -   2  2 DFF      R *     1  ---------J------  STEP1B_MEM_STEP1B_MEM_ram1__4_
 7   P  8  -   2  2 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram1__5_
 0   J  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram1__6_
 7   I 12  1   3  1 DFF      R *     1  ----E-----------  STEP1B_MEM_STEP1B_MEM_ram2__0_
 8   O 12  1   3  1 DFF      R *     1  A---------------  STEP1B_MEM_STEP1B_MEM_ram2__1_
 0   E 12  1   3  1 DFF      R *     1  -----------L----  STEP1B_MEM_STEP1B_MEM_ram2__2_
 6   G 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram2__3_
11   H  8  -   2  1 DFF      R *     1  ---------J------  STEP1B_MEM_STEP1B_MEM_ram2__4_
 9   P  8  -   2  1 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram2__5_
 5   K  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram2__6_
 3   K 12  1   3  2 DFF      R *     1  ----E-----------  STEP1B_MEM_STEP1B_MEM_ram3__0_
 9   O 12  1   3  1 DFF      R *     1  A---------------  STEP1B_MEM_STEP1B_MEM_ram3__1_
 6   E 12  1   3  1 DFF      R *     1  -----------L----  STEP1B_MEM_STEP1B_MEM_ram3__2_
 7   G 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram3__3_
 2   J  8  -   2  2 DFF      R *     1  ---------J------  STEP1B_MEM_STEP1B_MEM_ram3__4_
10   P  8  -   2  2 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram3__5_
12   K  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram3__6_
 8   I 12  1   3  1 DFF      R *     1  ----E-----------  STEP1B_MEM_STEP1B_MEM_ram4__0_
 3   C 12  1   3  1 DFF      R *     1  A---------------  STEP1B_MEM_STEP1B_MEM_ram4__1_
 7   E 12  1   3  1 DFF      R *     1  -----------L----  STEP1B_MEM_STEP1B_MEM_ram4__2_
 8   G 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram4__3_
 7   N  8  -   2  1 DFF      R *     1  ---------J------  STEP1B_MEM_STEP1B_MEM_ram4__4_
11   P  8  -   2  1 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram4__5_
 3   J  8  -   2  2 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram4__6_
 9   I 12  1   3  1 DFF      R *     1  ----E-----------  STEP1B_MEM_STEP1B_MEM_ram5__0_
 4   C 12  1   3  1 DFF      R *     1  A---------------  STEP1B_MEM_STEP1B_MEM_ram5__1_
 6   K 12  1   3  1 DFF      R *     1  -----------L----  STEP1B_MEM_STEP1B_MEM_ram5__2_
 9   A 12  1   3  2 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram5__3_
 9   N  8  -   2  1 DFF      R *     1  ---------J------  STEP1B_MEM_STEP1B_MEM_ram5__4_
10   N  8  -   2  1 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram5__5_
 4   J  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram5__6_
10   I 12  1   3  1 DFF      R *     1  ----E-----------  STEP1B_MEM_STEP1B_MEM_ram6__0_
 5   C 12  1   3  1 DFF      R *     1  A---------------  STEP1B_MEM_STEP1B_MEM_ram6__1_
 8   E 12  1   3  1 DFF      R *     1  -----------L----  STEP1B_MEM_STEP1B_MEM_ram6__2_
 9   G 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram6__3_
 5   J  8  -   2  1 DFF      R *     1  ---------J------  STEP1B_MEM_STEP1B_MEM_ram6__4_
11   N  8  -   2  1 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram6__5_
 4   O  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram6__6_
 7   K 12  1   3  1 DFF      R *     1  ----E-----------  STEP1B_MEM_STEP1B_MEM_ram7__0_
 6   C 12  1   3  1 DFF      R *     1  A---------------  STEP1B_MEM_STEP1B_MEM_ram7__1_
 9   E 12  1   3  1 DFF      R *     1  -----------L----  STEP1B_MEM_STEP1B_MEM_ram7__2_
10   G 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram7__3_
12   H  8  -   2  1 DFF      R *     1  ---------J------  STEP1B_MEM_STEP1B_MEM_ram7__4_
 2   E  8  -   2  1 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram7__5_
 7   J  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram7__6_
 8   K 12  1   3  1 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram8__0_
 7   C 12  1   3  1 DFF      R *     1  --------------O-  STEP1B_MEM_STEP1B_MEM_ram8__1_
10   E 12  1   3  1 DFF      R *     1  -------H--------  STEP1B_MEM_STEP1B_MEM_ram8__2_
11   G 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram8__3_
13   H  8  -   2  1 DFF      R *     2  ------G--J------  STEP1B_MEM_STEP1B_MEM_ram8__4_
 3   E  8  -   2  1 DFF      R *     2  --------I----N--  STEP1B_MEM_STEP1B_MEM_ram8__5_
 8   J  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram8__6_
11   I 12  1   3  1 DFF      R *     1  ------------M---  STEP1B_MEM_STEP1B_MEM_ram9__0_
 8   C 12  1   3  1 DFF      R *     1  --------------O-  STEP1B_MEM_STEP1B_MEM_ram9__1_
 9   C 12  1   3  1 DFF      R *     1  -------H--------  STEP1B_MEM_STEP1B_MEM_ram9__2_
12   G 12  1   3  1 DFF      R *     1  -B--------------  STEP1B_MEM_STEP1B_MEM_ram9__3_
14   H  8  -   2  1 DFF      R *     2  ------G--J------  STEP1B_MEM_STEP1B_MEM_ram9__4_
 5   E  8  -   2  1 DFF      R *     2  --------I----N--  STEP1B_MEM_STEP1B_MEM_ram9__5_
13   K  8  -   2  1 DFF      R *     1  ---------------P  STEP1B_MEM_STEP1B_MEM_ram9__6_
 3   B  3  1   2  1 DFF      R *     10 AB--E--HIJ-LM-OP  STEP1B_oADDR_0_
10   B  4  1   3  1 DFF      R *     10 AB--E--HIJ-LM-OP  STEP1B_oADDR_1_
 9   B  5  1   4  1 DFF      R *     10 AB--E--HIJ-LM-OP  STEP1B_oADDR_2_
12   M  6  1   6  2 DFF      R *     9  -B--E--HIJ-LM-OP  STEP1B_oADDR_3_
13   L  6  1   2  1 DFF    * R *     2  ---D-------L----  STEP2_qPC_0_
10   L  7  1   3  2 DFF    * R *     2  ---D-------L----  STEP2_qPC_1_
 6   D  8  1   4  2 DFF    * R *     1  ---D------------  STEP2_qPC_2_
 5   D  9  1   5  2 DFF    * R *     1  ---D------------  STEP2_qPC_3_
11   L  5  4   3  1 DFF      R *     1  -----------L----  STEP3_qIR_0_
 7   A  5  4   3  1 DFF      R *     1  ---D------------  STEP3_qIR_1_
13   M  5  4   2  2 DFF      R *     1  ---D------------  STEP3_qIR_2_
12   L  5  4   3  1 DFF      R *     1  ---D------------  STEP3_qIR_3_
 5   M  5  4   2  1 DFF      R *     10 A-CDEFG-I-KL--O-  STEP3_qIR_4_
10   M  5  4   2  1 DFF      R *     5  A--D-FG----L----  STEP3_qIR_5_
 5   L  5  4   3  1 DFF      R *     10 A-CDEFG-I-KL--O-  STEP3_qIR_6_
 4   D  7  5   6  2 DFF      R *     4  ---D-F--I-K-----  STEP4B_qA_0_
 5   F 11  6   7  2 DFF      R *     5  --CD-F----K---O-  STEP4B_qA_1_
 3   F 11  7   9  2 DFF      R *     5  --CDEF----K-----  STEP4B_qA_2_
 1   D 11  7   7  2 DFF      R *     5  A--D-FG---K-----  STEP4B_qA_3_
 0   D  5  -   5  1 COM              3  ---D-F----K-----  STEP4B_uche_P_0_a2_3_
 9   F  4  -   4  1 COM              3  ---D-F----K-----  STEP4B_uche_P_i_o2_1_
 0   K  4  -   4  1 COM              3  ---D-F----K-----  STEP4B_uche_P_i_o2_2_
11   D  4  -   4  1 COM              1  -----F----------  STEP4B_uche_S_1_0_a2_1_1_
10   F  9  1   2  1 DFF    * R *     2  ------GH--------  STEP5B_oDATA_0_
 2   D  9  1   2  1 DFF    * R *     2  ------GH--------  STEP5B_oDATA_1_
 7   D  9  1   2  1 DFF    * R *     2  ------GH--------  STEP5B_oDATA_2_
12   F  9  1   2  1 DFF    * R *     2  ------GH--------  STEP5B_oDATA_3_
10   D  7  -   4  1 COM              11 AB--E-GH-J-LMNOP  addrbus_0_2__n
 9   D  7  -   4  1 COM              9  -B--E-GHI---MNOP  addrbus_0_3__n
 9   L  7  -   4  1 COM              11 AB--E-GH-J-LMNOP  addrbus_0__n
 8   D  7  -   4  1 COM              11 AB--E-GH-J-LMNOP  addrbus_1__n
14   D  4  -   1  1 COM              3  ---D-F----K-----  ipe
13   D  6  -   2  1 COM              1  -B--------------  o_JUMBO_0__0
 3   M 12  -   8  2 COM              1  ----E-----------  step1b_mem_1_ramout_15_0__un1_n
 5   O 12  -   8  2 COM              1  --------------O-  step1b_mem_1_ramout_15_1__un1_n
 3   N 12  -   8  2 COM              1  --------I-------  step1b_mem_1_ramout_15_5__un1_n
 5   P 12  -   8  2 COM              1  ---------------P  step1b_mem_1_ramout_15_6__un0_n
 1   B 20  -  16  4 COM              1  -B--------------  step1b_mem_3__n
 1   J 20  -  16  4 COM              1  ------G---------  step1b_mem_4__n
13   P 20  -  16  4 COM              1  ---------------P  step1b_mem_6__n
 3   L 12  -   8  2 COM              1  -------H--------  step1b_mem_ramout_15_2__un0_n
 9   M 12  -   8  2 COM              1  --------I-------  step1b_mem_ramout_15_5__un0_n
11   B  3  -   2  1 COM              11 A-C-E-GHIJK--NOP  step1b_un1_iaddr_0__n
12   B  3  -   2  1 COM              11 A-C-E-GHIJK--NOP  step1b_un1_iaddr_1__n
13   B  3  -   2  1 COM              11 A-C-E-GHIJK--NOP  step1b_un1_iaddr_2__n
14   B  3  -   2  1 COM              11 A-C-E-GHIJK--NOP  step1b_un1_iaddr_3__n
 1   K 12  -  10  2 COM              1  -----F----------  step4b_next_cf_0_n
11   F  6  -   6  2 COM              1  -----F----------  step4b_uche_c_0_1__n
 7   F  6  -   5  1 COM              2  ---D-F----------  step4b_uche_c_0_2__n
13   F  5  -   4  1 COM              2  -----F----K-----  step4b_uche_un42_c_1_n
 3   D  7  -   7  2 COM              2  -----F----K-----  step4b_uche_un47_c_3_n
----------------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
LFTPB_Q.D = 1 ; (1 pterm, 0 signal)
LFTPB_Q.C = !i_S2_NO ; (1 pterm, 1 signal)
LFTPB_Q.AR = !i_S2_NC ; (1 pterm, 1 signal)
LFTPB_Q.AP = !i_S2_NO ; (1 pterm, 1 signal)

N_100_i = !o_TOPRED_3_.Q & o_JUMBO_0_.Q & STEP3_qIR_4_.Q & !STEP3_qIR_5_.Q
       & STEP3_qIR_6_.Q
    # DIP_7_ ; (2 pterms, 6 signals)

N_697 = !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram6__0_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram5__0_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram3__0_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram4__0_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram2__0_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram1__0_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram0__0_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram7__0_.Q ; (8 pterms, 11 signals)

N_698 = !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram6__1_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram5__1_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram3__1_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram4__1_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram2__1_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram1__1_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram0__1_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram7__1_.Q ; (8 pterms, 11 signals)

N_746 = !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram14__0_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram13__0_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram11__0_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram12__0_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram10__0_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram9__0_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram8__0_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram15__0_.Q ; (8 pterms, 11 signals)

N_748 = !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram14__2_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram13__2_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram11__2_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram12__2_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram10__2_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram9__2_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram8__2_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_MEM_STEP1B_MEM_ram15__2_.Q ; (8 pterms, 11 signals)

N_79 = !DIP_7_ & RGTPB_Q.Q
    # DIP_7_ & LFTPB_Q.Q ; (2 pterms, 3 signals)

N_80 = N_84 & !ipe
    # DIP_0_ & ipe ; (2 pterms, 3 signals)

N_803 = !addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram6__1_.Q
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram5__1_.Q
    # addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram3__1_.Q
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram4__1_.Q
    # !addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram2__1_.Q
    # addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram1__1_.Q
    # !addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram0__1_.Q
    # addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram7__1_.Q ; (8 pterms, 11 signals)

N_804 = !addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram6__2_.Q
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram5__2_.Q
    # addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram3__2_.Q
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram4__2_.Q
    # !addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram2__2_.Q
    # addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram1__2_.Q
    # !addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram0__2_.Q
    # addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram7__2_.Q ; (8 pterms, 11 signals)

N_805 = !addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram6__3_.Q
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram5__3_.Q
    # addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram3__3_.Q
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram4__3_.Q
    # !addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram2__3_.Q
    # addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram1__3_.Q
    # !addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram0__3_.Q
    # addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram7__3_.Q ; (8 pterms, 11 signals)

N_806 = !addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram6__4_.Q
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram5__4_.Q
    # addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram3__4_.Q
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram4__4_.Q
    # !addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram2__4_.Q
    # addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram1__4_.Q
    # !addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram0__4_.Q
    # addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram7__4_.Q ; (8 pterms, 11 signals)

N_807 = !addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram6__5_.Q
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram5__5_.Q
    # addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram3__5_.Q
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram4__5_.Q
    # !addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram2__5_.Q
    # addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram1__5_.Q
    # !addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram0__5_.Q
    # addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram7__5_.Q ; (8 pterms, 11 signals)

N_84 = !DIP_7_ & addrbus_0__n & addrbus_1__n & addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram7__0_.Q
    # !DIP_7_ & !addrbus_0__n & addrbus_1__n & addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram6__0_.Q
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram5__0_.Q
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram4__0_.Q
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram3__0_.Q
    # !DIP_7_ & !addrbus_0__n & addrbus_1__n & addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram2__0_.Q
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram1__0_.Q
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & addrbus_0_3__n
       & addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram0__0_.Q
    # DIP_7_ & STEP1B_oADDR_3_.Q & N_746
    # DIP_7_ & !STEP1B_oADDR_3_.Q & N_697
    # !DIP_7_ & step1b_mem_1_ramout_15_0__un1_n ; (11 pterms, 17 signals)

N_85 = DIP_7_ & STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram15__1_.Q
    # DIP_7_ & !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram14__1_.Q
    # DIP_7_ & STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram13__1_.Q
    # DIP_7_ & !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram12__1_.Q
    # DIP_7_ & STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram11__1_.Q
    # DIP_7_ & !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram10__1_.Q
    # DIP_7_ & STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram9__1_.Q
    # DIP_7_ & !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram8__1_.Q
    # !DIP_7_ & addrbus_0_3__n & N_803
    # !DIP_7_ & step1b_mem_1_ramout_15_1__un1_n
    # DIP_7_ & !STEP1B_oADDR_3_.Q & N_698 ; (11 pterms, 17 signals)

N_86 = !DIP_7_ & !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram14__2_.Q
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram13__2_.Q
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram11__2_.Q
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram12__2_.Q
    # !DIP_7_ & !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram10__2_.Q
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram9__2_.Q
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram8__2_.Q
    # DIP_7_ & STEP1B_oADDR_3_.Q & N_748
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram15__2_.Q
    # !DIP_7_ & addrbus_0_3__n & N_804
    # DIP_7_ & step1b_mem_ramout_15_2__un0_n ; (11 pterms, 17 signals)

N_87 = !DIP_7_ & !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram14__3_.Q
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram13__3_.Q
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram11__3_.Q
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram12__3_.Q
    # !DIP_7_ & !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram10__3_.Q
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram9__3_.Q
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram8__3_.Q
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram15__3_.Q
    # !DIP_7_ & addrbus_0_3__n & N_805
    # DIP_7_ & step1b_mem_3__n ; (10 pterms, 15 signals)

N_88 = !DIP_7_ & !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram14__4_.Q
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram13__4_.Q
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram11__4_.Q
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram12__4_.Q
    # !DIP_7_ & !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram10__4_.Q
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram9__4_.Q
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram8__4_.Q
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram15__4_.Q
    # !DIP_7_ & addrbus_0_3__n & N_806
    # DIP_7_ & step1b_mem_4__n ; (10 pterms, 15 signals)

N_89 = DIP_7_ & !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram14__5_.Q
    # DIP_7_ & STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram13__5_.Q
    # DIP_7_ & STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram11__5_.Q
    # DIP_7_ & !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram12__5_.Q
    # DIP_7_ & !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram10__5_.Q
    # DIP_7_ & STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram9__5_.Q
    # DIP_7_ & !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram8__5_.Q
    # !DIP_7_ & addrbus_0_3__n & N_807
    # DIP_7_ & STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram15__5_.Q
    # !DIP_7_ & step1b_mem_1_ramout_15_5__un1_n
    # DIP_7_ & step1b_mem_ramout_15_5__un0_n ; (11 pterms, 17 signals)

N_90 = !DIP_7_ & !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram14__6_.Q
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram13__6_.Q
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram11__6_.Q
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram12__6_.Q
    # !DIP_7_ & !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram10__6_.Q
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram9__6_.Q
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram8__6_.Q
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram15__6_.Q
    # DIP_7_ & step1b_mem_6__n
    # !DIP_7_ & step1b_mem_1_ramout_15_6__un0_n ; (10 pterms, 15 signals)

RGTPB_Q.D = 1 ; (1 pterm, 0 signal)
RGTPB_Q.C = !i_S1_NO ; (1 pterm, 1 signal)
RGTPB_Q.AR = !i_S1_NC ; (1 pterm, 1 signal)
RGTPB_Q.AP = !i_S1_NO ; (1 pterm, 1 signal)

STEP1B_MEM_STEP1B_MEM_ram0__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram0__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram0__0_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram0__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram0__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram0__1_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram0__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram0__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram0__2_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram0__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram0__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram0__3_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram0__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram0__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram0__4_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram0__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram0__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram0__5_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram0__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram0__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram0__6_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram10__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram10__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram10__0_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram10__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram10__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram10__1_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram10__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram10__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram10__2_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram10__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram10__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram10__3_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram10__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram10__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram10__4_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram10__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram10__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram10__5_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram10__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram10__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram10__6_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram11__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram11__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram11__0_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram11__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram11__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram11__1_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram11__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram11__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram11__2_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram11__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram11__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram11__3_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram11__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram11__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram11__4_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram11__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram11__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram11__5_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram11__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram11__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram11__6_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram12__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram12__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram12__0_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram12__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram12__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram12__1_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram12__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram12__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram12__2_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram12__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram12__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram12__3_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram12__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram12__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram12__4_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram12__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram12__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram12__5_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram12__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram12__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram12__6_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram13__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram13__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram13__0_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram13__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram13__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram13__1_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram13__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram13__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram13__2_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram13__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram13__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram13__3_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram13__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram13__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram13__4_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram13__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram13__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram13__5_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram13__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram13__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram13__6_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram14__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram14__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram14__0_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram14__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram14__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram14__1_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram14__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram14__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram14__2_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram14__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram14__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram14__3_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram14__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram14__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram14__4_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram14__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram14__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram14__5_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram14__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram14__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram14__6_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram15__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram15__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram15__0_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram15__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram15__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram15__1_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram15__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram15__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram15__2_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram15__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram15__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram15__3_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram15__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram15__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram15__4_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram15__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram15__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram15__5_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram15__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram15__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram15__6_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram1__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram1__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram1__0_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram1__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram1__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram1__1_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram1__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram1__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram1__2_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram1__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram1__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram1__3_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram1__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram1__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram1__4_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram1__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram1__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram1__5_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram1__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram1__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram1__6_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram2__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram2__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram2__0_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram2__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram2__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram2__1_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram2__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram2__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram2__2_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram2__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram2__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram2__3_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram2__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram2__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram2__4_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram2__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram2__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram2__5_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram2__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram2__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram2__6_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram3__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram3__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram3__0_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram3__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram3__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram3__1_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram3__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram3__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram3__2_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram3__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram3__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram3__3_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram3__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram3__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram3__4_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram3__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram3__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram3__5_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram3__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram3__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram3__6_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram4__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram4__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram4__0_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram4__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram4__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram4__1_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram4__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram4__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram4__2_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram4__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram4__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram4__3_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram4__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram4__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram4__4_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram4__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram4__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram4__5_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram4__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram4__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram4__6_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram5__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram5__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram5__0_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram5__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram5__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram5__1_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram5__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram5__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram5__2_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram5__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram5__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram5__3_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram5__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram5__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram5__4_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram5__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram5__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram5__5_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram5__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram5__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram5__6_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram6__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram6__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram6__0_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram6__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram6__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram6__1_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram6__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram6__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram6__2_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram6__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram6__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram6__3_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram6__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram6__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram6__4_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram6__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram6__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram6__5_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram6__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram6__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram6__6_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram7__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram7__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram7__0_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram7__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram7__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram7__1_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram7__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram7__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram7__2_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram7__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram7__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram7__3_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram7__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram7__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram7__4_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram7__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram7__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram7__5_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram7__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram7__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram7__6_.CE = N_100_i & step1b_un1_iaddr_0__n
       & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram8__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram8__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram8__0_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram8__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram8__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram8__1_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram8__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram8__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram8__2_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram8__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram8__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram8__3_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram8__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram8__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram8__4_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram8__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram8__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram8__5_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram8__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram8__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram8__6_.CE = N_100_i & !step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram9__0_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_0_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_0_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram9__0_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram9__0_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram9__1_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP4B_qA_1_.Q & STEP3_qIR_6_.Q
    # DIP_7_ & DIP_1_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram9__1_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram9__1_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram9__2_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_2_.Q
    # DIP_7_ & DIP_2_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram9__2_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram9__2_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram9__3_.D = !DIP_7_ & !o_TOPRED_3_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_6_.Q & STEP4B_qA_3_.Q
    # DIP_7_ & DIP_3_ ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram9__3_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram9__3_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram9__4_.D = DIP_7_ & DIP_4_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram9__4_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram9__4_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram9__5_.D = DIP_7_ & DIP_5_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram9__5_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram9__5_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_MEM_STEP1B_MEM_ram9__6_.D = DIP_7_ & DIP_6_ ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram9__6_.C = N_79 ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram9__6_.CE = N_100_i & step1b_un1_iaddr_0__n
       & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (1 pterm, 5 signals)

STEP1B_oADDR_0_.D = !STEP1B_oADDR_0_.Q ; (1 pterm, 1 signal)
STEP1B_oADDR_0_.C = DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP1B_oADDR_0_.CE = DIP_7_ ; (1 pterm, 1 signal)

STEP1B_oADDR_1_.D = STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q ; (2 pterms, 2 signals)
STEP1B_oADDR_1_.C = DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP1B_oADDR_1_.CE = DIP_7_ ; (1 pterm, 1 signal)

STEP1B_oADDR_2_.D = STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
    # !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_2_.Q ; (3 pterms, 3 signals)
STEP1B_oADDR_2_.C = DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP1B_oADDR_2_.CE = DIP_7_ ; (1 pterm, 1 signal)

STEP1B_oADDR_3_.D = STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q
    # !STEP1B_oADDR_2_.Q & STEP1B_oADDR_3_.Q
    # !STEP1B_oADDR_1_.Q & STEP1B_oADDR_3_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_3_.Q ; (4 pterms, 4 signals)
STEP1B_oADDR_3_.C = DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP1B_oADDR_3_.CE = DIP_7_ ; (1 pterm, 1 signal)

STEP2_qPC_0_.D = !STEP2_qPC_0_.Q ; (1 pterm, 1 signal)
STEP2_qPC_0_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP2_qPC_0_.CE = o_TOPRED_3_.Q & o_JUMBO_0_.Q ; (1 pterm, 2 signals)
STEP2_qPC_0_.AR = !DIP_7_ & LFTPB_Q.Q ; (1 pterm, 2 signals)

STEP2_qPC_1_.D = STEP2_qPC_0_.Q & !STEP2_qPC_1_.Q
    # !STEP2_qPC_0_.Q & STEP2_qPC_1_.Q ; (2 pterms, 2 signals)
STEP2_qPC_1_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP2_qPC_1_.CE = o_TOPRED_3_.Q & o_JUMBO_0_.Q ; (1 pterm, 2 signals)
STEP2_qPC_1_.AR = !DIP_7_ & LFTPB_Q.Q ; (1 pterm, 2 signals)

STEP2_qPC_2_.D = STEP2_qPC_0_.Q & STEP2_qPC_1_.Q & !STEP2_qPC_2_.Q
    # !STEP2_qPC_1_.Q & STEP2_qPC_2_.Q
    # !STEP2_qPC_0_.Q & STEP2_qPC_2_.Q ; (3 pterms, 3 signals)
STEP2_qPC_2_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP2_qPC_2_.CE = o_TOPRED_3_.Q & o_JUMBO_0_.Q ; (1 pterm, 2 signals)
STEP2_qPC_2_.AR = !DIP_7_ & LFTPB_Q.Q ; (1 pterm, 2 signals)

STEP2_qPC_3_.D = STEP2_qPC_0_.Q & STEP2_qPC_1_.Q & STEP2_qPC_2_.Q
       & !STEP2_qPC_3_.Q
    # !STEP2_qPC_2_.Q & STEP2_qPC_3_.Q
    # !STEP2_qPC_1_.Q & STEP2_qPC_3_.Q
    # !STEP2_qPC_0_.Q & STEP2_qPC_3_.Q ; (4 pterms, 4 signals)
STEP2_qPC_3_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP2_qPC_3_.CE = o_TOPRED_3_.Q & o_JUMBO_0_.Q ; (1 pterm, 2 signals)
STEP2_qPC_3_.AR = !DIP_7_ & LFTPB_Q.Q ; (1 pterm, 2 signals)

STEP3_qIR_0_.D = N_84 ; (1 pterm, 1 signal)
STEP3_qIR_0_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP3_qIR_0_.CE = o_TOPRED_3_.Q & o_JUMBO_0_.Q ; (1 pterm, 2 signals)

STEP3_qIR_1_.D = N_85 ; (1 pterm, 1 signal)
STEP3_qIR_1_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP3_qIR_1_.CE = o_TOPRED_3_.Q & o_JUMBO_0_.Q ; (1 pterm, 2 signals)

STEP3_qIR_2_.D = N_86 ; (1 pterm, 1 signal)
STEP3_qIR_2_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP3_qIR_2_.CE = o_TOPRED_3_.Q & o_JUMBO_0_.Q ; (1 pterm, 2 signals)

STEP3_qIR_3_.D = N_87 ; (1 pterm, 1 signal)
STEP3_qIR_3_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP3_qIR_3_.CE = o_TOPRED_3_.Q & o_JUMBO_0_.Q ; (1 pterm, 2 signals)

STEP3_qIR_4_.D = N_88 ; (1 pterm, 1 signal)
STEP3_qIR_4_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP3_qIR_4_.CE = o_TOPRED_3_.Q & o_JUMBO_0_.Q ; (1 pterm, 2 signals)

STEP3_qIR_5_.D = N_89 ; (1 pterm, 1 signal)
STEP3_qIR_5_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP3_qIR_5_.CE = o_TOPRED_3_.Q & o_JUMBO_0_.Q ; (1 pterm, 2 signals)

STEP3_qIR_6_.D = N_90 ; (1 pterm, 1 signal)
STEP3_qIR_6_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP3_qIR_6_.CE = o_TOPRED_3_.Q & o_JUMBO_0_.Q ; (1 pterm, 2 signals)

STEP4B_qA_0_.D = o_MIDRED_5_ & !STEP4B_qA_0_.Q & N_80
    # o_MIDRED_6_ & STEP4B_qA_0_.Q & !N_80
    # !o_MIDRED_6_ & STEP4B_qA_0_.Q & N_80
    # o_MIDRED_6_ & !STEP4B_qA_0_.Q & N_80 ; (4 pterms, 4 signals)
STEP4B_qA_0_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP4B_qA_0_.CE = !o_MIDRED_7_ ; (1 pterm, 1 signal)

STEP4B_qA_1_.D = !( !o_MIDRED_6_ & !o_MIDRED_5_ & !STEP4B_qA_1_.Q
    # !o_MIDRED_6_ & !N_85 & !ipe
    # !DIP_1_ & !o_MIDRED_6_ & ipe
    # o_MIDRED_6_ & !STEP4B_uche_P_i_o2_1_ & !STEP4B_uche_S_1_0_a2_1_1_
    # o_MIDRED_6_ & STEP4B_uche_P_i_o2_1_ & STEP4B_uche_S_1_0_a2_1_1_ ) ; (5 pterms, 8 signals)
STEP4B_qA_1_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP4B_qA_1_.CE = !o_MIDRED_7_ ; (1 pterm, 1 signal)

STEP4B_qA_2_.D = !( o_MIDRED_6_ & STEP4B_qA_2_.Q & !STEP4B_uche_P_i_o2_2_
       & !step4b_uche_c_0_1__n
    # o_MIDRED_6_ & STEP4B_qA_2_.Q & STEP4B_uche_P_i_o2_2_
       & step4b_uche_c_0_1__n
    # o_MIDRED_6_ & !STEP4B_qA_2_.Q & STEP4B_uche_P_i_o2_2_
       & !step4b_uche_c_0_1__n
    # !o_MIDRED_6_ & !N_86 & !ipe
    # !DIP_2_ & !o_MIDRED_6_ & ipe
    # o_MIDRED_6_ & !STEP4B_qA_2_.Q & !STEP4B_uche_P_i_o2_2_
       & step4b_uche_c_0_1__n
    # !o_MIDRED_6_ & !o_MIDRED_5_ & !STEP4B_qA_2_.Q ) ; (7 pterms, 8 signals)
STEP4B_qA_2_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP4B_qA_2_.CE = !o_MIDRED_7_ ; (1 pterm, 1 signal)

STEP4B_qA_3_.D = !( !o_MIDRED_6_ & !o_MIDRED_5_ & !STEP4B_qA_3_.Q
    # !o_MIDRED_6_ & !N_87 & !ipe
    # !DIP_3_ & !o_MIDRED_6_ & ipe
    # o_MIDRED_6_ & STEP4B_uche_P_0_a2_3_ & !step4b_uche_c_0_2__n
    # o_MIDRED_6_ & !STEP4B_uche_P_0_a2_3_ & step4b_uche_c_0_2__n ) ; (5 pterms, 8 signals)
STEP4B_qA_3_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP4B_qA_3_.CE = !o_MIDRED_7_ ; (1 pterm, 1 signal)

STEP4B_uche_P_0_a2_3_.X1 = o_MIDRED_5_ & !N_87 & !ipe
    # !o_MIDRED_5_ & N_87 & !ipe
    # !DIP_3_ & o_MIDRED_5_ & ipe
    # DIP_3_ & !o_MIDRED_5_ & ipe ; (4 pterms, 4 signals)
STEP4B_uche_P_0_a2_3_.X2 = !STEP4B_qA_3_.Q ; (1 pterm, 1 signal)

STEP4B_uche_P_i_o2_1_ = o_MIDRED_5_ & N_85 & !ipe
    # DIP_1_ & o_MIDRED_5_ & ipe
    # !o_MIDRED_5_ & !N_85 & !ipe
    # !DIP_1_ & !o_MIDRED_5_ & ipe ; (4 pterms, 4 signals)

STEP4B_uche_P_i_o2_2_ = o_MIDRED_5_ & N_86 & !ipe
    # DIP_2_ & o_MIDRED_5_ & ipe
    # !o_MIDRED_5_ & !N_86 & !ipe
    # !DIP_2_ & !o_MIDRED_5_ & ipe ; (4 pterms, 4 signals)

STEP4B_uche_S_1_0_a2_1_1_ = !o_MIDRED_5_ & !STEP4B_qA_1_.Q & !N_80
    # STEP4B_qA_0_.Q & !STEP4B_qA_1_.Q & N_80
    # o_MIDRED_5_ & STEP4B_qA_1_.Q & !N_80
    # !STEP4B_qA_0_.Q & STEP4B_qA_1_.Q & N_80 ; (4 pterms, 4 signals)

STEP5B_oDATA_0_.D = !o_TOPRED_3_.Q & STEP3_qIR_4_.Q & STEP4B_qA_0_.Q
       & STEP3_qIR_6_.Q ; (1 pterm, 4 signals)
STEP5B_oDATA_0_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP5B_oDATA_0_.CE = !o_TOPRED_3_.Q & o_JUMBO_0_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_5_.Q & STEP3_qIR_6_.Q ; (1 pterm, 5 signals)
STEP5B_oDATA_0_.AR = !DIP_7_ & LFTPB_Q.Q ; (1 pterm, 2 signals)

STEP5B_oDATA_1_.D = !o_TOPRED_3_.Q & STEP3_qIR_4_.Q & STEP4B_qA_1_.Q
       & STEP3_qIR_6_.Q ; (1 pterm, 4 signals)
STEP5B_oDATA_1_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP5B_oDATA_1_.CE = !o_TOPRED_3_.Q & o_JUMBO_0_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_5_.Q & STEP3_qIR_6_.Q ; (1 pterm, 5 signals)
STEP5B_oDATA_1_.AR = !DIP_7_ & LFTPB_Q.Q ; (1 pterm, 2 signals)

STEP5B_oDATA_2_.D = !o_TOPRED_3_.Q & STEP3_qIR_4_.Q & STEP3_qIR_6_.Q
       & STEP4B_qA_2_.Q ; (1 pterm, 4 signals)
STEP5B_oDATA_2_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP5B_oDATA_2_.CE = !o_TOPRED_3_.Q & o_JUMBO_0_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_5_.Q & STEP3_qIR_6_.Q ; (1 pterm, 5 signals)
STEP5B_oDATA_2_.AR = !DIP_7_ & LFTPB_Q.Q ; (1 pterm, 2 signals)

STEP5B_oDATA_3_.D = !o_TOPRED_3_.Q & STEP3_qIR_4_.Q & STEP3_qIR_6_.Q
       & STEP4B_qA_3_.Q ; (1 pterm, 4 signals)
STEP5B_oDATA_3_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
STEP5B_oDATA_3_.CE = !o_TOPRED_3_.Q & o_JUMBO_0_.Q & STEP3_qIR_4_.Q
       & STEP3_qIR_5_.Q & STEP3_qIR_6_.Q ; (1 pterm, 5 signals)
STEP5B_oDATA_3_.AR = !DIP_7_ & LFTPB_Q.Q ; (1 pterm, 2 signals)

addrbus_0_2__n = !( !o_TOPRED_3_.Q & STEP3_qIR_4_.Q & !STEP3_qIR_5_.Q
       & STEP3_qIR_2_.Q
    # !o_TOPRED_3_.Q & STEP3_qIR_5_.Q & !STEP3_qIR_6_.Q & STEP3_qIR_2_.Q
    # o_TOPRED_3_.Q & o_JUMBO_0_.Q & STEP2_qPC_2_.Q
    # !o_TOPRED_3_.Q & !STEP3_qIR_5_.Q & STEP3_qIR_6_.Q & STEP3_qIR_2_.Q ) ; (4 pterms, 7 signals)

addrbus_0_3__n = !( !o_TOPRED_3_.Q & STEP3_qIR_4_.Q & !STEP3_qIR_5_.Q
       & STEP3_qIR_3_.Q
    # !o_TOPRED_3_.Q & STEP3_qIR_5_.Q & !STEP3_qIR_6_.Q & STEP3_qIR_3_.Q
    # o_TOPRED_3_.Q & o_JUMBO_0_.Q & STEP2_qPC_3_.Q
    # !o_TOPRED_3_.Q & !STEP3_qIR_5_.Q & STEP3_qIR_6_.Q & STEP3_qIR_3_.Q ) ; (4 pterms, 7 signals)

addrbus_0__n = !o_TOPRED_3_.Q & STEP3_qIR_4_.Q & !STEP3_qIR_5_.Q
       & STEP3_qIR_0_.Q
    # !o_TOPRED_3_.Q & STEP3_qIR_5_.Q & !STEP3_qIR_6_.Q & STEP3_qIR_0_.Q
    # o_TOPRED_3_.Q & o_JUMBO_0_.Q & STEP2_qPC_0_.Q
    # !o_TOPRED_3_.Q & !STEP3_qIR_5_.Q & STEP3_qIR_6_.Q & STEP3_qIR_0_.Q ; (4 pterms, 7 signals)

addrbus_1__n = !o_TOPRED_3_.Q & STEP3_qIR_4_.Q & !STEP3_qIR_5_.Q
       & STEP3_qIR_1_.Q
    # !o_TOPRED_3_.Q & STEP3_qIR_5_.Q & !STEP3_qIR_6_.Q & STEP3_qIR_1_.Q
    # o_TOPRED_3_.Q & o_JUMBO_0_.Q & STEP2_qPC_1_.Q
    # !o_TOPRED_3_.Q & !STEP3_qIR_5_.Q & STEP3_qIR_6_.Q & STEP3_qIR_1_.Q ; (4 pterms, 7 signals)

ipe = !o_TOPRED_3_.Q & !STEP3_qIR_4_.Q & STEP3_qIR_5_.Q & STEP3_qIR_6_.Q ; (1 pterm, 4 signals)

o_BOTRED_0_ = !DIP_0_ ; (1 pterm, 1 signal)

o_BOTRED_1_ = !DIP_1_ ; (1 pterm, 1 signal)

o_BOTRED_2_ = !DIP_2_ ; (1 pterm, 1 signal)

o_BOTRED_3_ = !DIP_3_ ; (1 pterm, 1 signal)

o_BOTRED_4_ = !DIP_4_ ; (1 pterm, 1 signal)

o_BOTRED_5_ = !DIP_5_ ; (1 pterm, 1 signal)

o_BOTRED_6_ = !DIP_6_ ; (1 pterm, 1 signal)

o_BOTRED_7_ = !DIP_7_ ; (1 pterm, 1 signal)

o_DIS1_0_ = N_84 & N_85 & N_86 & !N_87
    # !N_84 & !N_85 & N_86 & N_87
    # !N_85 & !N_86 & !N_87 ; (3 pterms, 4 signals)

o_DIS1_1_ = N_84 & !N_85 & N_86 & N_87
    # N_85 & !N_86 & !N_87
    # N_84 & !N_86 & !N_87
    # N_84 & N_85 & !N_87 ; (4 pterms, 4 signals)

o_DIS1_2_ = N_84 & !N_85 & !N_86
    # !N_85 & N_86 & !N_87
    # N_84 & !N_87 ; (3 pterms, 4 signals)

o_DIS1_3_ = !N_84 & N_85 & !N_86 & N_87
    # N_84 & !N_85 & !N_86 & !N_87
    # !N_84 & !N_85 & N_86 & !N_87
    # N_84 & N_85 & N_86 ; (4 pterms, 4 signals)

o_DIS1_4_ = !N_84 & N_85 & !N_86 & !N_87
    # N_85 & N_86 & N_87
    # !N_84 & N_86 & N_87 ; (3 pterms, 4 signals)

o_DIS1_5_ = N_84 & !N_85 & N_86 & !N_87
    # !N_84 & N_85 & N_86
    # N_84 & N_85 & N_87
    # !N_84 & N_86 & N_87 ; (4 pterms, 4 signals)

o_DIS1_6_ = !N_84 & !N_85 & N_86 & !N_87
    # N_84 & N_85 & !N_86 & N_87
    # N_84 & !N_85 & !N_86 & !N_87
    # N_84 & !N_85 & N_86 & N_87 ; (4 pterms, 4 signals)

o_DIS2_0_ = N_88 & N_89 & N_90
    # !N_89 & !N_90 ; (2 pterms, 3 signals)

o_DIS2_1_ = N_88 & N_89
    # N_89 & !N_90
    # N_88 & !N_90 ; (3 pterms, 3 signals)

o_DIS2_2_ = N_88
    # !N_89 & N_90 ; (2 pterms, 3 signals)

o_DIS2_3_ = N_88 & !N_89 & !N_90
    # !N_88 & !N_89 & N_90
    # N_88 & N_89 & N_90 ; (3 pterms, 3 signals)

o_DIS2_4_ = !N_88 & N_89 & !N_90 ; (1 pterm, 3 signals)

o_DIS2_5_ = N_88 & !N_89 & N_90
    # !N_88 & N_89 & N_90 ; (2 pterms, 3 signals)

o_DIS2_6_ = N_88 & !N_89 & !N_90
    # !N_88 & !N_89 & N_90 ; (2 pterms, 3 signals)

o_DIS3_0_ = step1b_un1_iaddr_0__n & step1b_un1_iaddr_1__n
       & step1b_un1_iaddr_2__n & !step1b_un1_iaddr_3__n
    # !step1b_un1_iaddr_0__n & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n
    # !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n & !step1b_un1_iaddr_3__n ; (3 pterms, 4 signals)

o_DIS3_1_ = step1b_un1_iaddr_0__n & !step1b_un1_iaddr_1__n
       & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_0__n & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n & !step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_0__n & !step1b_un1_iaddr_2__n & !step1b_un1_iaddr_3__n ; (4 pterms, 4 signals)

o_DIS3_2_ = step1b_un1_iaddr_0__n & !step1b_un1_iaddr_1__n
       & !step1b_un1_iaddr_2__n
    # !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & !step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_0__n & !step1b_un1_iaddr_3__n ; (3 pterms, 4 signals)

o_DIS3_3_ = !step1b_un1_iaddr_0__n & step1b_un1_iaddr_1__n
       & !step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_0__n & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n
    # !step1b_un1_iaddr_0__n & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_0__n & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n ; (4 pterms, 4 signals)

o_DIS3_4_ = !step1b_un1_iaddr_0__n & step1b_un1_iaddr_1__n
       & !step1b_un1_iaddr_2__n & !step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n
    # !step1b_un1_iaddr_0__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (3 pterms, 4 signals)

o_DIS3_5_ = step1b_un1_iaddr_0__n & !step1b_un1_iaddr_1__n
       & step1b_un1_iaddr_2__n & !step1b_un1_iaddr_3__n
    # !step1b_un1_iaddr_0__n & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
    # step1b_un1_iaddr_0__n & step1b_un1_iaddr_1__n & step1b_un1_iaddr_3__n
    # !step1b_un1_iaddr_0__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (4 pterms, 4 signals)

o_DIS3_6_ = !step1b_un1_iaddr_0__n & !step1b_un1_iaddr_1__n
       & step1b_un1_iaddr_2__n & !step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_0__n & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_0__n & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_0__n & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (4 pterms, 4 signals)

o_DIS4_0_ = STEP5B_oDATA_0_.Q & STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q
       & !STEP5B_oDATA_3_.Q
    # !STEP5B_oDATA_0_.Q & !STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q
       & STEP5B_oDATA_3_.Q
    # !STEP5B_oDATA_1_.Q & !STEP5B_oDATA_2_.Q & !STEP5B_oDATA_3_.Q
    # DIP_7_ ; (4 pterms, 5 signals)

o_DIS4_1_.X1 = DIP_7_
    # !DIP_7_ & STEP5B_oDATA_0_.Q & !STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q
    # !DIP_7_ & !STEP5B_oDATA_0_.Q & STEP5B_oDATA_1_.Q & !STEP5B_oDATA_2_.Q
       & !STEP5B_oDATA_3_.Q ; (3 pterms, 5 signals)
o_DIS4_1_.X2 = !DIP_7_ & STEP5B_oDATA_0_.Q & !STEP5B_oDATA_3_.Q ; (1 pterm, 3 signals)

o_DIS4_2_ = STEP5B_oDATA_0_.Q & !STEP5B_oDATA_1_.Q & !STEP5B_oDATA_2_.Q
    # !STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q & !STEP5B_oDATA_3_.Q
    # DIP_7_
    # STEP5B_oDATA_0_.Q & !STEP5B_oDATA_3_.Q ; (4 pterms, 5 signals)

o_DIS4_3_ = !STEP5B_oDATA_0_.Q & STEP5B_oDATA_1_.Q & !STEP5B_oDATA_2_.Q
       & STEP5B_oDATA_3_.Q
    # STEP5B_oDATA_0_.Q & !STEP5B_oDATA_1_.Q & !STEP5B_oDATA_2_.Q
       & !STEP5B_oDATA_3_.Q
    # !STEP5B_oDATA_0_.Q & !STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q
       & !STEP5B_oDATA_3_.Q
    # STEP5B_oDATA_0_.Q & STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q
    # DIP_7_ ; (5 pterms, 5 signals)

o_DIS4_4_ = !STEP5B_oDATA_0_.Q & STEP5B_oDATA_1_.Q & !STEP5B_oDATA_2_.Q
       & !STEP5B_oDATA_3_.Q
    # STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q & STEP5B_oDATA_3_.Q
    # !STEP5B_oDATA_0_.Q & STEP5B_oDATA_2_.Q & STEP5B_oDATA_3_.Q
    # DIP_7_ ; (4 pterms, 5 signals)

o_DIS4_5_.X1 = DIP_7_
    # !DIP_7_ & !STEP5B_oDATA_0_.Q & STEP5B_oDATA_2_.Q
    # !DIP_7_ & STEP5B_oDATA_0_.Q & STEP5B_oDATA_1_.Q & STEP5B_oDATA_3_.Q ; (3 pterms, 5 signals)
o_DIS4_5_.X2 = !DIP_7_ & !STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q
       & !STEP5B_oDATA_3_.Q ; (1 pterm, 4 signals)

o_DIS4_6_ = !STEP5B_oDATA_0_.Q & !STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q
       & !STEP5B_oDATA_3_.Q
    # STEP5B_oDATA_0_.Q & STEP5B_oDATA_1_.Q & !STEP5B_oDATA_2_.Q
       & STEP5B_oDATA_3_.Q
    # STEP5B_oDATA_0_.Q & !STEP5B_oDATA_1_.Q & !STEP5B_oDATA_2_.Q
       & !STEP5B_oDATA_3_.Q
    # STEP5B_oDATA_0_.Q & !STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q
       & STEP5B_oDATA_3_.Q
    # DIP_7_ ; (5 pterms, 5 signals)

o_JUMBO_0_.D = 1 ; (1 pterm, 0 signal)
o_JUMBO_0_.C = !DIP_7_ & LFTPB_Q.Q ; (1 pterm, 2 signals)
o_JUMBO_0_.AR = o_JUMBO_0__0 ; (1 pterm, 1 signal)
o_JUMBO_0_.AP = !DIP_7_ & LFTPB_Q.Q ; (1 pterm, 2 signals)

o_JUMBO_0__0 = DIP_7_ & !o_TOPRED_3_.Q & !STEP3_qIR_4_.Q & !STEP3_qIR_5_.Q
       & !STEP3_qIR_6_.Q
    # !o_TOPRED_3_.Q & !LFTPB_Q.Q & !STEP3_qIR_4_.Q & !STEP3_qIR_5_.Q
       & !STEP3_qIR_6_.Q ; (2 pterms, 6 signals)

o_JUMBO_1_ = !DIP_7_ ; (1 pterm, 1 signal)

o_JUMBO_2_ = !( !DIP_7_ & o_JUMBO_0_.Q ) ; (1 pterm, 2 signals)

o_LED_YELLOW_0_.D = 0 ; (0 pterm, 0 signal)
o_LED_YELLOW_0_.C = !i_S1_NO ; (1 pterm, 1 signal)
o_LED_YELLOW_0_.AR = !i_S1_NO ; (1 pterm, 1 signal)
o_LED_YELLOW_0_.AP = !i_S1_NC ; (1 pterm, 1 signal)

o_LED_YELLOW_1_.D = 0 ; (0 pterm, 0 signal)
o_LED_YELLOW_1_.C = !i_S2_NO ; (1 pterm, 1 signal)
o_LED_YELLOW_1_.AR = !i_S2_NO ; (1 pterm, 1 signal)
o_LED_YELLOW_1_.AP = !i_S2_NC ; (1 pterm, 1 signal)

o_MIDRED_0_ = !( o_TOPRED_3_.Q & o_JUMBO_0_.Q ) ; (1 pterm, 2 signals)

o_MIDRED_1_ = !( o_TOPRED_3_.Q & o_JUMBO_0_.Q ) ; (1 pterm, 2 signals)

o_MIDRED_2_ = !STEP3_qIR_4_.Q & !STEP3_qIR_5_.Q & !STEP3_qIR_6_.Q
    # STEP3_qIR_5_.Q & STEP3_qIR_6_.Q
    # o_TOPRED_3_.Q ; (3 pterms, 4 signals)

o_MIDRED_3_ = !( o_TOPRED_3_.Q & o_JUMBO_0_.Q ) ; (1 pterm, 2 signals)

o_MIDRED_4_ = !( !o_TOPRED_3_.Q & STEP3_qIR_4_.Q & STEP3_qIR_6_.Q ) ; (1 pterm, 3 signals)

o_MIDRED_5_ = !( !o_TOPRED_3_.Q & STEP3_qIR_4_.Q & STEP3_qIR_5_.Q
       & !STEP3_qIR_6_.Q
    # !o_TOPRED_3_.Q & !STEP3_qIR_4_.Q & !STEP3_qIR_5_.Q & STEP3_qIR_6_.Q ) ; (2 pterms, 4 signals)

o_MIDRED_6_ = !( !o_TOPRED_3_.Q & STEP3_qIR_4_.Q & !STEP3_qIR_5_.Q
       & !STEP3_qIR_6_.Q
    # !o_TOPRED_3_.Q & !STEP3_qIR_4_.Q & STEP3_qIR_6_.Q ) ; (2 pterms, 4 signals)

o_MIDRED_7_ = !( !o_TOPRED_3_.Q & o_JUMBO_0_.Q & STEP3_qIR_5_.Q
       & !STEP3_qIR_6_.Q
    # !o_TOPRED_3_.Q & o_JUMBO_0_.Q & STEP3_qIR_4_.Q & !STEP3_qIR_6_.Q
    # !o_TOPRED_3_.Q & o_JUMBO_0_.Q & !STEP3_qIR_4_.Q & STEP3_qIR_6_.Q ) ; (3 pterms, 5 signals)

o_TOPRED_0_ = !STEP3_qIR_4_.Q ; (1 pterm, 1 signal)

o_TOPRED_1_ = !STEP3_qIR_5_.Q ; (1 pterm, 1 signal)

o_TOPRED_2_ = !STEP3_qIR_6_.Q ; (1 pterm, 1 signal)

o_TOPRED_3_.D = !( o_TOPRED_3_.Q & o_JUMBO_0_.Q ) ; (1 pterm, 2 signals)
o_TOPRED_3_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)
o_TOPRED_3_.AP = !DIP_7_ & LFTPB_Q.Q ; (1 pterm, 2 signals)

o_TOPRED_4_.D = !step4b_next_cf_0_n & !step4b_uche_c_0_2__n
    # step4b_next_cf_0_n & step4b_uche_c_0_2__n ; (2 pterms, 2 signals)
o_TOPRED_4_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)

o_TOPRED_5_.D = STEP4B_uche_P_0_a2_3_ & !step4b_uche_c_0_2__n
    # !STEP4B_uche_P_0_a2_3_ & step4b_uche_c_0_2__n ; (2 pterms, 2 signals)
o_TOPRED_5_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)

o_TOPRED_6_.D = !STEP4B_qA_2_.Q & !STEP4B_uche_P_i_o2_2_
       & !step4b_uche_c_0_1__n
    # STEP4B_qA_2_.Q & STEP4B_uche_P_i_o2_2_ & !step4b_uche_c_0_1__n
    # STEP4B_qA_2_.Q & !STEP4B_uche_P_i_o2_2_ & step4b_uche_c_0_1__n
    # !STEP4B_qA_2_.Q & STEP4B_uche_P_i_o2_2_ & step4b_uche_c_0_1__n
    # STEP4B_qA_0_.Q & !N_80
    # !STEP4B_qA_0_.Q & N_80
    # !STEP4B_uche_P_0_a2_3_ & !step4b_uche_c_0_2__n
    # STEP4B_uche_P_0_a2_3_ & step4b_uche_c_0_2__n
    # STEP4B_uche_P_i_o2_1_ & !STEP4B_uche_S_1_0_a2_1_1_
    # !STEP4B_uche_P_i_o2_1_ & STEP4B_uche_S_1_0_a2_1_1_ ; (10 pterms, 9 signals)
o_TOPRED_6_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)

o_TOPRED_7_.D = step4b_next_cf_0_n ; (1 pterm, 1 signal)
o_TOPRED_7_.C = !DIP_7_ & RGTPB_Q.Q ; (1 pterm, 2 signals)

step1b_mem_1_ramout_15_0__un1_n = !addrbus_0__n & addrbus_1__n
       & !addrbus_0_3__n & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram14__0_.Q
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram13__0_.Q
    # addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram11__0_.Q
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram12__0_.Q
    # !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram10__0_.Q
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram9__0_.Q
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram8__0_.Q
    # addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram15__0_.Q ; (8 pterms, 12 signals)

step1b_mem_1_ramout_15_1__un1_n = !addrbus_0__n & addrbus_1__n
       & !addrbus_0_3__n & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram14__1_.Q
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram13__1_.Q
    # addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram11__1_.Q
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram12__1_.Q
    # !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram10__1_.Q
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram9__1_.Q
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram8__1_.Q
    # addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram15__1_.Q ; (8 pterms, 12 signals)

step1b_mem_1_ramout_15_5__un1_n = !addrbus_0__n & addrbus_1__n
       & !addrbus_0_3__n & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram14__5_.Q
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram13__5_.Q
    # addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram11__5_.Q
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram12__5_.Q
    # !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram10__5_.Q
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram9__5_.Q
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram8__5_.Q
    # addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram15__5_.Q ; (8 pterms, 12 signals)

step1b_mem_1_ramout_15_6__un0_n = !addrbus_0__n & addrbus_1__n
       & addrbus_0_3__n & !addrbus_0_2__n & STEP1B_MEM_STEP1B_MEM_ram6__6_.Q
    # addrbus_0__n & !addrbus_1__n & addrbus_0_3__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram5__6_.Q
    # addrbus_0__n & addrbus_1__n & addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram3__6_.Q
    # !addrbus_0__n & !addrbus_1__n & addrbus_0_3__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram4__6_.Q
    # !addrbus_0__n & addrbus_1__n & addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram2__6_.Q
    # addrbus_0__n & !addrbus_1__n & addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram1__6_.Q
    # !addrbus_0__n & !addrbus_1__n & addrbus_0_3__n & addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram0__6_.Q
    # addrbus_0__n & addrbus_1__n & addrbus_0_3__n & !addrbus_0_2__n
       & STEP1B_MEM_STEP1B_MEM_ram7__6_.Q ; (8 pterms, 12 signals)

step1b_mem_3__n = !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram14__3_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram13__3_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram11__3_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram7__3_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram12__3_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram10__3_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram9__3_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram6__3_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram5__3_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram3__3_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram8__3_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram4__3_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram2__3_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram1__3_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram0__3_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram15__3_.Q ; (16 pterms, 20 signals)

step1b_mem_4__n = !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram14__4_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram13__4_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram11__4_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram7__4_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram12__4_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram10__4_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram9__4_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram6__4_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram5__4_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram3__4_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram8__4_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram4__4_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram2__4_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram1__4_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram0__4_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram15__4_.Q ; (16 pterms, 20 signals)

step1b_mem_6__n = !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram14__6_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram13__6_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram11__6_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram7__6_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram12__6_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram10__6_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram9__6_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram6__6_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram5__6_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram3__6_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram8__6_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram4__6_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram2__6_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram1__6_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram0__6_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram15__6_.Q ; (16 pterms, 20 signals)

step1b_mem_ramout_15_2__un0_n = !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q
       & STEP1B_oADDR_2_.Q & !STEP1B_oADDR_3_.Q
       & STEP1B_MEM_STEP1B_MEM_ram6__2_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram5__2_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram3__2_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram4__2_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram2__2_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram1__2_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram0__2_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram7__2_.Q ; (8 pterms, 12 signals)

step1b_mem_ramout_15_5__un0_n = !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q
       & STEP1B_oADDR_2_.Q & !STEP1B_oADDR_3_.Q
       & STEP1B_MEM_STEP1B_MEM_ram6__5_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram5__5_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram3__5_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram4__5_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram2__5_.Q
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram1__5_.Q
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram0__5_.Q
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & STEP1B_MEM_STEP1B_MEM_ram7__5_.Q ; (8 pterms, 12 signals)

step1b_un1_iaddr_0__n = !DIP_7_ & addrbus_0__n
    # DIP_7_ & STEP1B_oADDR_0_.Q ; (2 pterms, 3 signals)

step1b_un1_iaddr_1__n = !DIP_7_ & addrbus_1__n
    # DIP_7_ & STEP1B_oADDR_1_.Q ; (2 pterms, 3 signals)

step1b_un1_iaddr_2__n = DIP_7_ & STEP1B_oADDR_2_.Q
    # !DIP_7_ & !addrbus_0_2__n ; (2 pterms, 3 signals)

step1b_un1_iaddr_3__n = DIP_7_ & STEP1B_oADDR_3_.Q
    # !DIP_7_ & !addrbus_0_3__n ; (2 pterms, 3 signals)

step4b_next_cf_0_n = !( o_MIDRED_5_ & N_87 & STEP4B_qA_3_.Q & !ipe
    # DIP_3_ & o_MIDRED_5_ & STEP4B_qA_3_.Q & ipe
    # !o_MIDRED_5_ & !N_87 & STEP4B_qA_3_.Q & !ipe
    # !DIP_3_ & !o_MIDRED_5_ & STEP4B_qA_3_.Q & ipe
    # STEP4B_qA_1_.Q & STEP4B_uche_P_0_a2_3_ & STEP4B_uche_P_i_o2_1_
       & STEP4B_uche_P_i_o2_2_
    # STEP4B_qA_1_.Q & STEP4B_qA_2_.Q & STEP4B_uche_P_0_a2_3_
       & STEP4B_uche_P_i_o2_1_
    # STEP4B_uche_P_0_a2_3_ & STEP4B_uche_P_i_o2_2_ & step4b_uche_un42_c_1_n
    # STEP4B_qA_2_.Q & STEP4B_uche_P_0_a2_3_ & step4b_uche_un42_c_1_n
    # STEP4B_qA_2_.Q & STEP4B_uche_P_0_a2_3_ & STEP4B_uche_P_i_o2_2_
    # STEP4B_uche_P_0_a2_3_ & step4b_uche_un47_c_3_n ) ; (10 pterms, 12 signals)

step4b_uche_c_0_1__n = !( !o_MIDRED_5_ & !STEP4B_qA_0_.Q
       & STEP4B_uche_P_i_o2_1_ & !N_80
    # !o_MIDRED_5_ & !STEP4B_qA_0_.Q & STEP4B_qA_1_.Q & !N_80
    # !o_MIDRED_5_ & STEP4B_qA_0_.Q & STEP4B_uche_P_i_o2_1_ & N_80
    # !o_MIDRED_5_ & STEP4B_qA_0_.Q & STEP4B_qA_1_.Q & N_80
    # STEP4B_qA_1_.Q & STEP4B_uche_P_i_o2_1_
    # step4b_uche_un42_c_1_n ) ; (6 pterms, 6 signals)

step4b_uche_c_0_2__n = !STEP4B_qA_2_.Q & !STEP4B_uche_P_i_o2_2_
       & !step4b_uche_un47_c_3_n
    # !STEP4B_uche_P_i_o2_1_ & !STEP4B_uche_P_i_o2_2_
       & !step4b_uche_un47_c_3_n & !step4b_uche_un42_c_1_n
    # !STEP4B_qA_1_.Q & !STEP4B_uche_P_i_o2_2_ & !step4b_uche_un47_c_3_n
       & !step4b_uche_un42_c_1_n
    # !STEP4B_qA_2_.Q & !STEP4B_uche_P_i_o2_1_ & !step4b_uche_un47_c_3_n
       & !step4b_uche_un42_c_1_n
    # !STEP4B_qA_1_.Q & !STEP4B_qA_2_.Q & !step4b_uche_un47_c_3_n
       & !step4b_uche_un42_c_1_n ; (5 pterms, 6 signals)

step4b_uche_un42_c_1_n = !o_MIDRED_5_ & STEP4B_qA_0_.Q & STEP4B_qA_1_.Q
       & !STEP4B_uche_P_i_o2_1_ & !N_80
    # !o_MIDRED_5_ & STEP4B_qA_0_.Q & !STEP4B_qA_1_.Q & STEP4B_uche_P_i_o2_1_
       & !N_80
    # o_MIDRED_5_ & STEP4B_qA_0_.Q & STEP4B_qA_1_.Q & !STEP4B_uche_P_i_o2_1_
       & N_80
    # o_MIDRED_5_ & STEP4B_qA_0_.Q & !STEP4B_qA_1_.Q & STEP4B_uche_P_i_o2_1_
       & N_80 ; (4 pterms, 5 signals)

step4b_uche_un47_c_3_n = !( !STEP4B_qA_2_.Q & !STEP4B_uche_P_i_o2_2_
    # STEP4B_qA_2_.Q & STEP4B_uche_P_i_o2_2_
    # !STEP4B_qA_1_.Q & !STEP4B_uche_P_i_o2_1_
    # STEP4B_qA_1_.Q & STEP4B_uche_P_i_o2_1_
    # STEP4B_qA_0_.Q & !N_80
    # !STEP4B_qA_0_.Q & N_80
    # o_MIDRED_5_ ) ; (7 pterms, 7 signals)




