{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1505323283462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1505323283472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 19:21:22 2017 " "Processing started: Wed Sep 13 19:21:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1505323283472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1505323283472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_KB -c Lab2_KB " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_KB -c Lab2_KB" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1505323283472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1505323290642 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement Lab2_KB.vhd(53) " "VHDL syntax error at Lab2_KB.vhd(53) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291612 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Lab2_KB.vhd(53) " "VHDL syntax error at Lab2_KB.vhd(53) near text \"then\";  expecting \"<=\"" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement Lab2_KB.vhd(55) " "VHDL syntax error at Lab2_KB.vhd(55) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Lab2_KB.vhd(55) " "VHDL syntax error at Lab2_KB.vhd(55) near text \"then\";  expecting \"<=\"" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement Lab2_KB.vhd(57) " "VHDL syntax error at Lab2_KB.vhd(57) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Lab2_KB.vhd(57) " "VHDL syntax error at Lab2_KB.vhd(57) near text \"then\";  expecting \"<=\"" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement Lab2_KB.vhd(59) " "VHDL syntax error at Lab2_KB.vhd(59) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Lab2_KB.vhd(59) " "VHDL syntax error at Lab2_KB.vhd(59) near text \"then\";  expecting \"<=\"" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement Lab2_KB.vhd(61) " "VHDL syntax error at Lab2_KB.vhd(61) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Lab2_KB.vhd(61) " "VHDL syntax error at Lab2_KB.vhd(61) near text \"then\";  expecting \"<=\"" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement Lab2_KB.vhd(63) " "VHDL syntax error at Lab2_KB.vhd(63) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Lab2_KB.vhd(63) " "VHDL syntax error at Lab2_KB.vhd(63) near text \"then\";  expecting \"<=\"" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement Lab2_KB.vhd(65) " "VHDL syntax error at Lab2_KB.vhd(65) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Lab2_KB.vhd(65) " "VHDL syntax error at Lab2_KB.vhd(65) near text \"then\";  expecting \"<=\"" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement Lab2_KB.vhd(67) " "VHDL syntax error at Lab2_KB.vhd(67) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Lab2_KB.vhd(67) " "VHDL syntax error at Lab2_KB.vhd(67) near text \"then\";  expecting \"<=\"" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement Lab2_KB.vhd(69) " "VHDL syntax error at Lab2_KB.vhd(69) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Lab2_KB.vhd(69) " "VHDL syntax error at Lab2_KB.vhd(69) near text \"then\";  expecting \"<=\"" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement Lab2_KB.vhd(71) " "VHDL syntax error at Lab2_KB.vhd(71) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "Lab2_KB.vhd" "" { Text "H:/TSIU03/Lab2/Lab2_KB.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1505323291622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_kb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lab2_kb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1505323291662 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1505323292382 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 13 19:21:32 2017 " "Processing ended: Wed Sep 13 19:21:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1505323292382 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1505323292382 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1505323292382 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1505323292382 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 0 s " "Quartus II Full Compilation was unsuccessful. 21 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1505323293382 ""}
