<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m32r › include › asm › m32r.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>m32r.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_M32R_M32R_H_</span>
<span class="cp">#define _ASM_M32R_M32R_H_</span>

<span class="cm">/*</span>
<span class="cm"> * Renesas M32R processor</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003, 2004  Renesas Technology Corp.</span>
<span class="cm"> */</span>


<span class="cm">/* Chip type */</span>
<span class="cp">#if defined(CONFIG_CHIP_XNUX_MP) || defined(CONFIG_CHIP_XNUX2_MP)</span>
<span class="cp">#include &lt;asm/m32r_mp_fpga.h&gt;</span>
<span class="cp">#elif defined(CONFIG_CHIP_VDEC2) || defined(CONFIG_CHIP_XNUX2) \</span>
<span class="cp">	|| defined(CONFIG_CHIP_M32700) || defined(CONFIG_CHIP_M32102) \</span>
<span class="cp">        || defined(CONFIG_CHIP_OPSP) || defined(CONFIG_CHIP_M32104)</span>
<span class="cp">#include &lt;asm/m32102.h&gt;</span>
<span class="cp">#endif</span>

<span class="cm">/* Platform type */</span>
<span class="cp">#if defined(CONFIG_PLAT_M32700UT)</span>
<span class="cp">#include &lt;asm/m32700ut/m32700ut_pld.h&gt;</span>
<span class="cp">#include &lt;asm/m32700ut/m32700ut_lan.h&gt;</span>
<span class="cp">#include &lt;asm/m32700ut/m32700ut_lcd.h&gt;</span>
<span class="cm">/* for ei_handler:linux/arch/m32r/kernel/entry.S */</span>
<span class="cp">#define M32R_INT1ICU_ISTS	PLD_ICUISTS</span>
<span class="cp">#define M32R_INT1ICU_IRQ_BASE	M32700UT_PLD_IRQ_BASE</span>
<span class="cp">#define M32R_INT0ICU_ISTS	M32700UT_LAN_ICUISTS</span>
<span class="cp">#define M32R_INT0ICU_IRQ_BASE	M32700UT_LAN_PLD_IRQ_BASE</span>
<span class="cp">#define M32R_INT2ICU_ISTS	M32700UT_LCD_ICUISTS</span>
<span class="cp">#define M32R_INT2ICU_IRQ_BASE	M32700UT_LCD_PLD_IRQ_BASE</span>
<span class="cp">#endif  </span><span class="cm">/* CONFIG_PLAT_M32700UT */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_PLAT_OPSPUT)</span>
<span class="cp">#include &lt;asm/opsput/opsput_pld.h&gt;</span>
<span class="cp">#include &lt;asm/opsput/opsput_lan.h&gt;</span>
<span class="cp">#include &lt;asm/opsput/opsput_lcd.h&gt;</span>
<span class="cm">/* for ei_handler:linux/arch/m32r/kernel/entry.S */</span>
<span class="cp">#define M32R_INT1ICU_ISTS	PLD_ICUISTS</span>
<span class="cp">#define M32R_INT1ICU_IRQ_BASE	OPSPUT_PLD_IRQ_BASE</span>
<span class="cp">#define M32R_INT0ICU_ISTS	OPSPUT_LAN_ICUISTS</span>
<span class="cp">#define M32R_INT0ICU_IRQ_BASE	OPSPUT_LAN_PLD_IRQ_BASE</span>
<span class="cp">#define M32R_INT2ICU_ISTS	OPSPUT_LCD_ICUISTS</span>
<span class="cp">#define M32R_INT2ICU_IRQ_BASE	OPSPUT_LCD_PLD_IRQ_BASE</span>
<span class="cp">#endif  </span><span class="cm">/* CONFIG_PLAT_OPSPUT */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_PLAT_MAPPI2)</span>
<span class="cp">#include &lt;asm/mappi2/mappi2_pld.h&gt;</span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_PLAT_MAPPI2 */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_PLAT_MAPPI3)</span>
<span class="cp">#include &lt;asm/mappi3/mappi3_pld.h&gt;</span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_PLAT_MAPPI3 */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_PLAT_USRV)</span>
<span class="cp">#include &lt;asm/m32700ut/m32700ut_pld.h&gt;</span>
<span class="cm">/* for ei_handler:linux/arch/m32r/kernel/entry.S */</span>
<span class="cp">#define M32R_INT1ICU_ISTS	PLD_ICUISTS</span>
<span class="cp">#define M32R_INT1ICU_IRQ_BASE	M32700UT_PLD_IRQ_BASE</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_PLAT_M32104UT)</span>
<span class="cp">#include &lt;asm/m32104ut/m32104ut_pld.h&gt;</span>
<span class="cm">/* for ei_handler:linux/arch/m32r/kernel/entry.S */</span>
<span class="cp">#define M32R_INT1ICU_ISTS	PLD_ICUISTS</span>
<span class="cp">#define M32R_INT1ICU_IRQ_BASE	M32104UT_PLD_IRQ_BASE</span>
<span class="cp">#endif  </span><span class="cm">/* CONFIG_PLAT_M32104 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * M32R Register</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * MMU Register</span>
<span class="cm"> */</span>

<span class="cp">#define MMU_REG_BASE	(0xffff0000)</span>
<span class="cp">#define ITLB_BASE	(0xfe000000)</span>
<span class="cp">#define DTLB_BASE	(0xfe000800)</span>

<span class="cp">#define NR_TLB_ENTRIES	CONFIG_TLB_ENTRIES</span>

<span class="cp">#define MATM	MMU_REG_BASE		</span><span class="cm">/* MMU Address Translation Mode</span>
<span class="cm">					   Register */</span><span class="cp"></span>
<span class="cp">#define MPSZ	(0x04 + MMU_REG_BASE)	</span><span class="cm">/* MMU Page Size Designation Register */</span><span class="cp"></span>
<span class="cp">#define MASID	(0x08 + MMU_REG_BASE)	</span><span class="cm">/* MMU Address Space ID Register */</span><span class="cp"></span>
<span class="cp">#define MESTS	(0x0c + MMU_REG_BASE)	</span><span class="cm">/* MMU Exception Status Register */</span><span class="cp"></span>
<span class="cp">#define MDEVA	(0x10 + MMU_REG_BASE)	</span><span class="cm">/* MMU Operand Exception Virtual</span>
<span class="cm">					   Address Register */</span><span class="cp"></span>
<span class="cp">#define MDEVP	(0x14 + MMU_REG_BASE)	</span><span class="cm">/* MMU Operand Exception Virtual Page</span>
<span class="cm">					   Number Register */</span><span class="cp"></span>
<span class="cp">#define MPTB	(0x18 + MMU_REG_BASE)	</span><span class="cm">/* MMU Page Table Base Register */</span><span class="cp"></span>
<span class="cp">#define MSVA	(0x20 + MMU_REG_BASE)	</span><span class="cm">/* MMU Search Virtual Address</span>
<span class="cm">					   Register */</span><span class="cp"></span>
<span class="cp">#define MTOP	(0x24 + MMU_REG_BASE)	</span><span class="cm">/* MMU TLB Operation Register */</span><span class="cp"></span>
<span class="cp">#define MIDXI	(0x28 + MMU_REG_BASE)	</span><span class="cm">/* MMU Index Register for</span>
<span class="cm">					   Instruciton */</span><span class="cp"></span>
<span class="cp">#define MIDXD	(0x2c + MMU_REG_BASE)	</span><span class="cm">/* MMU Index Register for Operand */</span><span class="cp"></span>

<span class="cp">#define MATM_offset	(MATM - MMU_REG_BASE)</span>
<span class="cp">#define MPSZ_offset	(MPSZ - MMU_REG_BASE)</span>
<span class="cp">#define MASID_offset	(MASID - MMU_REG_BASE)</span>
<span class="cp">#define MESTS_offset	(MESTS - MMU_REG_BASE)</span>
<span class="cp">#define MDEVA_offset	(MDEVA - MMU_REG_BASE)</span>
<span class="cp">#define MDEVP_offset	(MDEVP - MMU_REG_BASE)</span>
<span class="cp">#define MPTB_offset	(MPTB - MMU_REG_BASE)</span>
<span class="cp">#define MSVA_offset	(MSVA - MMU_REG_BASE)</span>
<span class="cp">#define MTOP_offset	(MTOP - MMU_REG_BASE)</span>
<span class="cp">#define MIDXI_offset	(MIDXI - MMU_REG_BASE)</span>
<span class="cp">#define MIDXD_offset	(MIDXD - MMU_REG_BASE)</span>

<span class="cp">#define MESTS_IT	(1 &lt;&lt; 0)	</span><span class="cm">/* Instruction TLB miss */</span><span class="cp"></span>
<span class="cp">#define MESTS_IA	(1 &lt;&lt; 1)	</span><span class="cm">/* Instruction Access Exception */</span><span class="cp"></span>
<span class="cp">#define MESTS_DT	(1 &lt;&lt; 4)	</span><span class="cm">/* Operand TLB miss */</span><span class="cp"></span>
<span class="cp">#define MESTS_DA	(1 &lt;&lt; 5)	</span><span class="cm">/* Operand Access Exception */</span><span class="cp"></span>
<span class="cp">#define MESTS_DRW	(1 &lt;&lt; 6)	</span><span class="cm">/* Operand Write Exception Flag */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * PSW (Processor Status Word)</span>
<span class="cm"> */</span>

<span class="cm">/* PSW bit */</span>
<span class="cp">#define M32R_PSW_BIT_SM   (7)    </span><span class="cm">/* Stack Mode */</span><span class="cp"></span>
<span class="cp">#define M32R_PSW_BIT_IE   (6)    </span><span class="cm">/* Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define M32R_PSW_BIT_PM   (3)    </span><span class="cm">/* Processor Mode [0:Supervisor,1:User] */</span><span class="cp"></span>
<span class="cp">#define M32R_PSW_BIT_C    (0)    </span><span class="cm">/* Condition */</span><span class="cp"></span>
<span class="cp">#define M32R_PSW_BIT_BSM  (7+8)  </span><span class="cm">/* Backup Stack Mode */</span><span class="cp"></span>
<span class="cp">#define M32R_PSW_BIT_BIE  (6+8)  </span><span class="cm">/* Backup Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define M32R_PSW_BIT_BPM  (3+8)  </span><span class="cm">/* Backup Processor Mode */</span><span class="cp"></span>
<span class="cp">#define M32R_PSW_BIT_BC   (0+8)  </span><span class="cm">/* Backup Condition */</span><span class="cp"></span>

<span class="cm">/* PSW bit map */</span>
<span class="cp">#define M32R_PSW_SM   (1UL&lt;&lt; M32R_PSW_BIT_SM)   </span><span class="cm">/* Stack Mode */</span><span class="cp"></span>
<span class="cp">#define M32R_PSW_IE   (1UL&lt;&lt; M32R_PSW_BIT_IE)   </span><span class="cm">/* Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define M32R_PSW_PM   (1UL&lt;&lt; M32R_PSW_BIT_PM)   </span><span class="cm">/* Processor Mode */</span><span class="cp"></span>
<span class="cp">#define M32R_PSW_C    (1UL&lt;&lt; M32R_PSW_BIT_C)    </span><span class="cm">/* Condition */</span><span class="cp"></span>
<span class="cp">#define M32R_PSW_BSM  (1UL&lt;&lt; M32R_PSW_BIT_BSM)  </span><span class="cm">/* Backup Stack Mode */</span><span class="cp"></span>
<span class="cp">#define M32R_PSW_BIE  (1UL&lt;&lt; M32R_PSW_BIT_BIE)  </span><span class="cm">/* Backup Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define M32R_PSW_BPM  (1UL&lt;&lt; M32R_PSW_BIT_BPM)  </span><span class="cm">/* Backup Processor Mode */</span><span class="cp"></span>
<span class="cp">#define M32R_PSW_BC   (1UL&lt;&lt; M32R_PSW_BIT_BC)   </span><span class="cm">/* Backup Condition */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Direct address to SFR</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#ifdef CONFIG_MMU</span>
<span class="cp">#define NONCACHE_OFFSET  (__PAGE_OFFSET + 0x20000000)</span>
<span class="cp">#else</span>
<span class="cp">#define NONCACHE_OFFSET  __PAGE_OFFSET</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MMU */</span><span class="cp"></span>

<span class="cp">#define M32R_ICU_ISTS_ADDR  M32R_ICU_ISTS_PORTL+NONCACHE_OFFSET</span>
<span class="cp">#define M32R_ICU_IPICR_ADDR  M32R_ICU_IPICR0_PORTL+NONCACHE_OFFSET</span>
<span class="cp">#define M32R_ICU_IMASK_ADDR  M32R_ICU_IMASK_PORTL+NONCACHE_OFFSET</span>
<span class="cp">#define M32R_FPGA_CPU_NAME_ADDR  M32R_FPGA_CPU_NAME0_PORTL+NONCACHE_OFFSET</span>
<span class="cp">#define M32R_FPGA_MODEL_ID_ADDR  M32R_FPGA_MODEL_ID0_PORTL+NONCACHE_OFFSET</span>
<span class="cp">#define M32R_FPGA_VERSION_ADDR   M32R_FPGA_VERSION0_PORTL+NONCACHE_OFFSET</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_M32R_M32R_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
