// Seed: 2702002462
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8, id_9;
  assign id_6 = -1;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output uwire id_3,
    input  wire  id_4,
    output tri0  id_5,
    input  uwire id_6,
    input  tri0  id_7,
    input  tri0  id_8,
    output wire  id_9,
    output uwire id_10,
    input  uwire id_11,
    input  wor   id_12
    , id_16,
    output tri0  id_13,
    output wor   id_14
);
  assign id_16 = id_8;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
