# Reading pref.tcl
# do single_cycle_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/Adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:18:58 on Nov 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/Adder.v 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 10:18:58 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:18:58 on Nov 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 10:18:59 on Nov 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:18:59 on Nov 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v 
# -- Compiling module single_cycle
# 
# Top level modules:
# 	single_cycle
# End time: 10:18:59 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:18:59 on Nov 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v 
# -- Compiling module InstMem
# 
# Top level modules:
# 	InstMem
# End time: 10:18:59 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ControlUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:18:59 on Nov 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ControlUnit.v 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 10:18:59 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/mux2X1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:18:59 on Nov 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/mux2X1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:18:59 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:18:59 on Nov 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 10:18:59 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:18:59 on Nov 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 10:18:59 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:18:59 on Nov 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:18:59 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:18:59 on Nov 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:19:00 on Nov 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:00 on Nov 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 10:19:00 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle_tb1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:00 on Nov 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle_tb1.v 
# -- Compiling module single_cycle_tb1
# 
# Top level modules:
# 	single_cycle_tb1
# End time: 10:19:00 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  single_cycle_tb1.v
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" single_cycle_tb1.v 
# Start time: 10:19:00 on Nov 07,2024
# ** Error (suppressible): (vsim-19) Failed to access library 'single_cycle_tb1' at "single_cycle_tb1".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./single_cycle_run_msim_rtl_verilog.do PAUSED at line 22
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
