#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 27 22:40:50 2024
# Process ID: 3528
# Current directory: D:/sphenix/MVTX_dec/MVTX_dec.runs/synth_1
# Command line: vivado.exe -log decoder_state_machine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source decoder_state_machine.tcl
# Log file: D:/sphenix/MVTX_dec/MVTX_dec.runs/synth_1/decoder_state_machine.vds
# Journal file: D:/sphenix/MVTX_dec/MVTX_dec.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source decoder_state_machine.tcl -notrace
Command: synth_design -top decoder_state_machine -part xcku115-flvf1924-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-1540] The version limit for your license is '2023.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4348 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 470.488 ; gain = 96.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoder_state_machine' [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/decoder_state_machine.vhd:53]
	Parameter device bound to: 4'b1001 
INFO: [Synth 8-6157] synthesizing module 'fifo_chipdata_72x64' [D:/sphenix/MVTX_dec/MVTX_dec.runs/synth_1/.Xil/Vivado-3528-bhamwin10/realtime/fifo_chipdata_72x64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_chipdata_72x64' (1#1) [D:/sphenix/MVTX_dec/MVTX_dec.runs/synth_1/.Xil/Vivado-3528-bhamwin10/realtime/fifo_chipdata_72x64_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'alpide_decoder' [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/alpide_decoder.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element s_chip_cs_reg was removed.  [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/alpide_decoder.vhd:165]
INFO: [Synth 8-4471] merging register 's_fifo_read_wait_ff1_reg' into 'fifo_read_o_reg' [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/alpide_decoder.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element s_fifo_read_wait_ff1_reg was removed.  [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/alpide_decoder.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'alpide_decoder' (2#1) [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/alpide_decoder.vhd:56]
INFO: [Synth 8-6157] synthesizing module 'fifo_hitdata_19x128' [D:/sphenix/MVTX_dec/MVTX_dec.runs/synth_1/.Xil/Vivado-3528-bhamwin10/realtime/fifo_hitdata_19x128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_hitdata_19x128' (3#1) [D:/sphenix/MVTX_dec/MVTX_dec.runs/synth_1/.Xil/Vivado-3528-bhamwin10/realtime/fifo_hitdata_19x128_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element s_cs_reg was removed.  [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/decoder_state_machine.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element s_detector_field_reg was removed.  [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/decoder_state_machine.vhd:256]
WARNING: [Synth 8-6014] Unused sequential element s_source_id_reg was removed.  [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/decoder_state_machine.vhd:257]
WARNING: [Synth 8-6014] Unused sequential element s_rdh_bco_reg was removed.  [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/decoder_state_machine.vhd:261]
WARNING: [Synth 8-6014] Unused sequential element s_rdh_lhc_reg was removed.  [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/decoder_state_machine.vhd:262]
WARNING: [Synth 8-6014] Unused sequential element s_rdh_ttype_reg was removed.  [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/decoder_state_machine.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element s_tdh_bco_reg was removed.  [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/decoder_state_machine.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element s_tdh_lhc_reg was removed.  [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/decoder_state_machine.vhd:274]
INFO: [Synth 8-256] done synthesizing module 'decoder_state_machine' (4#1) [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/decoder_state_machine.vhd:53]
WARNING: [Synth 8-3331] design alpide_decoder has unconnected port rst_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 529.273 ; gain = 155.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 529.273 ; gain = 155.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 529.273 ; gain = 155.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flvf1924-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[0].pixel_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[0].pixel_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[1].pixel_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[1].pixel_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[2].pixel_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[2].pixel_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[3].pixel_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[3].pixel_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[4].pixel_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[4].pixel_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[5].pixel_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[5].pixel_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[6].pixel_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[6].pixel_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[7].pixel_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[7].pixel_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[8].pixel_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_hitdata_19x128/fifo_hitdata_19x128/fifo_hitdata_19x128_in_context.xdc] for cell 'gen_pixel_fifo_1[8].pixel_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[0].chip_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[0].chip_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[1].chip_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[1].chip_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[2].chip_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[2].chip_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[3].chip_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[3].chip_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[4].chip_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[4].chip_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[5].chip_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[5].chip_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[6].chip_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[6].chip_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[7].chip_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[7].chip_fifo'
Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[8].chip_fifo'
Finished Parsing XDC File [d:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64/fifo_chipdata_72x64_in_context.xdc] for cell 'gen_chips_fifo[8].chip_fifo'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1255.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1255.352 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1255.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1255.352 ; gain = 881.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flvf1924-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1255.352 ; gain = 881.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \gen_pixel_fifo_1[0].pixel_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_pixel_fifo_1[1].pixel_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_pixel_fifo_1[2].pixel_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_pixel_fifo_1[3].pixel_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_pixel_fifo_1[4].pixel_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_pixel_fifo_1[5].pixel_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_pixel_fifo_1[6].pixel_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_pixel_fifo_1[7].pixel_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_pixel_fifo_1[8].pixel_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_chips_fifo[0].chip_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_chips_fifo[1].chip_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_chips_fifo[2].chip_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_chips_fifo[3].chip_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_chips_fifo[4].chip_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_chips_fifo[5].chip_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_chips_fifo[6].chip_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_chips_fifo[7].chip_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \gen_chips_fifo[8].chip_fifo . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1255.352 ; gain = 881.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "bytes_on_stack" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 's_feeid_reg' and it is trimmed from '16' to '4' bits. [D:/sphenix/MVTX_dec/MVTX_dec.srcs/sources_1/imports/new/decoder_state_machine.vhd:258]
INFO: [Synth 8-5546] ROM "s_feeid" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1255.352 ; gain = 881.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |decoder_state_machine__GB0 |           1|     41273|
|2     |decoder_state_machine__GB1 |           1|     11704|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 27    
	   2 Input     10 Bit       Adders := 9     
+---XORs : 
	   2 Input     10 Bit         XORs := 18    
+---Registers : 
	               72 Bit    Registers := 27    
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 10    
	                7 Bit    Registers := 18    
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 10    
	                1 Bit    Registers := 126   
+---Muxes : 
	   3 Input     72 Bit        Muxes := 9     
	   2 Input     72 Bit        Muxes := 118   
	  10 Input     72 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 90    
	   2 Input     10 Bit        Muxes := 81    
	   2 Input      9 Bit        Muxes := 36    
	  12 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 27    
	   2 Input      5 Bit        Muxes := 9     
	   8 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 451   
	   6 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decoder_state_machine 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 9     
	               40 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     72 Bit        Muxes := 9     
	   2 Input     72 Bit        Muxes := 19    
	  10 Input     72 Bit        Muxes := 9     
	  12 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module alpide_decoder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module alpide_decoder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module alpide_decoder__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module alpide_decoder__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module alpide_decoder__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module alpide_decoder__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module alpide_decoder__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module alpide_decoder__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module alpide_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "bytes_on_stack" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bytes_on_stack" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bytes_on_stack" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bytes_on_stack" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bytes_on_stack" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bytes_on_stack" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bytes_on_stack" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_feeid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bytes_on_stack" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bytes_on_stack" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1255.352 ; gain = 881.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |decoder_state_machine__GB0 |           1|     22382|
|2     |decoder_state_machine__GB1 |           1|      5973|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 1441.645 ; gain = 1067.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 1441.719 ; gain = 1067.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |decoder_state_machine__GB0 |           1|     22382|
|2     |decoder_state_machine__GB1 |           1|      5973|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 1687.750 ; gain = 1314.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1687.750 ; gain = 1314.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1687.750 ; gain = 1314.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1687.750 ; gain = 1314.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1687.750 ; gain = 1314.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 1687.750 ; gain = 1314.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 1687.750 ; gain = 1314.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |fifo_chipdata_72x64 |         9|
|2     |fifo_hitdata_19x128 |         9|
+------+--------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |fifo_chipdata_72x64     |     1|
|2     |fifo_chipdata_72x64__10 |     1|
|3     |fifo_chipdata_72x64__11 |     1|
|4     |fifo_chipdata_72x64__12 |     1|
|5     |fifo_chipdata_72x64__13 |     1|
|6     |fifo_chipdata_72x64__14 |     1|
|7     |fifo_chipdata_72x64__15 |     1|
|8     |fifo_chipdata_72x64__16 |     1|
|9     |fifo_chipdata_72x64__9  |     1|
|10    |fifo_hitdata_19x128     |     1|
|11    |fifo_hitdata_19x128__10 |     1|
|12    |fifo_hitdata_19x128__11 |     1|
|13    |fifo_hitdata_19x128__12 |     1|
|14    |fifo_hitdata_19x128__13 |     1|
|15    |fifo_hitdata_19x128__14 |     1|
|16    |fifo_hitdata_19x128__15 |     1|
|17    |fifo_hitdata_19x128__16 |     1|
|18    |fifo_hitdata_19x128__9  |     1|
|19    |BUFG                    |     1|
|20    |CARRY8                  |   164|
|21    |LUT1                    |   846|
|22    |LUT2                    |  1648|
|23    |LUT3                    |   793|
|24    |LUT4                    |  1199|
|25    |LUT5                    |   935|
|26    |LUT6                    |  2844|
|27    |FDRE                    |  2904|
|28    |FDSE                    |    65|
|29    |IBUF                    |    83|
|30    |OBUF                    |    20|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------+------+
|      |Instance                             |Module           |Cells |
+------+-------------------------------------+-----------------+------+
|1     |top                                  |                 | 12411|
|2     |  \gen_alpide_decoder[0].alpide_dec  |alpide_decoder   |  1107|
|3     |  \gen_alpide_decoder[1].alpide_dec  |alpide_decoder_0 |  1111|
|4     |  \gen_alpide_decoder[2].alpide_dec  |alpide_decoder_1 |  1111|
|5     |  \gen_alpide_decoder[3].alpide_dec  |alpide_decoder_2 |  1111|
|6     |  \gen_alpide_decoder[4].alpide_dec  |alpide_decoder_3 |  1111|
|7     |  \gen_alpide_decoder[5].alpide_dec  |alpide_decoder_4 |  1111|
|8     |  \gen_alpide_decoder[6].alpide_dec  |alpide_decoder_5 |  1111|
|9     |  \gen_alpide_decoder[7].alpide_dec  |alpide_decoder_6 |  1111|
|10    |  \gen_alpide_decoder[8].alpide_dec  |alpide_decoder_7 |  1111|
+------+-------------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 1687.750 ; gain = 1314.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:13 . Memory (MB): peak = 1687.750 ; gain = 587.922
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 1687.750 ; gain = 1314.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1698.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 83 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 1698.375 ; gain = 1325.688
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1698.375 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/sphenix/MVTX_dec/MVTX_dec.runs/synth_1/decoder_state_machine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file decoder_state_machine_utilization_synth.rpt -pb decoder_state_machine_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 22:42:35 2024...
