Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jan 21 17:28:40 2022
| Host         : LAPTOP-12A2IL26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file accumulator_timing_summary_routed.rpt -pb accumulator_timing_summary_routed.pb -rpx accumulator_timing_summary_routed.rpx -warn_on_violation
| Design       : accumulator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.632        0.000                      0                    5        0.175        0.000                      0                    5        0.045        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.100}        2.200           454.545         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.632        0.000                      0                    5        0.175        0.000                      0                    5        0.045        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 mod/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            mod/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.580ns (36.590%)  route 1.005ns (63.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 6.619 - 2.200 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.723     4.783    mod/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  mod/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.239 r  mod/out_reg[0]/Q
                         net (fo=5, routed)           1.005     6.244    mod/Q[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I2_O)        0.124     6.368 r  mod/out[2]_i_1/O
                         net (fo=1, routed)           0.000     6.368    mod/dff_in[2]
    SLICE_X2Y53          FDRE                                         r  mod/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.602     6.619    mod/clk_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  mod/out_reg[2]/C
                         clock pessimism              0.339     6.958    
                         clock uncertainty           -0.035     6.922    
    SLICE_X2Y53          FDRE (Setup_fdre_C_D)        0.077     6.999    mod/out_reg[2]
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 mod/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            mod/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.704ns (47.633%)  route 0.774ns (52.367%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 6.619 - 2.200 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.723     4.783    mod/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  mod/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.239 r  mod/out_reg[0]/Q
                         net (fo=5, routed)           0.609     5.848    mod/Q[0]
    SLICE_X3Y53          LUT6 (Prop_lut6_I1_O)        0.124     5.972 r  mod/out[4]_i_2/O
                         net (fo=2, routed)           0.165     6.137    mod/add/c_out3
    SLICE_X3Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.261 r  mod/out[4]_i_1/O
                         net (fo=1, routed)           0.000     6.261    mod/dff_in[4]
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.602     6.619    mod/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[4]/C
                         clock pessimism              0.339     6.958    
                         clock uncertainty           -0.035     6.922    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)        0.032     6.954    mod/out_reg[4]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 mod/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            mod/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.704ns (47.794%)  route 0.769ns (52.206%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 6.619 - 2.200 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.723     4.783    mod/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  mod/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.239 r  mod/out_reg[0]/Q
                         net (fo=5, routed)           0.609     5.848    mod/Q[0]
    SLICE_X3Y53          LUT6 (Prop_lut6_I1_O)        0.124     5.972 r  mod/out[4]_i_2/O
                         net (fo=2, routed)           0.160     6.132    mod/add/c_out3
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.124     6.256 r  mod/out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.256    mod/dff_in[3]
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.602     6.619    mod/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[3]/C
                         clock pessimism              0.339     6.958    
                         clock uncertainty           -0.035     6.922    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)        0.031     6.953    mod/out_reg[3]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 mod/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            mod/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.580ns (42.737%)  route 0.777ns (57.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 6.619 - 2.200 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.723     4.783    mod/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  mod/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.239 r  mod/out_reg[0]/Q
                         net (fo=5, routed)           0.777     6.016    mod/Q[0]
    SLICE_X3Y53          LUT4 (Prop_lut4_I0_O)        0.124     6.140 r  mod/out[1]_i_1/O
                         net (fo=1, routed)           0.000     6.140    mod/dff_in[1]
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.602     6.619    mod/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[1]/C
                         clock pessimism              0.339     6.958    
                         clock uncertainty           -0.035     6.922    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)        0.029     6.951    mod/out_reg[1]
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 mod/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            mod/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.580ns (52.743%)  route 0.520ns (47.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 6.619 - 2.200 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.723     4.783    mod/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  mod/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.239 r  mod/out_reg[0]/Q
                         net (fo=5, routed)           0.520     5.758    mod/Q[0]
    SLICE_X1Y53          LUT2 (Prop_lut2_I0_O)        0.124     5.882 r  mod/out[0]_i_1/O
                         net (fo=1, routed)           0.000     5.882    mod/dff_in[0]
    SLICE_X1Y53          FDRE                                         r  mod/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.602     6.619    mod/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  mod/out_reg[0]/C
                         clock pessimism              0.364     6.983    
                         clock uncertainty           -0.035     6.947    
    SLICE_X1Y53          FDRE (Setup_fdre_C_D)        0.029     6.976    mod/out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.976    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  1.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mod/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            mod/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.602     1.444    mod/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mod/out_reg[1]/Q
                         net (fo=4, routed)           0.122     1.707    mod/Q[1]
    SLICE_X2Y53          LUT6 (Prop_lut6_I1_O)        0.045     1.752 r  mod/out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.752    mod/dff_in[2]
    SLICE_X2Y53          FDRE                                         r  mod/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.875     1.964    mod/clk_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  mod/out_reg[2]/C
                         clock pessimism             -0.506     1.457    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.120     1.577    mod/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mod/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            mod/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.602     1.444    mod/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mod/out_reg[4]/Q
                         net (fo=2, routed)           0.170     1.756    mod/Q[4]
    SLICE_X3Y53          LUT4 (Prop_lut4_I3_O)        0.045     1.801 r  mod/out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    mod/dff_in[4]
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.875     1.964    mod/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[4]/C
                         clock pessimism             -0.519     1.444    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.092     1.536    mod/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 mod/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            mod/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.602     1.444    mod/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  mod/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mod/out_reg[0]/Q
                         net (fo=5, routed)           0.183     1.768    mod/Q[0]
    SLICE_X1Y53          LUT2 (Prop_lut2_I0_O)        0.045     1.813 r  mod/out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    mod/dff_in[0]
    SLICE_X1Y53          FDRE                                         r  mod/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.875     1.964    mod/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  mod/out_reg[0]/C
                         clock pessimism             -0.519     1.444    
    SLICE_X1Y53          FDRE (Hold_fdre_C_D)         0.091     1.535    mod/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 mod/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            mod/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.401%)  route 0.191ns (50.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.602     1.444    mod/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mod/out_reg[1]/Q
                         net (fo=4, routed)           0.191     1.776    mod/Q[1]
    SLICE_X3Y53          LUT4 (Prop_lut4_I3_O)        0.045     1.821 r  mod/out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    mod/dff_in[1]
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.875     1.964    mod/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[1]/C
                         clock pessimism             -0.519     1.444    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.091     1.535    mod/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 mod/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            mod/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.316%)  route 0.243ns (56.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.602     1.444    mod/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mod/out_reg[3]/Q
                         net (fo=3, routed)           0.243     1.829    mod/Q[3]
    SLICE_X3Y53          LUT3 (Prop_lut3_I2_O)        0.045     1.874 r  mod/out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.874    mod/dff_in[3]
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.875     1.964    mod/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  mod/out_reg[3]/C
                         clock pessimism             -0.519     1.444    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.092     1.536    mod/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.100 }
Period(ns):         2.200
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.200       0.045      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X1Y53    mod/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X3Y53    mod/out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X2Y53    mod/out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X3Y53    mod/out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X3Y53    mod/out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X1Y53    mod/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X3Y53    mod/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X2Y53    mod/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X3Y53    mod/out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X3Y53    mod/out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X1Y53    mod/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X3Y53    mod/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X2Y53    mod/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X3Y53    mod/out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X3Y53    mod/out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X1Y53    mod/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X3Y53    mod/out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X2Y53    mod/out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X3Y53    mod/out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X3Y53    mod/out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X1Y53    mod/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X3Y53    mod/out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X2Y53    mod/out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X3Y53    mod/out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X3Y53    mod/out_reg[4]/C



