// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Rename(
  input          clock,
  input          reset,
  input          io_redirect_valid,
  input          io_redirect_bits_robIdx_flag,
  input  [7:0]   io_redirect_bits_robIdx_value,
  input          io_redirect_bits_level,
  input          io_rabCommits_isCommit,
  input          io_rabCommits_commitValid_0,
  input          io_rabCommits_commitValid_1,
  input          io_rabCommits_commitValid_2,
  input          io_rabCommits_commitValid_3,
  input          io_rabCommits_commitValid_4,
  input          io_rabCommits_commitValid_5,
  input          io_rabCommits_isWalk,
  input          io_rabCommits_walkValid_0,
  input          io_rabCommits_walkValid_1,
  input          io_rabCommits_walkValid_2,
  input          io_rabCommits_walkValid_3,
  input          io_rabCommits_walkValid_4,
  input          io_rabCommits_walkValid_5,
  input          io_rabCommits_info_0_rfWen,
  input          io_rabCommits_info_0_fpWen,
  input          io_rabCommits_info_0_vecWen,
  input          io_rabCommits_info_0_v0Wen,
  input          io_rabCommits_info_0_vlWen,
  input          io_rabCommits_info_0_isMove,
  input          io_rabCommits_info_1_rfWen,
  input          io_rabCommits_info_1_fpWen,
  input          io_rabCommits_info_1_vecWen,
  input          io_rabCommits_info_1_v0Wen,
  input          io_rabCommits_info_1_vlWen,
  input          io_rabCommits_info_1_isMove,
  input          io_rabCommits_info_2_rfWen,
  input          io_rabCommits_info_2_fpWen,
  input          io_rabCommits_info_2_vecWen,
  input          io_rabCommits_info_2_v0Wen,
  input          io_rabCommits_info_2_vlWen,
  input          io_rabCommits_info_2_isMove,
  input          io_rabCommits_info_3_rfWen,
  input          io_rabCommits_info_3_fpWen,
  input          io_rabCommits_info_3_vecWen,
  input          io_rabCommits_info_3_v0Wen,
  input          io_rabCommits_info_3_vlWen,
  input          io_rabCommits_info_3_isMove,
  input          io_rabCommits_info_4_rfWen,
  input          io_rabCommits_info_4_fpWen,
  input          io_rabCommits_info_4_vecWen,
  input          io_rabCommits_info_4_v0Wen,
  input          io_rabCommits_info_4_vlWen,
  input          io_rabCommits_info_4_isMove,
  input          io_rabCommits_info_5_rfWen,
  input          io_rabCommits_info_5_fpWen,
  input          io_rabCommits_info_5_vecWen,
  input          io_rabCommits_info_5_v0Wen,
  input          io_rabCommits_info_5_vlWen,
  input          io_rabCommits_info_5_isMove,
  input          io_singleStep,
  output         io_in_0_ready,
  input          io_in_0_valid,
  input  [31:0]  io_in_0_bits_instr,
  input          io_in_0_bits_exceptionVec_0,
  input          io_in_0_bits_exceptionVec_1,
  input          io_in_0_bits_exceptionVec_2,
  input          io_in_0_bits_exceptionVec_3,
  input          io_in_0_bits_exceptionVec_4,
  input          io_in_0_bits_exceptionVec_5,
  input          io_in_0_bits_exceptionVec_6,
  input          io_in_0_bits_exceptionVec_7,
  input          io_in_0_bits_exceptionVec_8,
  input          io_in_0_bits_exceptionVec_9,
  input          io_in_0_bits_exceptionVec_10,
  input          io_in_0_bits_exceptionVec_11,
  input          io_in_0_bits_exceptionVec_12,
  input          io_in_0_bits_exceptionVec_13,
  input          io_in_0_bits_exceptionVec_14,
  input          io_in_0_bits_exceptionVec_15,
  input          io_in_0_bits_exceptionVec_16,
  input          io_in_0_bits_exceptionVec_17,
  input          io_in_0_bits_exceptionVec_18,
  input          io_in_0_bits_exceptionVec_19,
  input          io_in_0_bits_exceptionVec_20,
  input          io_in_0_bits_exceptionVec_21,
  input          io_in_0_bits_exceptionVec_22,
  input          io_in_0_bits_exceptionVec_23,
  input          io_in_0_bits_isFetchMalAddr,
  input  [3:0]   io_in_0_bits_trigger,
  input          io_in_0_bits_preDecodeInfo_isRVC,
  input  [1:0]   io_in_0_bits_preDecodeInfo_brType,
  input          io_in_0_bits_pred_taken,
  input          io_in_0_bits_crossPageIPFFix,
  input          io_in_0_bits_ftqPtr_flag,
  input  [5:0]   io_in_0_bits_ftqPtr_value,
  input  [3:0]   io_in_0_bits_ftqOffset,
  input  [3:0]   io_in_0_bits_srcType_0,
  input  [3:0]   io_in_0_bits_srcType_1,
  input  [3:0]   io_in_0_bits_srcType_2,
  input  [3:0]   io_in_0_bits_srcType_3,
  input  [3:0]   io_in_0_bits_srcType_4,
  input  [5:0]   io_in_0_bits_lsrc_0,
  input  [5:0]   io_in_0_bits_lsrc_1,
  input  [5:0]   io_in_0_bits_ldest,
  input  [34:0]  io_in_0_bits_fuType,
  input  [8:0]   io_in_0_bits_fuOpType,
  input          io_in_0_bits_rfWen,
  input          io_in_0_bits_fpWen,
  input          io_in_0_bits_vecWen,
  input          io_in_0_bits_v0Wen,
  input          io_in_0_bits_vlWen,
  input          io_in_0_bits_waitForward,
  input          io_in_0_bits_blockBackward,
  input          io_in_0_bits_flushPipe,
  input          io_in_0_bits_canRobCompress,
  input  [3:0]   io_in_0_bits_selImm,
  input  [21:0]  io_in_0_bits_imm,
  input  [1:0]   io_in_0_bits_fpu_typeTagOut,
  input          io_in_0_bits_fpu_wflags,
  input  [1:0]   io_in_0_bits_fpu_typ,
  input  [1:0]   io_in_0_bits_fpu_fmt,
  input  [2:0]   io_in_0_bits_fpu_rm,
  input          io_in_0_bits_vpu_vill,
  input          io_in_0_bits_vpu_vma,
  input          io_in_0_bits_vpu_vta,
  input  [1:0]   io_in_0_bits_vpu_vsew,
  input  [2:0]   io_in_0_bits_vpu_vlmul,
  input          io_in_0_bits_vpu_specVill,
  input          io_in_0_bits_vpu_specVma,
  input          io_in_0_bits_vpu_specVta,
  input  [1:0]   io_in_0_bits_vpu_specVsew,
  input  [2:0]   io_in_0_bits_vpu_specVlmul,
  input          io_in_0_bits_vpu_vm,
  input  [7:0]   io_in_0_bits_vpu_vstart,
  input          io_in_0_bits_vpu_fpu_isFoldTo1_2,
  input          io_in_0_bits_vpu_fpu_isFoldTo1_4,
  input          io_in_0_bits_vpu_fpu_isFoldTo1_8,
  input  [127:0] io_in_0_bits_vpu_vmask,
  input  [2:0]   io_in_0_bits_vpu_nf,
  input  [1:0]   io_in_0_bits_vpu_veew,
  input          io_in_0_bits_vpu_isExt,
  input          io_in_0_bits_vpu_isNarrow,
  input          io_in_0_bits_vpu_isDstMask,
  input          io_in_0_bits_vpu_isOpMask,
  input          io_in_0_bits_vpu_isDependOldVd,
  input          io_in_0_bits_vpu_isWritePartVd,
  input          io_in_0_bits_vpu_isVleff,
  input          io_in_0_bits_vlsInstr,
  input          io_in_0_bits_wfflags,
  input          io_in_0_bits_isMove,
  input  [6:0]   io_in_0_bits_uopIdx,
  input  [5:0]   io_in_0_bits_uopSplitType,
  input          io_in_0_bits_isVset,
  input          io_in_0_bits_firstUop,
  input          io_in_0_bits_lastUop,
  input  [6:0]   io_in_0_bits_numWB,
  input  [2:0]   io_in_0_bits_commitType,
  output         io_in_1_ready,
  input          io_in_1_valid,
  input  [31:0]  io_in_1_bits_instr,
  input          io_in_1_bits_exceptionVec_0,
  input          io_in_1_bits_exceptionVec_1,
  input          io_in_1_bits_exceptionVec_2,
  input          io_in_1_bits_exceptionVec_3,
  input          io_in_1_bits_exceptionVec_4,
  input          io_in_1_bits_exceptionVec_5,
  input          io_in_1_bits_exceptionVec_6,
  input          io_in_1_bits_exceptionVec_7,
  input          io_in_1_bits_exceptionVec_8,
  input          io_in_1_bits_exceptionVec_9,
  input          io_in_1_bits_exceptionVec_10,
  input          io_in_1_bits_exceptionVec_11,
  input          io_in_1_bits_exceptionVec_12,
  input          io_in_1_bits_exceptionVec_13,
  input          io_in_1_bits_exceptionVec_14,
  input          io_in_1_bits_exceptionVec_15,
  input          io_in_1_bits_exceptionVec_16,
  input          io_in_1_bits_exceptionVec_17,
  input          io_in_1_bits_exceptionVec_18,
  input          io_in_1_bits_exceptionVec_19,
  input          io_in_1_bits_exceptionVec_20,
  input          io_in_1_bits_exceptionVec_21,
  input          io_in_1_bits_exceptionVec_22,
  input          io_in_1_bits_exceptionVec_23,
  input          io_in_1_bits_isFetchMalAddr,
  input  [3:0]   io_in_1_bits_trigger,
  input          io_in_1_bits_preDecodeInfo_isRVC,
  input  [1:0]   io_in_1_bits_preDecodeInfo_brType,
  input          io_in_1_bits_pred_taken,
  input          io_in_1_bits_crossPageIPFFix,
  input          io_in_1_bits_ftqPtr_flag,
  input  [5:0]   io_in_1_bits_ftqPtr_value,
  input  [3:0]   io_in_1_bits_ftqOffset,
  input  [3:0]   io_in_1_bits_srcType_0,
  input  [3:0]   io_in_1_bits_srcType_1,
  input  [3:0]   io_in_1_bits_srcType_2,
  input  [3:0]   io_in_1_bits_srcType_3,
  input  [3:0]   io_in_1_bits_srcType_4,
  input  [5:0]   io_in_1_bits_lsrc_0,
  input  [5:0]   io_in_1_bits_lsrc_1,
  input  [5:0]   io_in_1_bits_lsrc_2,
  input  [5:0]   io_in_1_bits_lsrc_3,
  input  [5:0]   io_in_1_bits_lsrc_4,
  input  [5:0]   io_in_1_bits_ldest,
  input  [34:0]  io_in_1_bits_fuType,
  input  [8:0]   io_in_1_bits_fuOpType,
  input          io_in_1_bits_rfWen,
  input          io_in_1_bits_fpWen,
  input          io_in_1_bits_vecWen,
  input          io_in_1_bits_v0Wen,
  input          io_in_1_bits_vlWen,
  input          io_in_1_bits_waitForward,
  input          io_in_1_bits_blockBackward,
  input          io_in_1_bits_flushPipe,
  input          io_in_1_bits_canRobCompress,
  input  [3:0]   io_in_1_bits_selImm,
  input  [21:0]  io_in_1_bits_imm,
  input  [1:0]   io_in_1_bits_fpu_typeTagOut,
  input          io_in_1_bits_fpu_wflags,
  input  [1:0]   io_in_1_bits_fpu_typ,
  input  [1:0]   io_in_1_bits_fpu_fmt,
  input  [2:0]   io_in_1_bits_fpu_rm,
  input          io_in_1_bits_vpu_vill,
  input          io_in_1_bits_vpu_vma,
  input          io_in_1_bits_vpu_vta,
  input  [1:0]   io_in_1_bits_vpu_vsew,
  input  [2:0]   io_in_1_bits_vpu_vlmul,
  input          io_in_1_bits_vpu_specVill,
  input          io_in_1_bits_vpu_specVma,
  input          io_in_1_bits_vpu_specVta,
  input  [1:0]   io_in_1_bits_vpu_specVsew,
  input  [2:0]   io_in_1_bits_vpu_specVlmul,
  input          io_in_1_bits_vpu_vm,
  input  [7:0]   io_in_1_bits_vpu_vstart,
  input          io_in_1_bits_vpu_fpu_isFoldTo1_2,
  input          io_in_1_bits_vpu_fpu_isFoldTo1_4,
  input          io_in_1_bits_vpu_fpu_isFoldTo1_8,
  input  [127:0] io_in_1_bits_vpu_vmask,
  input  [2:0]   io_in_1_bits_vpu_nf,
  input  [1:0]   io_in_1_bits_vpu_veew,
  input          io_in_1_bits_vpu_isExt,
  input          io_in_1_bits_vpu_isNarrow,
  input          io_in_1_bits_vpu_isDstMask,
  input          io_in_1_bits_vpu_isOpMask,
  input          io_in_1_bits_vpu_isDependOldVd,
  input          io_in_1_bits_vpu_isWritePartVd,
  input          io_in_1_bits_vpu_isVleff,
  input          io_in_1_bits_vlsInstr,
  input          io_in_1_bits_wfflags,
  input          io_in_1_bits_isMove,
  input  [6:0]   io_in_1_bits_uopIdx,
  input  [5:0]   io_in_1_bits_uopSplitType,
  input          io_in_1_bits_isVset,
  input          io_in_1_bits_firstUop,
  input          io_in_1_bits_lastUop,
  input  [6:0]   io_in_1_bits_numWB,
  input  [2:0]   io_in_1_bits_commitType,
  output         io_in_2_ready,
  input          io_in_2_valid,
  input  [31:0]  io_in_2_bits_instr,
  input          io_in_2_bits_exceptionVec_0,
  input          io_in_2_bits_exceptionVec_1,
  input          io_in_2_bits_exceptionVec_2,
  input          io_in_2_bits_exceptionVec_3,
  input          io_in_2_bits_exceptionVec_4,
  input          io_in_2_bits_exceptionVec_5,
  input          io_in_2_bits_exceptionVec_6,
  input          io_in_2_bits_exceptionVec_7,
  input          io_in_2_bits_exceptionVec_8,
  input          io_in_2_bits_exceptionVec_9,
  input          io_in_2_bits_exceptionVec_10,
  input          io_in_2_bits_exceptionVec_11,
  input          io_in_2_bits_exceptionVec_12,
  input          io_in_2_bits_exceptionVec_13,
  input          io_in_2_bits_exceptionVec_14,
  input          io_in_2_bits_exceptionVec_15,
  input          io_in_2_bits_exceptionVec_16,
  input          io_in_2_bits_exceptionVec_17,
  input          io_in_2_bits_exceptionVec_18,
  input          io_in_2_bits_exceptionVec_19,
  input          io_in_2_bits_exceptionVec_20,
  input          io_in_2_bits_exceptionVec_21,
  input          io_in_2_bits_exceptionVec_22,
  input          io_in_2_bits_exceptionVec_23,
  input          io_in_2_bits_isFetchMalAddr,
  input  [3:0]   io_in_2_bits_trigger,
  input          io_in_2_bits_preDecodeInfo_isRVC,
  input  [1:0]   io_in_2_bits_preDecodeInfo_brType,
  input          io_in_2_bits_pred_taken,
  input          io_in_2_bits_crossPageIPFFix,
  input          io_in_2_bits_ftqPtr_flag,
  input  [5:0]   io_in_2_bits_ftqPtr_value,
  input  [3:0]   io_in_2_bits_ftqOffset,
  input  [3:0]   io_in_2_bits_srcType_0,
  input  [3:0]   io_in_2_bits_srcType_1,
  input  [3:0]   io_in_2_bits_srcType_2,
  input  [3:0]   io_in_2_bits_srcType_3,
  input  [3:0]   io_in_2_bits_srcType_4,
  input  [5:0]   io_in_2_bits_lsrc_0,
  input  [5:0]   io_in_2_bits_lsrc_1,
  input  [5:0]   io_in_2_bits_lsrc_2,
  input  [5:0]   io_in_2_bits_lsrc_3,
  input  [5:0]   io_in_2_bits_lsrc_4,
  input  [5:0]   io_in_2_bits_ldest,
  input  [34:0]  io_in_2_bits_fuType,
  input  [8:0]   io_in_2_bits_fuOpType,
  input          io_in_2_bits_rfWen,
  input          io_in_2_bits_fpWen,
  input          io_in_2_bits_vecWen,
  input          io_in_2_bits_v0Wen,
  input          io_in_2_bits_vlWen,
  input          io_in_2_bits_waitForward,
  input          io_in_2_bits_blockBackward,
  input          io_in_2_bits_flushPipe,
  input          io_in_2_bits_canRobCompress,
  input  [3:0]   io_in_2_bits_selImm,
  input  [21:0]  io_in_2_bits_imm,
  input  [1:0]   io_in_2_bits_fpu_typeTagOut,
  input          io_in_2_bits_fpu_wflags,
  input  [1:0]   io_in_2_bits_fpu_typ,
  input  [1:0]   io_in_2_bits_fpu_fmt,
  input  [2:0]   io_in_2_bits_fpu_rm,
  input          io_in_2_bits_vpu_vill,
  input          io_in_2_bits_vpu_vma,
  input          io_in_2_bits_vpu_vta,
  input  [1:0]   io_in_2_bits_vpu_vsew,
  input  [2:0]   io_in_2_bits_vpu_vlmul,
  input          io_in_2_bits_vpu_specVill,
  input          io_in_2_bits_vpu_specVma,
  input          io_in_2_bits_vpu_specVta,
  input  [1:0]   io_in_2_bits_vpu_specVsew,
  input  [2:0]   io_in_2_bits_vpu_specVlmul,
  input          io_in_2_bits_vpu_vm,
  input  [7:0]   io_in_2_bits_vpu_vstart,
  input          io_in_2_bits_vpu_fpu_isFoldTo1_2,
  input          io_in_2_bits_vpu_fpu_isFoldTo1_4,
  input          io_in_2_bits_vpu_fpu_isFoldTo1_8,
  input  [127:0] io_in_2_bits_vpu_vmask,
  input  [2:0]   io_in_2_bits_vpu_nf,
  input  [1:0]   io_in_2_bits_vpu_veew,
  input          io_in_2_bits_vpu_isExt,
  input          io_in_2_bits_vpu_isNarrow,
  input          io_in_2_bits_vpu_isDstMask,
  input          io_in_2_bits_vpu_isOpMask,
  input          io_in_2_bits_vpu_isDependOldVd,
  input          io_in_2_bits_vpu_isWritePartVd,
  input          io_in_2_bits_vpu_isVleff,
  input          io_in_2_bits_vlsInstr,
  input          io_in_2_bits_wfflags,
  input          io_in_2_bits_isMove,
  input  [6:0]   io_in_2_bits_uopIdx,
  input  [5:0]   io_in_2_bits_uopSplitType,
  input          io_in_2_bits_isVset,
  input          io_in_2_bits_firstUop,
  input          io_in_2_bits_lastUop,
  input  [6:0]   io_in_2_bits_numWB,
  input  [2:0]   io_in_2_bits_commitType,
  output         io_in_3_ready,
  input          io_in_3_valid,
  input  [31:0]  io_in_3_bits_instr,
  input          io_in_3_bits_exceptionVec_0,
  input          io_in_3_bits_exceptionVec_1,
  input          io_in_3_bits_exceptionVec_2,
  input          io_in_3_bits_exceptionVec_3,
  input          io_in_3_bits_exceptionVec_4,
  input          io_in_3_bits_exceptionVec_5,
  input          io_in_3_bits_exceptionVec_6,
  input          io_in_3_bits_exceptionVec_7,
  input          io_in_3_bits_exceptionVec_8,
  input          io_in_3_bits_exceptionVec_9,
  input          io_in_3_bits_exceptionVec_10,
  input          io_in_3_bits_exceptionVec_11,
  input          io_in_3_bits_exceptionVec_12,
  input          io_in_3_bits_exceptionVec_13,
  input          io_in_3_bits_exceptionVec_14,
  input          io_in_3_bits_exceptionVec_15,
  input          io_in_3_bits_exceptionVec_16,
  input          io_in_3_bits_exceptionVec_17,
  input          io_in_3_bits_exceptionVec_18,
  input          io_in_3_bits_exceptionVec_19,
  input          io_in_3_bits_exceptionVec_20,
  input          io_in_3_bits_exceptionVec_21,
  input          io_in_3_bits_exceptionVec_22,
  input          io_in_3_bits_exceptionVec_23,
  input          io_in_3_bits_isFetchMalAddr,
  input  [3:0]   io_in_3_bits_trigger,
  input          io_in_3_bits_preDecodeInfo_isRVC,
  input  [1:0]   io_in_3_bits_preDecodeInfo_brType,
  input          io_in_3_bits_pred_taken,
  input          io_in_3_bits_crossPageIPFFix,
  input          io_in_3_bits_ftqPtr_flag,
  input  [5:0]   io_in_3_bits_ftqPtr_value,
  input  [3:0]   io_in_3_bits_ftqOffset,
  input  [3:0]   io_in_3_bits_srcType_0,
  input  [3:0]   io_in_3_bits_srcType_1,
  input  [3:0]   io_in_3_bits_srcType_2,
  input  [3:0]   io_in_3_bits_srcType_3,
  input  [3:0]   io_in_3_bits_srcType_4,
  input  [5:0]   io_in_3_bits_lsrc_0,
  input  [5:0]   io_in_3_bits_lsrc_1,
  input  [5:0]   io_in_3_bits_lsrc_2,
  input  [5:0]   io_in_3_bits_lsrc_3,
  input  [5:0]   io_in_3_bits_lsrc_4,
  input  [5:0]   io_in_3_bits_ldest,
  input  [34:0]  io_in_3_bits_fuType,
  input  [8:0]   io_in_3_bits_fuOpType,
  input          io_in_3_bits_rfWen,
  input          io_in_3_bits_fpWen,
  input          io_in_3_bits_vecWen,
  input          io_in_3_bits_v0Wen,
  input          io_in_3_bits_vlWen,
  input          io_in_3_bits_waitForward,
  input          io_in_3_bits_blockBackward,
  input          io_in_3_bits_flushPipe,
  input          io_in_3_bits_canRobCompress,
  input  [3:0]   io_in_3_bits_selImm,
  input  [21:0]  io_in_3_bits_imm,
  input  [1:0]   io_in_3_bits_fpu_typeTagOut,
  input          io_in_3_bits_fpu_wflags,
  input  [1:0]   io_in_3_bits_fpu_typ,
  input  [1:0]   io_in_3_bits_fpu_fmt,
  input  [2:0]   io_in_3_bits_fpu_rm,
  input          io_in_3_bits_vpu_vill,
  input          io_in_3_bits_vpu_vma,
  input          io_in_3_bits_vpu_vta,
  input  [1:0]   io_in_3_bits_vpu_vsew,
  input  [2:0]   io_in_3_bits_vpu_vlmul,
  input          io_in_3_bits_vpu_specVill,
  input          io_in_3_bits_vpu_specVma,
  input          io_in_3_bits_vpu_specVta,
  input  [1:0]   io_in_3_bits_vpu_specVsew,
  input  [2:0]   io_in_3_bits_vpu_specVlmul,
  input          io_in_3_bits_vpu_vm,
  input  [7:0]   io_in_3_bits_vpu_vstart,
  input          io_in_3_bits_vpu_fpu_isFoldTo1_2,
  input          io_in_3_bits_vpu_fpu_isFoldTo1_4,
  input          io_in_3_bits_vpu_fpu_isFoldTo1_8,
  input  [127:0] io_in_3_bits_vpu_vmask,
  input  [2:0]   io_in_3_bits_vpu_nf,
  input  [1:0]   io_in_3_bits_vpu_veew,
  input          io_in_3_bits_vpu_isExt,
  input          io_in_3_bits_vpu_isNarrow,
  input          io_in_3_bits_vpu_isDstMask,
  input          io_in_3_bits_vpu_isOpMask,
  input          io_in_3_bits_vpu_isDependOldVd,
  input          io_in_3_bits_vpu_isWritePartVd,
  input          io_in_3_bits_vpu_isVleff,
  input          io_in_3_bits_vlsInstr,
  input          io_in_3_bits_wfflags,
  input          io_in_3_bits_isMove,
  input  [6:0]   io_in_3_bits_uopIdx,
  input  [5:0]   io_in_3_bits_uopSplitType,
  input          io_in_3_bits_isVset,
  input          io_in_3_bits_firstUop,
  input          io_in_3_bits_lastUop,
  input  [6:0]   io_in_3_bits_numWB,
  input  [2:0]   io_in_3_bits_commitType,
  output         io_in_4_ready,
  input          io_in_4_valid,
  input  [31:0]  io_in_4_bits_instr,
  input          io_in_4_bits_exceptionVec_0,
  input          io_in_4_bits_exceptionVec_1,
  input          io_in_4_bits_exceptionVec_2,
  input          io_in_4_bits_exceptionVec_3,
  input          io_in_4_bits_exceptionVec_4,
  input          io_in_4_bits_exceptionVec_5,
  input          io_in_4_bits_exceptionVec_6,
  input          io_in_4_bits_exceptionVec_7,
  input          io_in_4_bits_exceptionVec_8,
  input          io_in_4_bits_exceptionVec_9,
  input          io_in_4_bits_exceptionVec_10,
  input          io_in_4_bits_exceptionVec_11,
  input          io_in_4_bits_exceptionVec_12,
  input          io_in_4_bits_exceptionVec_13,
  input          io_in_4_bits_exceptionVec_14,
  input          io_in_4_bits_exceptionVec_15,
  input          io_in_4_bits_exceptionVec_16,
  input          io_in_4_bits_exceptionVec_17,
  input          io_in_4_bits_exceptionVec_18,
  input          io_in_4_bits_exceptionVec_19,
  input          io_in_4_bits_exceptionVec_20,
  input          io_in_4_bits_exceptionVec_21,
  input          io_in_4_bits_exceptionVec_22,
  input          io_in_4_bits_exceptionVec_23,
  input          io_in_4_bits_isFetchMalAddr,
  input  [3:0]   io_in_4_bits_trigger,
  input          io_in_4_bits_preDecodeInfo_isRVC,
  input  [1:0]   io_in_4_bits_preDecodeInfo_brType,
  input          io_in_4_bits_pred_taken,
  input          io_in_4_bits_crossPageIPFFix,
  input          io_in_4_bits_ftqPtr_flag,
  input  [5:0]   io_in_4_bits_ftqPtr_value,
  input  [3:0]   io_in_4_bits_ftqOffset,
  input  [3:0]   io_in_4_bits_srcType_0,
  input  [3:0]   io_in_4_bits_srcType_1,
  input  [3:0]   io_in_4_bits_srcType_2,
  input  [3:0]   io_in_4_bits_srcType_3,
  input  [3:0]   io_in_4_bits_srcType_4,
  input  [5:0]   io_in_4_bits_lsrc_0,
  input  [5:0]   io_in_4_bits_lsrc_1,
  input  [5:0]   io_in_4_bits_lsrc_2,
  input  [5:0]   io_in_4_bits_lsrc_3,
  input  [5:0]   io_in_4_bits_lsrc_4,
  input  [5:0]   io_in_4_bits_ldest,
  input  [34:0]  io_in_4_bits_fuType,
  input  [8:0]   io_in_4_bits_fuOpType,
  input          io_in_4_bits_rfWen,
  input          io_in_4_bits_fpWen,
  input          io_in_4_bits_vecWen,
  input          io_in_4_bits_v0Wen,
  input          io_in_4_bits_vlWen,
  input          io_in_4_bits_waitForward,
  input          io_in_4_bits_blockBackward,
  input          io_in_4_bits_flushPipe,
  input          io_in_4_bits_canRobCompress,
  input  [3:0]   io_in_4_bits_selImm,
  input  [21:0]  io_in_4_bits_imm,
  input  [1:0]   io_in_4_bits_fpu_typeTagOut,
  input          io_in_4_bits_fpu_wflags,
  input  [1:0]   io_in_4_bits_fpu_typ,
  input  [1:0]   io_in_4_bits_fpu_fmt,
  input  [2:0]   io_in_4_bits_fpu_rm,
  input          io_in_4_bits_vpu_vill,
  input          io_in_4_bits_vpu_vma,
  input          io_in_4_bits_vpu_vta,
  input  [1:0]   io_in_4_bits_vpu_vsew,
  input  [2:0]   io_in_4_bits_vpu_vlmul,
  input          io_in_4_bits_vpu_specVill,
  input          io_in_4_bits_vpu_specVma,
  input          io_in_4_bits_vpu_specVta,
  input  [1:0]   io_in_4_bits_vpu_specVsew,
  input  [2:0]   io_in_4_bits_vpu_specVlmul,
  input          io_in_4_bits_vpu_vm,
  input  [7:0]   io_in_4_bits_vpu_vstart,
  input          io_in_4_bits_vpu_fpu_isFoldTo1_2,
  input          io_in_4_bits_vpu_fpu_isFoldTo1_4,
  input          io_in_4_bits_vpu_fpu_isFoldTo1_8,
  input  [127:0] io_in_4_bits_vpu_vmask,
  input  [2:0]   io_in_4_bits_vpu_nf,
  input  [1:0]   io_in_4_bits_vpu_veew,
  input          io_in_4_bits_vpu_isExt,
  input          io_in_4_bits_vpu_isNarrow,
  input          io_in_4_bits_vpu_isDstMask,
  input          io_in_4_bits_vpu_isOpMask,
  input          io_in_4_bits_vpu_isDependOldVd,
  input          io_in_4_bits_vpu_isWritePartVd,
  input          io_in_4_bits_vpu_isVleff,
  input          io_in_4_bits_vlsInstr,
  input          io_in_4_bits_wfflags,
  input          io_in_4_bits_isMove,
  input  [6:0]   io_in_4_bits_uopIdx,
  input  [5:0]   io_in_4_bits_uopSplitType,
  input          io_in_4_bits_isVset,
  input          io_in_4_bits_firstUop,
  input          io_in_4_bits_lastUop,
  input  [6:0]   io_in_4_bits_numWB,
  input  [2:0]   io_in_4_bits_commitType,
  output         io_in_5_ready,
  input          io_in_5_valid,
  input  [31:0]  io_in_5_bits_instr,
  input          io_in_5_bits_exceptionVec_0,
  input          io_in_5_bits_exceptionVec_1,
  input          io_in_5_bits_exceptionVec_2,
  input          io_in_5_bits_exceptionVec_3,
  input          io_in_5_bits_exceptionVec_4,
  input          io_in_5_bits_exceptionVec_5,
  input          io_in_5_bits_exceptionVec_6,
  input          io_in_5_bits_exceptionVec_7,
  input          io_in_5_bits_exceptionVec_8,
  input          io_in_5_bits_exceptionVec_9,
  input          io_in_5_bits_exceptionVec_10,
  input          io_in_5_bits_exceptionVec_11,
  input          io_in_5_bits_exceptionVec_12,
  input          io_in_5_bits_exceptionVec_13,
  input          io_in_5_bits_exceptionVec_14,
  input          io_in_5_bits_exceptionVec_15,
  input          io_in_5_bits_exceptionVec_16,
  input          io_in_5_bits_exceptionVec_17,
  input          io_in_5_bits_exceptionVec_18,
  input          io_in_5_bits_exceptionVec_19,
  input          io_in_5_bits_exceptionVec_20,
  input          io_in_5_bits_exceptionVec_21,
  input          io_in_5_bits_exceptionVec_22,
  input          io_in_5_bits_exceptionVec_23,
  input          io_in_5_bits_isFetchMalAddr,
  input  [3:0]   io_in_5_bits_trigger,
  input          io_in_5_bits_preDecodeInfo_isRVC,
  input  [1:0]   io_in_5_bits_preDecodeInfo_brType,
  input          io_in_5_bits_pred_taken,
  input          io_in_5_bits_crossPageIPFFix,
  input          io_in_5_bits_ftqPtr_flag,
  input  [5:0]   io_in_5_bits_ftqPtr_value,
  input  [3:0]   io_in_5_bits_ftqOffset,
  input  [3:0]   io_in_5_bits_srcType_0,
  input  [3:0]   io_in_5_bits_srcType_1,
  input  [3:0]   io_in_5_bits_srcType_2,
  input  [3:0]   io_in_5_bits_srcType_3,
  input  [3:0]   io_in_5_bits_srcType_4,
  input  [5:0]   io_in_5_bits_lsrc_0,
  input  [5:0]   io_in_5_bits_lsrc_1,
  input  [5:0]   io_in_5_bits_lsrc_2,
  input  [5:0]   io_in_5_bits_lsrc_3,
  input  [5:0]   io_in_5_bits_lsrc_4,
  input  [5:0]   io_in_5_bits_ldest,
  input  [34:0]  io_in_5_bits_fuType,
  input  [8:0]   io_in_5_bits_fuOpType,
  input          io_in_5_bits_rfWen,
  input          io_in_5_bits_fpWen,
  input          io_in_5_bits_vecWen,
  input          io_in_5_bits_v0Wen,
  input          io_in_5_bits_vlWen,
  input          io_in_5_bits_waitForward,
  input          io_in_5_bits_blockBackward,
  input          io_in_5_bits_flushPipe,
  input          io_in_5_bits_canRobCompress,
  input  [3:0]   io_in_5_bits_selImm,
  input  [21:0]  io_in_5_bits_imm,
  input  [1:0]   io_in_5_bits_fpu_typeTagOut,
  input          io_in_5_bits_fpu_wflags,
  input  [1:0]   io_in_5_bits_fpu_typ,
  input  [1:0]   io_in_5_bits_fpu_fmt,
  input  [2:0]   io_in_5_bits_fpu_rm,
  input          io_in_5_bits_vpu_vill,
  input          io_in_5_bits_vpu_vma,
  input          io_in_5_bits_vpu_vta,
  input  [1:0]   io_in_5_bits_vpu_vsew,
  input  [2:0]   io_in_5_bits_vpu_vlmul,
  input          io_in_5_bits_vpu_specVill,
  input          io_in_5_bits_vpu_specVma,
  input          io_in_5_bits_vpu_specVta,
  input  [1:0]   io_in_5_bits_vpu_specVsew,
  input  [2:0]   io_in_5_bits_vpu_specVlmul,
  input          io_in_5_bits_vpu_vm,
  input  [7:0]   io_in_5_bits_vpu_vstart,
  input          io_in_5_bits_vpu_fpu_isFoldTo1_2,
  input          io_in_5_bits_vpu_fpu_isFoldTo1_4,
  input          io_in_5_bits_vpu_fpu_isFoldTo1_8,
  input  [127:0] io_in_5_bits_vpu_vmask,
  input  [2:0]   io_in_5_bits_vpu_nf,
  input  [1:0]   io_in_5_bits_vpu_veew,
  input          io_in_5_bits_vpu_isExt,
  input          io_in_5_bits_vpu_isNarrow,
  input          io_in_5_bits_vpu_isDstMask,
  input          io_in_5_bits_vpu_isOpMask,
  input          io_in_5_bits_vpu_isDependOldVd,
  input          io_in_5_bits_vpu_isWritePartVd,
  input          io_in_5_bits_vpu_isVleff,
  input          io_in_5_bits_vlsInstr,
  input          io_in_5_bits_wfflags,
  input          io_in_5_bits_isMove,
  input  [6:0]   io_in_5_bits_uopIdx,
  input  [5:0]   io_in_5_bits_uopSplitType,
  input          io_in_5_bits_isVset,
  input          io_in_5_bits_firstUop,
  input          io_in_5_bits_lastUop,
  input  [6:0]   io_in_5_bits_numWB,
  input  [2:0]   io_in_5_bits_commitType,
  input          io_fusionInfo_0_rs2FromRs1,
  input          io_fusionInfo_0_rs2FromRs2,
  input          io_fusionInfo_0_rs2FromZero,
  input          io_fusionInfo_1_rs2FromRs1,
  input          io_fusionInfo_1_rs2FromRs2,
  input          io_fusionInfo_1_rs2FromZero,
  input          io_fusionInfo_2_rs2FromRs1,
  input          io_fusionInfo_2_rs2FromRs2,
  input          io_fusionInfo_2_rs2FromZero,
  input          io_fusionInfo_3_rs2FromRs1,
  input          io_fusionInfo_3_rs2FromRs2,
  input          io_fusionInfo_3_rs2FromZero,
  input          io_fusionInfo_4_rs2FromRs1,
  input          io_fusionInfo_4_rs2FromRs2,
  input          io_fusionInfo_4_rs2FromZero,
  input  [7:0]   io_intReadPorts_0_0,
  input  [7:0]   io_intReadPorts_0_1,
  input  [7:0]   io_intReadPorts_1_0,
  input  [7:0]   io_intReadPorts_1_1,
  input  [7:0]   io_intReadPorts_2_0,
  input  [7:0]   io_intReadPorts_2_1,
  input  [7:0]   io_intReadPorts_3_0,
  input  [7:0]   io_intReadPorts_3_1,
  input  [7:0]   io_intReadPorts_4_0,
  input  [7:0]   io_intReadPorts_4_1,
  input  [7:0]   io_intReadPorts_5_0,
  input  [7:0]   io_intReadPorts_5_1,
  input  [7:0]   io_fpReadPorts_0_0,
  input  [7:0]   io_fpReadPorts_0_1,
  input  [7:0]   io_fpReadPorts_0_2,
  input  [7:0]   io_fpReadPorts_1_0,
  input  [7:0]   io_fpReadPorts_1_1,
  input  [7:0]   io_fpReadPorts_1_2,
  input  [7:0]   io_fpReadPorts_2_0,
  input  [7:0]   io_fpReadPorts_2_1,
  input  [7:0]   io_fpReadPorts_2_2,
  input  [7:0]   io_fpReadPorts_3_0,
  input  [7:0]   io_fpReadPorts_3_1,
  input  [7:0]   io_fpReadPorts_3_2,
  input  [7:0]   io_fpReadPorts_4_0,
  input  [7:0]   io_fpReadPorts_4_1,
  input  [7:0]   io_fpReadPorts_4_2,
  input  [7:0]   io_fpReadPorts_5_0,
  input  [7:0]   io_fpReadPorts_5_1,
  input  [7:0]   io_fpReadPorts_5_2,
  input  [7:0]   io_vecReadPorts_0_0,
  input  [7:0]   io_vecReadPorts_0_1,
  input  [7:0]   io_vecReadPorts_0_2,
  input  [7:0]   io_vecReadPorts_1_0,
  input  [7:0]   io_vecReadPorts_1_1,
  input  [7:0]   io_vecReadPorts_1_2,
  input  [7:0]   io_vecReadPorts_2_0,
  input  [7:0]   io_vecReadPorts_2_1,
  input  [7:0]   io_vecReadPorts_2_2,
  input  [7:0]   io_vecReadPorts_3_0,
  input  [7:0]   io_vecReadPorts_3_1,
  input  [7:0]   io_vecReadPorts_3_2,
  input  [7:0]   io_vecReadPorts_4_0,
  input  [7:0]   io_vecReadPorts_4_1,
  input  [7:0]   io_vecReadPorts_4_2,
  input  [7:0]   io_vecReadPorts_5_0,
  input  [7:0]   io_vecReadPorts_5_1,
  input  [7:0]   io_vecReadPorts_5_2,
  input  [7:0]   io_v0ReadPorts_0_0,
  input  [7:0]   io_v0ReadPorts_1_0,
  input  [7:0]   io_v0ReadPorts_2_0,
  input  [7:0]   io_v0ReadPorts_3_0,
  input  [7:0]   io_v0ReadPorts_4_0,
  input  [7:0]   io_v0ReadPorts_5_0,
  input  [7:0]   io_vlReadPorts_0_0,
  input  [7:0]   io_vlReadPorts_1_0,
  input  [7:0]   io_vlReadPorts_2_0,
  input  [7:0]   io_vlReadPorts_3_0,
  input  [7:0]   io_vlReadPorts_4_0,
  input  [7:0]   io_vlReadPorts_5_0,
  output         io_intRenamePorts_0_wen,
  output [4:0]   io_intRenamePorts_0_addr,
  output [7:0]   io_intRenamePorts_0_data,
  output         io_intRenamePorts_1_wen,
  output [4:0]   io_intRenamePorts_1_addr,
  output [7:0]   io_intRenamePorts_1_data,
  output         io_intRenamePorts_2_wen,
  output [4:0]   io_intRenamePorts_2_addr,
  output [7:0]   io_intRenamePorts_2_data,
  output         io_intRenamePorts_3_wen,
  output [4:0]   io_intRenamePorts_3_addr,
  output [7:0]   io_intRenamePorts_3_data,
  output         io_intRenamePorts_4_wen,
  output [4:0]   io_intRenamePorts_4_addr,
  output [7:0]   io_intRenamePorts_4_data,
  output         io_intRenamePorts_5_wen,
  output [4:0]   io_intRenamePorts_5_addr,
  output [7:0]   io_intRenamePorts_5_data,
  output         io_fpRenamePorts_0_wen,
  output [5:0]   io_fpRenamePorts_0_addr,
  output [7:0]   io_fpRenamePorts_0_data,
  output         io_fpRenamePorts_1_wen,
  output [5:0]   io_fpRenamePorts_1_addr,
  output [7:0]   io_fpRenamePorts_1_data,
  output         io_fpRenamePorts_2_wen,
  output [5:0]   io_fpRenamePorts_2_addr,
  output [7:0]   io_fpRenamePorts_2_data,
  output         io_fpRenamePorts_3_wen,
  output [5:0]   io_fpRenamePorts_3_addr,
  output [7:0]   io_fpRenamePorts_3_data,
  output         io_fpRenamePorts_4_wen,
  output [5:0]   io_fpRenamePorts_4_addr,
  output [7:0]   io_fpRenamePorts_4_data,
  output         io_fpRenamePorts_5_wen,
  output [5:0]   io_fpRenamePorts_5_addr,
  output [7:0]   io_fpRenamePorts_5_data,
  output         io_vecRenamePorts_0_wen,
  output [5:0]   io_vecRenamePorts_0_addr,
  output [7:0]   io_vecRenamePorts_0_data,
  output         io_vecRenamePorts_1_wen,
  output [5:0]   io_vecRenamePorts_1_addr,
  output [7:0]   io_vecRenamePorts_1_data,
  output         io_vecRenamePorts_2_wen,
  output [5:0]   io_vecRenamePorts_2_addr,
  output [7:0]   io_vecRenamePorts_2_data,
  output         io_vecRenamePorts_3_wen,
  output [5:0]   io_vecRenamePorts_3_addr,
  output [7:0]   io_vecRenamePorts_3_data,
  output         io_vecRenamePorts_4_wen,
  output [5:0]   io_vecRenamePorts_4_addr,
  output [7:0]   io_vecRenamePorts_4_data,
  output         io_vecRenamePorts_5_wen,
  output [5:0]   io_vecRenamePorts_5_addr,
  output [7:0]   io_vecRenamePorts_5_data,
  output         io_v0RenamePorts_0_wen,
  output [7:0]   io_v0RenamePorts_0_data,
  output         io_v0RenamePorts_1_wen,
  output [7:0]   io_v0RenamePorts_1_data,
  output         io_v0RenamePorts_2_wen,
  output [7:0]   io_v0RenamePorts_2_data,
  output         io_v0RenamePorts_3_wen,
  output [7:0]   io_v0RenamePorts_3_data,
  output         io_v0RenamePorts_4_wen,
  output [7:0]   io_v0RenamePorts_4_data,
  output         io_v0RenamePorts_5_wen,
  output [7:0]   io_v0RenamePorts_5_data,
  output         io_vlRenamePorts_0_wen,
  output [7:0]   io_vlRenamePorts_0_data,
  output         io_vlRenamePorts_1_wen,
  output [7:0]   io_vlRenamePorts_1_data,
  output         io_vlRenamePorts_2_wen,
  output [7:0]   io_vlRenamePorts_2_data,
  output         io_vlRenamePorts_3_wen,
  output [7:0]   io_vlRenamePorts_3_data,
  output         io_vlRenamePorts_4_wen,
  output [7:0]   io_vlRenamePorts_4_data,
  output         io_vlRenamePorts_5_wen,
  output [7:0]   io_vlRenamePorts_5_data,
  input  [7:0]   io_int_old_pdest_0,
  input  [7:0]   io_int_old_pdest_1,
  input  [7:0]   io_int_old_pdest_2,
  input  [7:0]   io_int_old_pdest_3,
  input  [7:0]   io_int_old_pdest_4,
  input  [7:0]   io_int_old_pdest_5,
  input  [7:0]   io_fp_old_pdest_0,
  input  [7:0]   io_fp_old_pdest_1,
  input  [7:0]   io_fp_old_pdest_2,
  input  [7:0]   io_fp_old_pdest_3,
  input  [7:0]   io_fp_old_pdest_4,
  input  [7:0]   io_fp_old_pdest_5,
  input  [7:0]   io_vec_old_pdest_0,
  input  [7:0]   io_vec_old_pdest_1,
  input  [7:0]   io_vec_old_pdest_2,
  input  [7:0]   io_vec_old_pdest_3,
  input  [7:0]   io_vec_old_pdest_4,
  input  [7:0]   io_vec_old_pdest_5,
  input  [7:0]   io_v0_old_pdest_0,
  input  [7:0]   io_v0_old_pdest_1,
  input  [7:0]   io_v0_old_pdest_2,
  input  [7:0]   io_v0_old_pdest_3,
  input  [7:0]   io_v0_old_pdest_4,
  input  [7:0]   io_v0_old_pdest_5,
  input  [7:0]   io_vl_old_pdest_0,
  input  [7:0]   io_vl_old_pdest_1,
  input  [7:0]   io_vl_old_pdest_2,
  input  [7:0]   io_vl_old_pdest_3,
  input  [7:0]   io_vl_old_pdest_4,
  input  [7:0]   io_vl_old_pdest_5,
  input          io_int_need_free_0,
  input          io_int_need_free_1,
  input          io_int_need_free_2,
  input          io_int_need_free_3,
  input          io_int_need_free_4,
  input          io_int_need_free_5,
  input          io_out_0_ready,
  output         io_out_0_valid,
  output         io_out_0_bits_exceptionVec_0,
  output         io_out_0_bits_exceptionVec_1,
  output         io_out_0_bits_exceptionVec_2,
  output         io_out_0_bits_exceptionVec_3,
  output         io_out_0_bits_exceptionVec_12,
  output         io_out_0_bits_exceptionVec_20,
  output         io_out_0_bits_exceptionVec_22,
  output         io_out_0_bits_isFetchMalAddr,
  output         io_out_0_bits_hasException,
  output [3:0]   io_out_0_bits_trigger,
  output         io_out_0_bits_preDecodeInfo_isRVC,
  output         io_out_0_bits_pred_taken,
  output         io_out_0_bits_crossPageIPFFix,
  output         io_out_0_bits_ftqPtr_flag,
  output [5:0]   io_out_0_bits_ftqPtr_value,
  output [3:0]   io_out_0_bits_ftqOffset,
  output [3:0]   io_out_0_bits_srcType_0,
  output [3:0]   io_out_0_bits_srcType_1,
  output [3:0]   io_out_0_bits_srcType_2,
  output [3:0]   io_out_0_bits_srcType_3,
  output [3:0]   io_out_0_bits_srcType_4,
  output [5:0]   io_out_0_bits_ldest,
  output [34:0]  io_out_0_bits_fuType,
  output [8:0]   io_out_0_bits_fuOpType,
  output         io_out_0_bits_rfWen,
  output         io_out_0_bits_fpWen,
  output         io_out_0_bits_vecWen,
  output         io_out_0_bits_v0Wen,
  output         io_out_0_bits_vlWen,
  output         io_out_0_bits_waitForward,
  output         io_out_0_bits_blockBackward,
  output         io_out_0_bits_flushPipe,
  output [3:0]   io_out_0_bits_selImm,
  output [31:0]  io_out_0_bits_imm,
  output [1:0]   io_out_0_bits_fpu_typeTagOut,
  output         io_out_0_bits_fpu_wflags,
  output [1:0]   io_out_0_bits_fpu_typ,
  output [1:0]   io_out_0_bits_fpu_fmt,
  output [2:0]   io_out_0_bits_fpu_rm,
  output         io_out_0_bits_vpu_vill,
  output         io_out_0_bits_vpu_vma,
  output         io_out_0_bits_vpu_vta,
  output [1:0]   io_out_0_bits_vpu_vsew,
  output [2:0]   io_out_0_bits_vpu_vlmul,
  output         io_out_0_bits_vpu_specVill,
  output         io_out_0_bits_vpu_specVma,
  output         io_out_0_bits_vpu_specVta,
  output [1:0]   io_out_0_bits_vpu_specVsew,
  output [2:0]   io_out_0_bits_vpu_specVlmul,
  output         io_out_0_bits_vpu_vm,
  output [7:0]   io_out_0_bits_vpu_vstart,
  output         io_out_0_bits_vpu_fpu_isFoldTo1_2,
  output         io_out_0_bits_vpu_fpu_isFoldTo1_4,
  output         io_out_0_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_out_0_bits_vpu_vmask,
  output [2:0]   io_out_0_bits_vpu_nf,
  output [1:0]   io_out_0_bits_vpu_veew,
  output         io_out_0_bits_vpu_isExt,
  output         io_out_0_bits_vpu_isNarrow,
  output         io_out_0_bits_vpu_isDstMask,
  output         io_out_0_bits_vpu_isOpMask,
  output         io_out_0_bits_vpu_isDependOldVd,
  output         io_out_0_bits_vpu_isWritePartVd,
  output         io_out_0_bits_vpu_isVleff,
  output         io_out_0_bits_vlsInstr,
  output         io_out_0_bits_wfflags,
  output         io_out_0_bits_isMove,
  output [6:0]   io_out_0_bits_uopIdx,
  output         io_out_0_bits_isVset,
  output         io_out_0_bits_firstUop,
  output         io_out_0_bits_lastUop,
  output [6:0]   io_out_0_bits_numWB,
  output [2:0]   io_out_0_bits_commitType,
  output [7:0]   io_out_0_bits_psrc_0,
  output [7:0]   io_out_0_bits_psrc_1,
  output [7:0]   io_out_0_bits_psrc_2,
  output [7:0]   io_out_0_bits_psrc_3,
  output [7:0]   io_out_0_bits_psrc_4,
  output [7:0]   io_out_0_bits_pdest,
  output         io_out_0_bits_robIdx_flag,
  output [7:0]   io_out_0_bits_robIdx_value,
  output [2:0]   io_out_0_bits_instrSize,
  output         io_out_0_bits_dirtyFs,
  output         io_out_0_bits_dirtyVs,
  output [3:0]   io_out_0_bits_traceBlockInPipe_itype,
  output [3:0]   io_out_0_bits_traceBlockInPipe_iretire,
  output         io_out_0_bits_traceBlockInPipe_ilastsize,
  output         io_out_0_bits_eliminatedMove,
  output         io_out_0_bits_snapshot,
  output [4:0]   io_out_0_bits_numLsElem,
  input          io_out_1_ready,
  output         io_out_1_valid,
  output         io_out_1_bits_exceptionVec_0,
  output         io_out_1_bits_exceptionVec_1,
  output         io_out_1_bits_exceptionVec_2,
  output         io_out_1_bits_exceptionVec_3,
  output         io_out_1_bits_exceptionVec_12,
  output         io_out_1_bits_exceptionVec_20,
  output         io_out_1_bits_exceptionVec_22,
  output         io_out_1_bits_isFetchMalAddr,
  output         io_out_1_bits_hasException,
  output [3:0]   io_out_1_bits_trigger,
  output         io_out_1_bits_preDecodeInfo_isRVC,
  output         io_out_1_bits_pred_taken,
  output         io_out_1_bits_crossPageIPFFix,
  output         io_out_1_bits_ftqPtr_flag,
  output [5:0]   io_out_1_bits_ftqPtr_value,
  output [3:0]   io_out_1_bits_ftqOffset,
  output [3:0]   io_out_1_bits_srcType_0,
  output [3:0]   io_out_1_bits_srcType_1,
  output [3:0]   io_out_1_bits_srcType_2,
  output [3:0]   io_out_1_bits_srcType_3,
  output [3:0]   io_out_1_bits_srcType_4,
  output [5:0]   io_out_1_bits_ldest,
  output [34:0]  io_out_1_bits_fuType,
  output [8:0]   io_out_1_bits_fuOpType,
  output         io_out_1_bits_rfWen,
  output         io_out_1_bits_fpWen,
  output         io_out_1_bits_vecWen,
  output         io_out_1_bits_v0Wen,
  output         io_out_1_bits_vlWen,
  output         io_out_1_bits_waitForward,
  output         io_out_1_bits_blockBackward,
  output         io_out_1_bits_flushPipe,
  output [3:0]   io_out_1_bits_selImm,
  output [31:0]  io_out_1_bits_imm,
  output [1:0]   io_out_1_bits_fpu_typeTagOut,
  output         io_out_1_bits_fpu_wflags,
  output [1:0]   io_out_1_bits_fpu_typ,
  output [1:0]   io_out_1_bits_fpu_fmt,
  output [2:0]   io_out_1_bits_fpu_rm,
  output         io_out_1_bits_vpu_vill,
  output         io_out_1_bits_vpu_vma,
  output         io_out_1_bits_vpu_vta,
  output [1:0]   io_out_1_bits_vpu_vsew,
  output [2:0]   io_out_1_bits_vpu_vlmul,
  output         io_out_1_bits_vpu_specVill,
  output         io_out_1_bits_vpu_specVma,
  output         io_out_1_bits_vpu_specVta,
  output [1:0]   io_out_1_bits_vpu_specVsew,
  output [2:0]   io_out_1_bits_vpu_specVlmul,
  output         io_out_1_bits_vpu_vm,
  output [7:0]   io_out_1_bits_vpu_vstart,
  output         io_out_1_bits_vpu_fpu_isFoldTo1_2,
  output         io_out_1_bits_vpu_fpu_isFoldTo1_4,
  output         io_out_1_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_out_1_bits_vpu_vmask,
  output [2:0]   io_out_1_bits_vpu_nf,
  output [1:0]   io_out_1_bits_vpu_veew,
  output         io_out_1_bits_vpu_isExt,
  output         io_out_1_bits_vpu_isNarrow,
  output         io_out_1_bits_vpu_isDstMask,
  output         io_out_1_bits_vpu_isOpMask,
  output         io_out_1_bits_vpu_isDependOldVd,
  output         io_out_1_bits_vpu_isWritePartVd,
  output         io_out_1_bits_vpu_isVleff,
  output         io_out_1_bits_vlsInstr,
  output         io_out_1_bits_wfflags,
  output         io_out_1_bits_isMove,
  output [6:0]   io_out_1_bits_uopIdx,
  output         io_out_1_bits_isVset,
  output         io_out_1_bits_firstUop,
  output         io_out_1_bits_lastUop,
  output [6:0]   io_out_1_bits_numWB,
  output [2:0]   io_out_1_bits_commitType,
  output [7:0]   io_out_1_bits_psrc_0,
  output [7:0]   io_out_1_bits_psrc_1,
  output [7:0]   io_out_1_bits_psrc_2,
  output [7:0]   io_out_1_bits_psrc_3,
  output [7:0]   io_out_1_bits_psrc_4,
  output [7:0]   io_out_1_bits_pdest,
  output         io_out_1_bits_robIdx_flag,
  output [7:0]   io_out_1_bits_robIdx_value,
  output [2:0]   io_out_1_bits_instrSize,
  output         io_out_1_bits_dirtyFs,
  output         io_out_1_bits_dirtyVs,
  output [3:0]   io_out_1_bits_traceBlockInPipe_itype,
  output [3:0]   io_out_1_bits_traceBlockInPipe_iretire,
  output         io_out_1_bits_traceBlockInPipe_ilastsize,
  output         io_out_1_bits_eliminatedMove,
  output         io_out_1_bits_snapshot,
  output [4:0]   io_out_1_bits_numLsElem,
  input          io_out_2_ready,
  output         io_out_2_valid,
  output         io_out_2_bits_exceptionVec_0,
  output         io_out_2_bits_exceptionVec_1,
  output         io_out_2_bits_exceptionVec_2,
  output         io_out_2_bits_exceptionVec_3,
  output         io_out_2_bits_exceptionVec_12,
  output         io_out_2_bits_exceptionVec_20,
  output         io_out_2_bits_exceptionVec_22,
  output         io_out_2_bits_isFetchMalAddr,
  output         io_out_2_bits_hasException,
  output [3:0]   io_out_2_bits_trigger,
  output         io_out_2_bits_preDecodeInfo_isRVC,
  output         io_out_2_bits_pred_taken,
  output         io_out_2_bits_crossPageIPFFix,
  output         io_out_2_bits_ftqPtr_flag,
  output [5:0]   io_out_2_bits_ftqPtr_value,
  output [3:0]   io_out_2_bits_ftqOffset,
  output [3:0]   io_out_2_bits_srcType_0,
  output [3:0]   io_out_2_bits_srcType_1,
  output [3:0]   io_out_2_bits_srcType_2,
  output [3:0]   io_out_2_bits_srcType_3,
  output [3:0]   io_out_2_bits_srcType_4,
  output [5:0]   io_out_2_bits_ldest,
  output [34:0]  io_out_2_bits_fuType,
  output [8:0]   io_out_2_bits_fuOpType,
  output         io_out_2_bits_rfWen,
  output         io_out_2_bits_fpWen,
  output         io_out_2_bits_vecWen,
  output         io_out_2_bits_v0Wen,
  output         io_out_2_bits_vlWen,
  output         io_out_2_bits_waitForward,
  output         io_out_2_bits_blockBackward,
  output         io_out_2_bits_flushPipe,
  output [3:0]   io_out_2_bits_selImm,
  output [31:0]  io_out_2_bits_imm,
  output [1:0]   io_out_2_bits_fpu_typeTagOut,
  output         io_out_2_bits_fpu_wflags,
  output [1:0]   io_out_2_bits_fpu_typ,
  output [1:0]   io_out_2_bits_fpu_fmt,
  output [2:0]   io_out_2_bits_fpu_rm,
  output         io_out_2_bits_vpu_vill,
  output         io_out_2_bits_vpu_vma,
  output         io_out_2_bits_vpu_vta,
  output [1:0]   io_out_2_bits_vpu_vsew,
  output [2:0]   io_out_2_bits_vpu_vlmul,
  output         io_out_2_bits_vpu_specVill,
  output         io_out_2_bits_vpu_specVma,
  output         io_out_2_bits_vpu_specVta,
  output [1:0]   io_out_2_bits_vpu_specVsew,
  output [2:0]   io_out_2_bits_vpu_specVlmul,
  output         io_out_2_bits_vpu_vm,
  output [7:0]   io_out_2_bits_vpu_vstart,
  output         io_out_2_bits_vpu_fpu_isFoldTo1_2,
  output         io_out_2_bits_vpu_fpu_isFoldTo1_4,
  output         io_out_2_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_out_2_bits_vpu_vmask,
  output [2:0]   io_out_2_bits_vpu_nf,
  output [1:0]   io_out_2_bits_vpu_veew,
  output         io_out_2_bits_vpu_isExt,
  output         io_out_2_bits_vpu_isNarrow,
  output         io_out_2_bits_vpu_isDstMask,
  output         io_out_2_bits_vpu_isOpMask,
  output         io_out_2_bits_vpu_isDependOldVd,
  output         io_out_2_bits_vpu_isWritePartVd,
  output         io_out_2_bits_vpu_isVleff,
  output         io_out_2_bits_vlsInstr,
  output         io_out_2_bits_wfflags,
  output         io_out_2_bits_isMove,
  output [6:0]   io_out_2_bits_uopIdx,
  output         io_out_2_bits_isVset,
  output         io_out_2_bits_firstUop,
  output         io_out_2_bits_lastUop,
  output [6:0]   io_out_2_bits_numWB,
  output [2:0]   io_out_2_bits_commitType,
  output [7:0]   io_out_2_bits_psrc_0,
  output [7:0]   io_out_2_bits_psrc_1,
  output [7:0]   io_out_2_bits_psrc_2,
  output [7:0]   io_out_2_bits_psrc_3,
  output [7:0]   io_out_2_bits_psrc_4,
  output [7:0]   io_out_2_bits_pdest,
  output         io_out_2_bits_robIdx_flag,
  output [7:0]   io_out_2_bits_robIdx_value,
  output [2:0]   io_out_2_bits_instrSize,
  output         io_out_2_bits_dirtyFs,
  output         io_out_2_bits_dirtyVs,
  output [3:0]   io_out_2_bits_traceBlockInPipe_itype,
  output [3:0]   io_out_2_bits_traceBlockInPipe_iretire,
  output         io_out_2_bits_traceBlockInPipe_ilastsize,
  output         io_out_2_bits_eliminatedMove,
  output         io_out_2_bits_snapshot,
  output [4:0]   io_out_2_bits_numLsElem,
  input          io_out_3_ready,
  output         io_out_3_valid,
  output         io_out_3_bits_exceptionVec_0,
  output         io_out_3_bits_exceptionVec_1,
  output         io_out_3_bits_exceptionVec_2,
  output         io_out_3_bits_exceptionVec_3,
  output         io_out_3_bits_exceptionVec_12,
  output         io_out_3_bits_exceptionVec_20,
  output         io_out_3_bits_exceptionVec_22,
  output         io_out_3_bits_isFetchMalAddr,
  output         io_out_3_bits_hasException,
  output [3:0]   io_out_3_bits_trigger,
  output         io_out_3_bits_preDecodeInfo_isRVC,
  output         io_out_3_bits_pred_taken,
  output         io_out_3_bits_crossPageIPFFix,
  output         io_out_3_bits_ftqPtr_flag,
  output [5:0]   io_out_3_bits_ftqPtr_value,
  output [3:0]   io_out_3_bits_ftqOffset,
  output [3:0]   io_out_3_bits_srcType_0,
  output [3:0]   io_out_3_bits_srcType_1,
  output [3:0]   io_out_3_bits_srcType_2,
  output [3:0]   io_out_3_bits_srcType_3,
  output [3:0]   io_out_3_bits_srcType_4,
  output [5:0]   io_out_3_bits_ldest,
  output [34:0]  io_out_3_bits_fuType,
  output [8:0]   io_out_3_bits_fuOpType,
  output         io_out_3_bits_rfWen,
  output         io_out_3_bits_fpWen,
  output         io_out_3_bits_vecWen,
  output         io_out_3_bits_v0Wen,
  output         io_out_3_bits_vlWen,
  output         io_out_3_bits_waitForward,
  output         io_out_3_bits_blockBackward,
  output         io_out_3_bits_flushPipe,
  output [3:0]   io_out_3_bits_selImm,
  output [31:0]  io_out_3_bits_imm,
  output [1:0]   io_out_3_bits_fpu_typeTagOut,
  output         io_out_3_bits_fpu_wflags,
  output [1:0]   io_out_3_bits_fpu_typ,
  output [1:0]   io_out_3_bits_fpu_fmt,
  output [2:0]   io_out_3_bits_fpu_rm,
  output         io_out_3_bits_vpu_vill,
  output         io_out_3_bits_vpu_vma,
  output         io_out_3_bits_vpu_vta,
  output [1:0]   io_out_3_bits_vpu_vsew,
  output [2:0]   io_out_3_bits_vpu_vlmul,
  output         io_out_3_bits_vpu_specVill,
  output         io_out_3_bits_vpu_specVma,
  output         io_out_3_bits_vpu_specVta,
  output [1:0]   io_out_3_bits_vpu_specVsew,
  output [2:0]   io_out_3_bits_vpu_specVlmul,
  output         io_out_3_bits_vpu_vm,
  output [7:0]   io_out_3_bits_vpu_vstart,
  output         io_out_3_bits_vpu_fpu_isFoldTo1_2,
  output         io_out_3_bits_vpu_fpu_isFoldTo1_4,
  output         io_out_3_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_out_3_bits_vpu_vmask,
  output [2:0]   io_out_3_bits_vpu_nf,
  output [1:0]   io_out_3_bits_vpu_veew,
  output         io_out_3_bits_vpu_isExt,
  output         io_out_3_bits_vpu_isNarrow,
  output         io_out_3_bits_vpu_isDstMask,
  output         io_out_3_bits_vpu_isOpMask,
  output         io_out_3_bits_vpu_isDependOldVd,
  output         io_out_3_bits_vpu_isWritePartVd,
  output         io_out_3_bits_vpu_isVleff,
  output         io_out_3_bits_vlsInstr,
  output         io_out_3_bits_wfflags,
  output         io_out_3_bits_isMove,
  output [6:0]   io_out_3_bits_uopIdx,
  output         io_out_3_bits_isVset,
  output         io_out_3_bits_firstUop,
  output         io_out_3_bits_lastUop,
  output [6:0]   io_out_3_bits_numWB,
  output [2:0]   io_out_3_bits_commitType,
  output [7:0]   io_out_3_bits_psrc_0,
  output [7:0]   io_out_3_bits_psrc_1,
  output [7:0]   io_out_3_bits_psrc_2,
  output [7:0]   io_out_3_bits_psrc_3,
  output [7:0]   io_out_3_bits_psrc_4,
  output [7:0]   io_out_3_bits_pdest,
  output         io_out_3_bits_robIdx_flag,
  output [7:0]   io_out_3_bits_robIdx_value,
  output [2:0]   io_out_3_bits_instrSize,
  output         io_out_3_bits_dirtyFs,
  output         io_out_3_bits_dirtyVs,
  output [3:0]   io_out_3_bits_traceBlockInPipe_itype,
  output [3:0]   io_out_3_bits_traceBlockInPipe_iretire,
  output         io_out_3_bits_traceBlockInPipe_ilastsize,
  output         io_out_3_bits_eliminatedMove,
  output         io_out_3_bits_snapshot,
  output [4:0]   io_out_3_bits_numLsElem,
  input          io_out_4_ready,
  output         io_out_4_valid,
  output         io_out_4_bits_exceptionVec_0,
  output         io_out_4_bits_exceptionVec_1,
  output         io_out_4_bits_exceptionVec_2,
  output         io_out_4_bits_exceptionVec_3,
  output         io_out_4_bits_exceptionVec_12,
  output         io_out_4_bits_exceptionVec_20,
  output         io_out_4_bits_exceptionVec_22,
  output         io_out_4_bits_isFetchMalAddr,
  output         io_out_4_bits_hasException,
  output [3:0]   io_out_4_bits_trigger,
  output         io_out_4_bits_preDecodeInfo_isRVC,
  output         io_out_4_bits_pred_taken,
  output         io_out_4_bits_crossPageIPFFix,
  output         io_out_4_bits_ftqPtr_flag,
  output [5:0]   io_out_4_bits_ftqPtr_value,
  output [3:0]   io_out_4_bits_ftqOffset,
  output [3:0]   io_out_4_bits_srcType_0,
  output [3:0]   io_out_4_bits_srcType_1,
  output [3:0]   io_out_4_bits_srcType_2,
  output [3:0]   io_out_4_bits_srcType_3,
  output [3:0]   io_out_4_bits_srcType_4,
  output [5:0]   io_out_4_bits_ldest,
  output [34:0]  io_out_4_bits_fuType,
  output [8:0]   io_out_4_bits_fuOpType,
  output         io_out_4_bits_rfWen,
  output         io_out_4_bits_fpWen,
  output         io_out_4_bits_vecWen,
  output         io_out_4_bits_v0Wen,
  output         io_out_4_bits_vlWen,
  output         io_out_4_bits_waitForward,
  output         io_out_4_bits_blockBackward,
  output         io_out_4_bits_flushPipe,
  output [3:0]   io_out_4_bits_selImm,
  output [31:0]  io_out_4_bits_imm,
  output [1:0]   io_out_4_bits_fpu_typeTagOut,
  output         io_out_4_bits_fpu_wflags,
  output [1:0]   io_out_4_bits_fpu_typ,
  output [1:0]   io_out_4_bits_fpu_fmt,
  output [2:0]   io_out_4_bits_fpu_rm,
  output         io_out_4_bits_vpu_vill,
  output         io_out_4_bits_vpu_vma,
  output         io_out_4_bits_vpu_vta,
  output [1:0]   io_out_4_bits_vpu_vsew,
  output [2:0]   io_out_4_bits_vpu_vlmul,
  output         io_out_4_bits_vpu_specVill,
  output         io_out_4_bits_vpu_specVma,
  output         io_out_4_bits_vpu_specVta,
  output [1:0]   io_out_4_bits_vpu_specVsew,
  output [2:0]   io_out_4_bits_vpu_specVlmul,
  output         io_out_4_bits_vpu_vm,
  output [7:0]   io_out_4_bits_vpu_vstart,
  output         io_out_4_bits_vpu_fpu_isFoldTo1_2,
  output         io_out_4_bits_vpu_fpu_isFoldTo1_4,
  output         io_out_4_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_out_4_bits_vpu_vmask,
  output [2:0]   io_out_4_bits_vpu_nf,
  output [1:0]   io_out_4_bits_vpu_veew,
  output         io_out_4_bits_vpu_isExt,
  output         io_out_4_bits_vpu_isNarrow,
  output         io_out_4_bits_vpu_isDstMask,
  output         io_out_4_bits_vpu_isOpMask,
  output         io_out_4_bits_vpu_isDependOldVd,
  output         io_out_4_bits_vpu_isWritePartVd,
  output         io_out_4_bits_vpu_isVleff,
  output         io_out_4_bits_vlsInstr,
  output         io_out_4_bits_wfflags,
  output         io_out_4_bits_isMove,
  output [6:0]   io_out_4_bits_uopIdx,
  output         io_out_4_bits_isVset,
  output         io_out_4_bits_firstUop,
  output         io_out_4_bits_lastUop,
  output [6:0]   io_out_4_bits_numWB,
  output [2:0]   io_out_4_bits_commitType,
  output [7:0]   io_out_4_bits_psrc_0,
  output [7:0]   io_out_4_bits_psrc_1,
  output [7:0]   io_out_4_bits_psrc_2,
  output [7:0]   io_out_4_bits_psrc_3,
  output [7:0]   io_out_4_bits_psrc_4,
  output [7:0]   io_out_4_bits_pdest,
  output         io_out_4_bits_robIdx_flag,
  output [7:0]   io_out_4_bits_robIdx_value,
  output [2:0]   io_out_4_bits_instrSize,
  output         io_out_4_bits_dirtyFs,
  output         io_out_4_bits_dirtyVs,
  output [3:0]   io_out_4_bits_traceBlockInPipe_itype,
  output [3:0]   io_out_4_bits_traceBlockInPipe_iretire,
  output         io_out_4_bits_traceBlockInPipe_ilastsize,
  output         io_out_4_bits_eliminatedMove,
  output         io_out_4_bits_snapshot,
  output [4:0]   io_out_4_bits_numLsElem,
  input          io_out_5_ready,
  output         io_out_5_valid,
  output         io_out_5_bits_exceptionVec_0,
  output         io_out_5_bits_exceptionVec_1,
  output         io_out_5_bits_exceptionVec_2,
  output         io_out_5_bits_exceptionVec_3,
  output         io_out_5_bits_exceptionVec_12,
  output         io_out_5_bits_exceptionVec_20,
  output         io_out_5_bits_exceptionVec_22,
  output         io_out_5_bits_isFetchMalAddr,
  output         io_out_5_bits_hasException,
  output [3:0]   io_out_5_bits_trigger,
  output         io_out_5_bits_preDecodeInfo_isRVC,
  output         io_out_5_bits_pred_taken,
  output         io_out_5_bits_crossPageIPFFix,
  output         io_out_5_bits_ftqPtr_flag,
  output [5:0]   io_out_5_bits_ftqPtr_value,
  output [3:0]   io_out_5_bits_ftqOffset,
  output [3:0]   io_out_5_bits_srcType_0,
  output [3:0]   io_out_5_bits_srcType_1,
  output [3:0]   io_out_5_bits_srcType_2,
  output [3:0]   io_out_5_bits_srcType_3,
  output [3:0]   io_out_5_bits_srcType_4,
  output [5:0]   io_out_5_bits_ldest,
  output [34:0]  io_out_5_bits_fuType,
  output [8:0]   io_out_5_bits_fuOpType,
  output         io_out_5_bits_rfWen,
  output         io_out_5_bits_fpWen,
  output         io_out_5_bits_vecWen,
  output         io_out_5_bits_v0Wen,
  output         io_out_5_bits_vlWen,
  output         io_out_5_bits_waitForward,
  output         io_out_5_bits_blockBackward,
  output         io_out_5_bits_flushPipe,
  output [3:0]   io_out_5_bits_selImm,
  output [31:0]  io_out_5_bits_imm,
  output [1:0]   io_out_5_bits_fpu_typeTagOut,
  output         io_out_5_bits_fpu_wflags,
  output [1:0]   io_out_5_bits_fpu_typ,
  output [1:0]   io_out_5_bits_fpu_fmt,
  output [2:0]   io_out_5_bits_fpu_rm,
  output         io_out_5_bits_vpu_vill,
  output         io_out_5_bits_vpu_vma,
  output         io_out_5_bits_vpu_vta,
  output [1:0]   io_out_5_bits_vpu_vsew,
  output [2:0]   io_out_5_bits_vpu_vlmul,
  output         io_out_5_bits_vpu_specVill,
  output         io_out_5_bits_vpu_specVma,
  output         io_out_5_bits_vpu_specVta,
  output [1:0]   io_out_5_bits_vpu_specVsew,
  output [2:0]   io_out_5_bits_vpu_specVlmul,
  output         io_out_5_bits_vpu_vm,
  output [7:0]   io_out_5_bits_vpu_vstart,
  output         io_out_5_bits_vpu_fpu_isFoldTo1_2,
  output         io_out_5_bits_vpu_fpu_isFoldTo1_4,
  output         io_out_5_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_out_5_bits_vpu_vmask,
  output [2:0]   io_out_5_bits_vpu_nf,
  output [1:0]   io_out_5_bits_vpu_veew,
  output         io_out_5_bits_vpu_isExt,
  output         io_out_5_bits_vpu_isNarrow,
  output         io_out_5_bits_vpu_isDstMask,
  output         io_out_5_bits_vpu_isOpMask,
  output         io_out_5_bits_vpu_isDependOldVd,
  output         io_out_5_bits_vpu_isWritePartVd,
  output         io_out_5_bits_vpu_isVleff,
  output         io_out_5_bits_vlsInstr,
  output         io_out_5_bits_wfflags,
  output         io_out_5_bits_isMove,
  output [6:0]   io_out_5_bits_uopIdx,
  output         io_out_5_bits_isVset,
  output         io_out_5_bits_firstUop,
  output         io_out_5_bits_lastUop,
  output [6:0]   io_out_5_bits_numWB,
  output [2:0]   io_out_5_bits_commitType,
  output [7:0]   io_out_5_bits_psrc_0,
  output [7:0]   io_out_5_bits_psrc_1,
  output [7:0]   io_out_5_bits_psrc_2,
  output [7:0]   io_out_5_bits_psrc_3,
  output [7:0]   io_out_5_bits_psrc_4,
  output [7:0]   io_out_5_bits_pdest,
  output         io_out_5_bits_robIdx_flag,
  output [7:0]   io_out_5_bits_robIdx_value,
  output [2:0]   io_out_5_bits_instrSize,
  output         io_out_5_bits_dirtyFs,
  output         io_out_5_bits_dirtyVs,
  output [3:0]   io_out_5_bits_traceBlockInPipe_itype,
  output [3:0]   io_out_5_bits_traceBlockInPipe_iretire,
  output         io_out_5_bits_traceBlockInPipe_ilastsize,
  output         io_out_5_bits_eliminatedMove,
  output         io_out_5_bits_snapshot,
  output [4:0]   io_out_5_bits_numLsElem,
  input          io_snpt_snptDeq,
  input          io_snpt_useSnpt,
  input  [1:0]   io_snpt_snptSelect,
  input          io_snpt_flushVec_0,
  input          io_snpt_flushVec_1,
  input          io_snpt_flushVec_2,
  input          io_snpt_flushVec_3,
  input          io_snptLastEnq_valid,
  input          io_snptLastEnq_bits_flag,
  input  [7:0]   io_snptLastEnq_bits_value,
  input          io_snptIsFull,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value,
  output [5:0]   io_perf_2_value,
  output [5:0]   io_perf_3_value,
  output [5:0]   io_perf_4_value,
  output [5:0]   io_perf_5_value,
  output [5:0]   io_perf_6_value,
  output [5:0]   io_perf_7_value,
  output [5:0]   io_perf_8_value,
  output [5:0]   io_perf_9_value,
  output [5:0]   io_perf_10_value,
  output [5:0]   io_perf_11_value,
  output [5:0]   io_perf_12_value,
  output [5:0]   io_perf_13_value,
  output [5:0]   io_perf_14_value,
  output [5:0]   io_perf_15_value,
  output [5:0]   io_perf_16_value,
  output [5:0]   io_perf_17_value,
  output [5:0]   io_perf_18_value,
  output [5:0]   io_perf_19_value,
  output [5:0]   io_perf_20_value,
  output [5:0]   io_perf_21_value,
  output [5:0]   io_perf_22_value,
  output [5:0]   io_perf_23_value,
  output [5:0]   io_perf_24_value,
  output [5:0]   io_perf_25_value,
  output [5:0]   io_perf_26_value,
  output [5:0]   io_perf_27_value,
  output [5:0]   io_perf_28_value,
  output [5:0]   io_perf_29_value
);

  wire       io_out_5_bits_snapshot_0;
  wire       io_out_4_bits_snapshot_0;
  wire       io_out_3_bits_snapshot_0;
  wire       io_out_2_bits_snapshot_0;
  wire       io_out_1_bits_snapshot_0;
  wire       io_out_0_bits_snapshot_0;
  wire [5:0] _genSnapshot_T_12;
  wire       uops_5_lastUop;
  wire       uops_4_lastUop;
  wire       uops_3_lastUop;
  wire       uops_2_lastUop;
  wire       uops_1_lastUop;
  wire       uops_0_lastUop;
  wire [7:0] _vlFreeList_io_allocatePhyReg_0;
  wire [7:0] _vlFreeList_io_allocatePhyReg_1;
  wire [7:0] _vlFreeList_io_allocatePhyReg_2;
  wire [7:0] _vlFreeList_io_allocatePhyReg_3;
  wire [7:0] _vlFreeList_io_allocatePhyReg_4;
  wire [7:0] _vlFreeList_io_allocatePhyReg_5;
  wire       _vlFreeList_io_canAllocate;
  wire [5:0] _vlFreeList_io_perf_0_value;
  wire [5:0] _vlFreeList_io_perf_1_value;
  wire [5:0] _vlFreeList_io_perf_2_value;
  wire [5:0] _vlFreeList_io_perf_3_value;
  wire [7:0] _v0FreeList_io_allocatePhyReg_0;
  wire [7:0] _v0FreeList_io_allocatePhyReg_1;
  wire [7:0] _v0FreeList_io_allocatePhyReg_2;
  wire [7:0] _v0FreeList_io_allocatePhyReg_3;
  wire [7:0] _v0FreeList_io_allocatePhyReg_4;
  wire [7:0] _v0FreeList_io_allocatePhyReg_5;
  wire       _v0FreeList_io_canAllocate;
  wire [5:0] _v0FreeList_io_perf_0_value;
  wire [5:0] _v0FreeList_io_perf_1_value;
  wire [5:0] _v0FreeList_io_perf_2_value;
  wire [5:0] _v0FreeList_io_perf_3_value;
  wire [7:0] _vecFreeList_io_allocatePhyReg_0;
  wire [7:0] _vecFreeList_io_allocatePhyReg_1;
  wire [7:0] _vecFreeList_io_allocatePhyReg_2;
  wire [7:0] _vecFreeList_io_allocatePhyReg_3;
  wire [7:0] _vecFreeList_io_allocatePhyReg_4;
  wire [7:0] _vecFreeList_io_allocatePhyReg_5;
  wire       _vecFreeList_io_canAllocate;
  wire [5:0] _vecFreeList_io_perf_0_value;
  wire [5:0] _vecFreeList_io_perf_1_value;
  wire [5:0] _vecFreeList_io_perf_2_value;
  wire [5:0] _vecFreeList_io_perf_3_value;
  wire [7:0] _fpFreeList_io_allocatePhyReg_0;
  wire [7:0] _fpFreeList_io_allocatePhyReg_1;
  wire [7:0] _fpFreeList_io_allocatePhyReg_2;
  wire [7:0] _fpFreeList_io_allocatePhyReg_3;
  wire [7:0] _fpFreeList_io_allocatePhyReg_4;
  wire [7:0] _fpFreeList_io_allocatePhyReg_5;
  wire       _fpFreeList_io_canAllocate;
  wire [5:0] _fpFreeList_io_perf_0_value;
  wire [5:0] _fpFreeList_io_perf_1_value;
  wire [5:0] _fpFreeList_io_perf_2_value;
  wire [5:0] _fpFreeList_io_perf_3_value;
  wire [7:0] _intFreeList_io_allocatePhyReg_0;
  wire [7:0] _intFreeList_io_allocatePhyReg_1;
  wire [7:0] _intFreeList_io_allocatePhyReg_2;
  wire [7:0] _intFreeList_io_allocatePhyReg_3;
  wire [7:0] _intFreeList_io_allocatePhyReg_4;
  wire [7:0] _intFreeList_io_allocatePhyReg_5;
  wire       _intFreeList_io_canAllocate;
  wire [5:0] _intFreeList_io_perf_0_value;
  wire [5:0] _intFreeList_io_perf_1_value;
  wire [5:0] _intFreeList_io_perf_2_value;
  wire [5:0] _intFreeList_io_perf_3_value;
  wire       _compressUnit_io_out_needRobFlags_0;
  wire       _compressUnit_io_out_needRobFlags_1;
  wire       _compressUnit_io_out_needRobFlags_2;
  wire       _compressUnit_io_out_needRobFlags_3;
  wire       _compressUnit_io_out_needRobFlags_4;
  wire       _compressUnit_io_out_needRobFlags_5;
  wire [2:0] _compressUnit_io_out_instrSizes_0;
  wire [2:0] _compressUnit_io_out_instrSizes_1;
  wire [2:0] _compressUnit_io_out_instrSizes_2;
  wire [2:0] _compressUnit_io_out_instrSizes_3;
  wire [2:0] _compressUnit_io_out_instrSizes_4;
  wire [2:0] _compressUnit_io_out_instrSizes_5;
  wire [5:0] _compressUnit_io_out_masks_0;
  wire [5:0] _compressUnit_io_out_masks_1;
  wire [5:0] _compressUnit_io_out_masks_2;
  wire [5:0] _compressUnit_io_out_masks_3;
  wire [5:0] _compressUnit_io_out_masks_4;
  wire [5:0] _compressUnit_io_out_masks_5;
  wire       _compressUnit_io_out_canCompressVec_0;
  wire       _compressUnit_io_out_canCompressVec_1;
  wire       _compressUnit_io_out_canCompressVec_2;
  wire       _compressUnit_io_out_canCompressVec_3;
  wire       _compressUnit_io_out_canCompressVec_4;
  wire       _compressUnit_io_out_canCompressVec_5;
  wire       _intFreeList_io_doAllocate_T_4 =
    _fpFreeList_io_canAllocate & _vecFreeList_io_canAllocate & _v0FreeList_io_canAllocate
    & _vlFreeList_io_canAllocate & io_out_0_ready | io_rabCommits_isWalk;
  wire       _fpFreeList_io_doAllocate_T_4 =
    _intFreeList_io_canAllocate & _vecFreeList_io_canAllocate & _v0FreeList_io_canAllocate
    & _vlFreeList_io_canAllocate & io_out_0_ready | io_rabCommits_isWalk;
  wire       _vlFreeList_io_doAllocate_T =
    _intFreeList_io_canAllocate & _fpFreeList_io_canAllocate;
  wire       _vecFreeList_io_doAllocate_T_4 =
    _vlFreeList_io_doAllocate_T & _v0FreeList_io_canAllocate & _vlFreeList_io_canAllocate
    & io_out_0_ready | io_rabCommits_isWalk;
  wire       _v0FreeList_io_doAllocate_T_4 =
    _vlFreeList_io_doAllocate_T & _vecFreeList_io_canAllocate & _vlFreeList_io_canAllocate
    & io_out_0_ready | io_rabCommits_isWalk;
  wire       _vlFreeList_io_doAllocate_T_4 =
    _vlFreeList_io_doAllocate_T & _vecFreeList_io_canAllocate & _v0FreeList_io_canAllocate
    & io_out_0_ready | io_rabCommits_isWalk;
  wire       canOut =
    io_out_0_ready & _fpFreeList_io_canAllocate & _intFreeList_io_canAllocate
    & _vecFreeList_io_canAllocate & _v0FreeList_io_canAllocate
    & _vlFreeList_io_canAllocate & ~io_rabCommits_isWalk;
  wire       _uops_5_robIdx_T = io_in_0_valid & io_in_0_bits_lastUop;
  wire       _uops_5_robIdx_T_2 = io_in_1_valid & io_in_1_bits_lastUop;
  wire       _uops_5_robIdx_T_4 = io_in_2_valid & io_in_2_bits_lastUop;
  wire       _uops_5_robIdx_T_6 = io_in_3_valid & io_in_3_bits_lastUop;
  wire       _uops_5_robIdx_T_8 = io_in_4_valid & io_in_4_bits_lastUop;
  reg        robIdxHead_flag;
  reg  [7:0] robIdxHead_value;
  reg        lastCycleMisprediction_last_REG;
  wire [8:0] _GEN = {1'h0, robIdxHead_value};
  wire       isVlsType_0 =
    io_in_0_bits_fuType[31] | io_in_0_bits_fuType[32] | io_in_0_bits_fuType[33]
    | io_in_0_bits_fuType[34];
  wire       isVlsType_1 =
    io_in_1_bits_fuType[31] | io_in_1_bits_fuType[32] | io_in_1_bits_fuType[33]
    | io_in_1_bits_fuType[34];
  wire       isVlsType_2 =
    io_in_2_bits_fuType[31] | io_in_2_bits_fuType[32] | io_in_2_bits_fuType[33]
    | io_in_2_bits_fuType[34];
  wire       isVlsType_3 =
    io_in_3_bits_fuType[31] | io_in_3_bits_fuType[32] | io_in_3_bits_fuType[33]
    | io_in_3_bits_fuType[34];
  wire       isVlsType_4 =
    io_in_4_bits_fuType[31] | io_in_4_bits_fuType[32] | io_in_4_bits_fuType[33]
    | io_in_4_bits_fuType[34];
  wire       isVlsType_5 =
    io_in_5_bits_fuType[31] | io_in_5_bits_fuType[32] | io_in_5_bits_fuType[33]
    | io_in_5_bits_fuType[34];
  wire [2:0] nf_0 =
    ~(|(io_in_0_bits_fuOpType[6:5])) & io_in_0_bits_fuOpType[4:0] == 5'h8
    & (io_in_0_bits_fuOpType[8] ^ io_in_0_bits_fuOpType[7])
      ? 3'h0
      : io_in_0_bits_vpu_nf;
  wire [2:0] nf_1 =
    ~(|(io_in_1_bits_fuOpType[6:5])) & io_in_1_bits_fuOpType[4:0] == 5'h8
    & (io_in_1_bits_fuOpType[8] ^ io_in_1_bits_fuOpType[7])
      ? 3'h0
      : io_in_1_bits_vpu_nf;
  wire [2:0] nf_2 =
    ~(|(io_in_2_bits_fuOpType[6:5])) & io_in_2_bits_fuOpType[4:0] == 5'h8
    & (io_in_2_bits_fuOpType[8] ^ io_in_2_bits_fuOpType[7])
      ? 3'h0
      : io_in_2_bits_vpu_nf;
  wire [2:0] nf_3 =
    ~(|(io_in_3_bits_fuOpType[6:5])) & io_in_3_bits_fuOpType[4:0] == 5'h8
    & (io_in_3_bits_fuOpType[8] ^ io_in_3_bits_fuOpType[7])
      ? 3'h0
      : io_in_3_bits_vpu_nf;
  wire [2:0] nf_4 =
    ~(|(io_in_4_bits_fuOpType[6:5])) & io_in_4_bits_fuOpType[4:0] == 5'h8
    & (io_in_4_bits_fuOpType[8] ^ io_in_4_bits_fuOpType[7])
      ? 3'h0
      : io_in_4_bits_vpu_nf;
  wire [2:0] nf_5 =
    ~(|(io_in_5_bits_fuOpType[6:5])) & io_in_5_bits_fuOpType[4:0] == 5'h8
    & (io_in_5_bits_fuOpType[8] ^ io_in_5_bits_fuOpType[7])
      ? 3'h0
      : io_in_5_bits_vpu_nf;
  wire [2:0] emul_0 =
    ~(|(io_in_0_bits_fuOpType[6:5])) & io_in_0_bits_fuOpType[4:0] == 5'h8
    & (io_in_0_bits_fuOpType[8] ^ io_in_0_bits_fuOpType[7])
      ? {1'h0, nf_0 == 3'h3, nf_0 == 3'h1} | ((&nf_0) ? 3'h3 : 3'h0)
      : ~(|(io_in_0_bits_fuOpType[6:5])) & io_in_0_bits_fuOpType[4:0] == 5'hB
        & (io_in_0_bits_fuOpType[8] ^ io_in_0_bits_fuOpType[7])
          ? 3'h0
          : 3'(3'({1'h0, io_in_0_bits_vpu_veew} - {1'h0, io_in_0_bits_vpu_vsew})
               + io_in_0_bits_vpu_vlmul);
  wire [2:0] emul_1 =
    ~(|(io_in_1_bits_fuOpType[6:5])) & io_in_1_bits_fuOpType[4:0] == 5'h8
    & (io_in_1_bits_fuOpType[8] ^ io_in_1_bits_fuOpType[7])
      ? {1'h0, nf_1 == 3'h3, nf_1 == 3'h1} | ((&nf_1) ? 3'h3 : 3'h0)
      : ~(|(io_in_1_bits_fuOpType[6:5])) & io_in_1_bits_fuOpType[4:0] == 5'hB
        & (io_in_1_bits_fuOpType[8] ^ io_in_1_bits_fuOpType[7])
          ? 3'h0
          : 3'(3'({1'h0, io_in_1_bits_vpu_veew} - {1'h0, io_in_1_bits_vpu_vsew})
               + io_in_1_bits_vpu_vlmul);
  wire [2:0] emul_2 =
    ~(|(io_in_2_bits_fuOpType[6:5])) & io_in_2_bits_fuOpType[4:0] == 5'h8
    & (io_in_2_bits_fuOpType[8] ^ io_in_2_bits_fuOpType[7])
      ? {1'h0, nf_2 == 3'h3, nf_2 == 3'h1} | ((&nf_2) ? 3'h3 : 3'h0)
      : ~(|(io_in_2_bits_fuOpType[6:5])) & io_in_2_bits_fuOpType[4:0] == 5'hB
        & (io_in_2_bits_fuOpType[8] ^ io_in_2_bits_fuOpType[7])
          ? 3'h0
          : 3'(3'({1'h0, io_in_2_bits_vpu_veew} - {1'h0, io_in_2_bits_vpu_vsew})
               + io_in_2_bits_vpu_vlmul);
  wire [2:0] emul_3 =
    ~(|(io_in_3_bits_fuOpType[6:5])) & io_in_3_bits_fuOpType[4:0] == 5'h8
    & (io_in_3_bits_fuOpType[8] ^ io_in_3_bits_fuOpType[7])
      ? {1'h0, nf_3 == 3'h3, nf_3 == 3'h1} | ((&nf_3) ? 3'h3 : 3'h0)
      : ~(|(io_in_3_bits_fuOpType[6:5])) & io_in_3_bits_fuOpType[4:0] == 5'hB
        & (io_in_3_bits_fuOpType[8] ^ io_in_3_bits_fuOpType[7])
          ? 3'h0
          : 3'(3'({1'h0, io_in_3_bits_vpu_veew} - {1'h0, io_in_3_bits_vpu_vsew})
               + io_in_3_bits_vpu_vlmul);
  wire [2:0] emul_4 =
    ~(|(io_in_4_bits_fuOpType[6:5])) & io_in_4_bits_fuOpType[4:0] == 5'h8
    & (io_in_4_bits_fuOpType[8] ^ io_in_4_bits_fuOpType[7])
      ? {1'h0, nf_4 == 3'h3, nf_4 == 3'h1} | ((&nf_4) ? 3'h3 : 3'h0)
      : ~(|(io_in_4_bits_fuOpType[6:5])) & io_in_4_bits_fuOpType[4:0] == 5'hB
        & (io_in_4_bits_fuOpType[8] ^ io_in_4_bits_fuOpType[7])
          ? 3'h0
          : 3'(3'({1'h0, io_in_4_bits_vpu_veew} - {1'h0, io_in_4_bits_vpu_vsew})
               + io_in_4_bits_vpu_vlmul);
  wire [2:0] emul_5 =
    ~(|(io_in_5_bits_fuOpType[6:5])) & io_in_5_bits_fuOpType[4:0] == 5'h8
    & (io_in_5_bits_fuOpType[8] ^ io_in_5_bits_fuOpType[7])
      ? {1'h0, nf_5 == 3'h3, nf_5 == 3'h1} | ((&nf_5) ? 3'h3 : 3'h0)
      : ~(|(io_in_5_bits_fuOpType[6:5])) & io_in_5_bits_fuOpType[4:0] == 5'hB
        & (io_in_5_bits_fuOpType[8] ^ io_in_5_bits_fuOpType[7])
          ? 3'h0
          : 3'(3'({1'h0, io_in_5_bits_vpu_veew} - {1'h0, io_in_5_bits_vpu_vsew})
               + io_in_5_bits_vpu_vlmul);
  wire [2:0] instType_0 =
    {io_in_0_bits_fuType[33] | io_in_0_bits_fuType[34], io_in_0_bits_fuOpType[6:5]};
  wire [2:0] instType_1 =
    {io_in_1_bits_fuType[33] | io_in_1_bits_fuType[34], io_in_1_bits_fuOpType[6:5]};
  wire [2:0] instType_2 =
    {io_in_2_bits_fuType[33] | io_in_2_bits_fuType[34], io_in_2_bits_fuOpType[6:5]};
  wire [2:0] instType_3 =
    {io_in_3_bits_fuType[33] | io_in_3_bits_fuType[34], io_in_3_bits_fuOpType[6:5]};
  wire [2:0] instType_4 =
    {io_in_4_bits_fuType[33] | io_in_4_bits_fuType[34], io_in_4_bits_fuOpType[6:5]};
  wire [2:0] instType_5 =
    {io_in_5_bits_fuType[33] | io_in_5_bits_fuType[34], io_in_5_bits_fuOpType[6:5]};
  wire       _numLsElem_T_157 = emul_0 == 3'h5;
  wire       _numLsElem_T_158 = emul_0 == 3'h6;
  wire       _GEN_0 = emul_0 == 3'h0 | emul_0 == 3'h1 | emul_0 == 3'h2 | emul_0 == 3'h3;
  wire [4:0] _GEN_1 = {3'h0, io_in_0_bits_vpu_veew};
  wire       _numLsElem_T_113 = io_in_0_bits_vpu_vlmul == 3'h5;
  wire       _numLsElem_T_114 = io_in_0_bits_vpu_vlmul == 3'h6;
  wire       _GEN_2 =
    io_in_0_bits_vpu_vlmul == 3'h0 | io_in_0_bits_vpu_vlmul == 3'h1
    | io_in_0_bits_vpu_vlmul == 3'h2 | io_in_0_bits_vpu_vlmul == 3'h3;
  wire [4:0] _GEN_3 = {3'h0, io_in_0_bits_vpu_vsew};
  wire [4:0] numLsElem_segmentIndexFlowNum =
    $signed(emul_0) > $signed(io_in_0_bits_vpu_vlmul)
      ? {_GEN_0, &emul_0, _numLsElem_T_158, _numLsElem_T_157, 1'h0} >> _GEN_1
      : {_GEN_2, &io_in_0_bits_vpu_vlmul, _numLsElem_T_114, _numLsElem_T_113, 1'h0}
        >> _GEN_3;
  wire       _numLsElem_T_358 = emul_1 == 3'h5;
  wire       _numLsElem_T_359 = emul_1 == 3'h6;
  wire       _GEN_4 = emul_1 == 3'h0 | emul_1 == 3'h1 | emul_1 == 3'h2 | emul_1 == 3'h3;
  wire [4:0] _GEN_5 = {3'h0, io_in_1_bits_vpu_veew};
  wire       _numLsElem_T_314 = io_in_1_bits_vpu_vlmul == 3'h5;
  wire       _numLsElem_T_315 = io_in_1_bits_vpu_vlmul == 3'h6;
  wire       _GEN_6 =
    io_in_1_bits_vpu_vlmul == 3'h0 | io_in_1_bits_vpu_vlmul == 3'h1
    | io_in_1_bits_vpu_vlmul == 3'h2 | io_in_1_bits_vpu_vlmul == 3'h3;
  wire [4:0] _GEN_7 = {3'h0, io_in_1_bits_vpu_vsew};
  wire [4:0] numLsElem_segmentIndexFlowNum_1 =
    $signed(emul_1) > $signed(io_in_1_bits_vpu_vlmul)
      ? {_GEN_4, &emul_1, _numLsElem_T_359, _numLsElem_T_358, 1'h0} >> _GEN_5
      : {_GEN_6, &io_in_1_bits_vpu_vlmul, _numLsElem_T_315, _numLsElem_T_314, 1'h0}
        >> _GEN_7;
  wire       _numLsElem_T_559 = emul_2 == 3'h5;
  wire       _numLsElem_T_560 = emul_2 == 3'h6;
  wire       _GEN_8 = emul_2 == 3'h0 | emul_2 == 3'h1 | emul_2 == 3'h2 | emul_2 == 3'h3;
  wire [4:0] _GEN_9 = {3'h0, io_in_2_bits_vpu_veew};
  wire       _numLsElem_T_515 = io_in_2_bits_vpu_vlmul == 3'h5;
  wire       _numLsElem_T_516 = io_in_2_bits_vpu_vlmul == 3'h6;
  wire       _GEN_10 =
    io_in_2_bits_vpu_vlmul == 3'h0 | io_in_2_bits_vpu_vlmul == 3'h1
    | io_in_2_bits_vpu_vlmul == 3'h2 | io_in_2_bits_vpu_vlmul == 3'h3;
  wire [4:0] _GEN_11 = {3'h0, io_in_2_bits_vpu_vsew};
  wire [4:0] numLsElem_segmentIndexFlowNum_2 =
    $signed(emul_2) > $signed(io_in_2_bits_vpu_vlmul)
      ? {_GEN_8, &emul_2, _numLsElem_T_560, _numLsElem_T_559, 1'h0} >> _GEN_9
      : {_GEN_10, &io_in_2_bits_vpu_vlmul, _numLsElem_T_516, _numLsElem_T_515, 1'h0}
        >> _GEN_11;
  wire       _numLsElem_T_760 = emul_3 == 3'h5;
  wire       _numLsElem_T_761 = emul_3 == 3'h6;
  wire       _GEN_12 = emul_3 == 3'h0 | emul_3 == 3'h1 | emul_3 == 3'h2 | emul_3 == 3'h3;
  wire [4:0] _GEN_13 = {3'h0, io_in_3_bits_vpu_veew};
  wire       _numLsElem_T_716 = io_in_3_bits_vpu_vlmul == 3'h5;
  wire       _numLsElem_T_717 = io_in_3_bits_vpu_vlmul == 3'h6;
  wire       _GEN_14 =
    io_in_3_bits_vpu_vlmul == 3'h0 | io_in_3_bits_vpu_vlmul == 3'h1
    | io_in_3_bits_vpu_vlmul == 3'h2 | io_in_3_bits_vpu_vlmul == 3'h3;
  wire [4:0] _GEN_15 = {3'h0, io_in_3_bits_vpu_vsew};
  wire [4:0] numLsElem_segmentIndexFlowNum_3 =
    $signed(emul_3) > $signed(io_in_3_bits_vpu_vlmul)
      ? {_GEN_12, &emul_3, _numLsElem_T_761, _numLsElem_T_760, 1'h0} >> _GEN_13
      : {_GEN_14, &io_in_3_bits_vpu_vlmul, _numLsElem_T_717, _numLsElem_T_716, 1'h0}
        >> _GEN_15;
  wire       _numLsElem_T_961 = emul_4 == 3'h5;
  wire       _numLsElem_T_962 = emul_4 == 3'h6;
  wire       _GEN_16 = emul_4 == 3'h0 | emul_4 == 3'h1 | emul_4 == 3'h2 | emul_4 == 3'h3;
  wire [4:0] _GEN_17 = {3'h0, io_in_4_bits_vpu_veew};
  wire       _numLsElem_T_917 = io_in_4_bits_vpu_vlmul == 3'h5;
  wire       _numLsElem_T_918 = io_in_4_bits_vpu_vlmul == 3'h6;
  wire       _GEN_18 =
    io_in_4_bits_vpu_vlmul == 3'h0 | io_in_4_bits_vpu_vlmul == 3'h1
    | io_in_4_bits_vpu_vlmul == 3'h2 | io_in_4_bits_vpu_vlmul == 3'h3;
  wire [4:0] _GEN_19 = {3'h0, io_in_4_bits_vpu_vsew};
  wire [4:0] numLsElem_segmentIndexFlowNum_4 =
    $signed(emul_4) > $signed(io_in_4_bits_vpu_vlmul)
      ? {_GEN_16, &emul_4, _numLsElem_T_962, _numLsElem_T_961, 1'h0} >> _GEN_17
      : {_GEN_18, &io_in_4_bits_vpu_vlmul, _numLsElem_T_918, _numLsElem_T_917, 1'h0}
        >> _GEN_19;
  wire       _numLsElem_T_1162 = emul_5 == 3'h5;
  wire       _numLsElem_T_1163 = emul_5 == 3'h6;
  wire       _GEN_20 = emul_5 == 3'h0 | emul_5 == 3'h1 | emul_5 == 3'h2 | emul_5 == 3'h3;
  wire [4:0] _GEN_21 = {3'h0, io_in_5_bits_vpu_veew};
  wire       _numLsElem_T_1118 = io_in_5_bits_vpu_vlmul == 3'h5;
  wire       _numLsElem_T_1119 = io_in_5_bits_vpu_vlmul == 3'h6;
  wire       _GEN_22 =
    io_in_5_bits_vpu_vlmul == 3'h0 | io_in_5_bits_vpu_vlmul == 3'h1
    | io_in_5_bits_vpu_vlmul == 3'h2 | io_in_5_bits_vpu_vlmul == 3'h3;
  wire [4:0] _GEN_23 = {3'h0, io_in_5_bits_vpu_vsew};
  wire [4:0] numLsElem_segmentIndexFlowNum_5 =
    $signed(emul_5) > $signed(io_in_5_bits_vpu_vlmul)
      ? {_GEN_20, &emul_5, _numLsElem_T_1163, _numLsElem_T_1162, 1'h0} >> _GEN_21
      : {_GEN_22, &io_in_5_bits_vpu_vlmul, _numLsElem_T_1119, _numLsElem_T_1118, 1'h0}
        >> _GEN_23;
  wire       isMove_0 =
    {io_in_0_bits_exceptionVec_23,
     io_in_0_bits_exceptionVec_22,
     io_in_0_bits_exceptionVec_21,
     io_in_0_bits_exceptionVec_20,
     io_in_0_bits_exceptionVec_19,
     io_in_0_bits_exceptionVec_18,
     io_in_0_bits_exceptionVec_17,
     io_in_0_bits_exceptionVec_16,
     io_in_0_bits_exceptionVec_15,
     io_in_0_bits_exceptionVec_14,
     io_in_0_bits_exceptionVec_13,
     io_in_0_bits_exceptionVec_12,
     io_in_0_bits_exceptionVec_11,
     io_in_0_bits_exceptionVec_10,
     io_in_0_bits_exceptionVec_9,
     io_in_0_bits_exceptionVec_8,
     io_in_0_bits_exceptionVec_7,
     io_in_0_bits_exceptionVec_6,
     io_in_0_bits_exceptionVec_5,
     io_in_0_bits_exceptionVec_4,
     io_in_0_bits_exceptionVec_3,
     io_in_0_bits_exceptionVec_2,
     io_in_0_bits_exceptionVec_1,
     io_in_0_bits_exceptionVec_0} == 24'h0 & io_in_0_bits_isMove;
  wire       isMove_1 =
    {io_in_1_bits_exceptionVec_23,
     io_in_1_bits_exceptionVec_22,
     io_in_1_bits_exceptionVec_21,
     io_in_1_bits_exceptionVec_20,
     io_in_1_bits_exceptionVec_19,
     io_in_1_bits_exceptionVec_18,
     io_in_1_bits_exceptionVec_17,
     io_in_1_bits_exceptionVec_16,
     io_in_1_bits_exceptionVec_15,
     io_in_1_bits_exceptionVec_14,
     io_in_1_bits_exceptionVec_13,
     io_in_1_bits_exceptionVec_12,
     io_in_1_bits_exceptionVec_11,
     io_in_1_bits_exceptionVec_10,
     io_in_1_bits_exceptionVec_9,
     io_in_1_bits_exceptionVec_8,
     io_in_1_bits_exceptionVec_7,
     io_in_1_bits_exceptionVec_6,
     io_in_1_bits_exceptionVec_5,
     io_in_1_bits_exceptionVec_4,
     io_in_1_bits_exceptionVec_3,
     io_in_1_bits_exceptionVec_2,
     io_in_1_bits_exceptionVec_1,
     io_in_1_bits_exceptionVec_0} == 24'h0 & io_in_1_bits_isMove;
  wire       isMove_2 =
    {io_in_2_bits_exceptionVec_23,
     io_in_2_bits_exceptionVec_22,
     io_in_2_bits_exceptionVec_21,
     io_in_2_bits_exceptionVec_20,
     io_in_2_bits_exceptionVec_19,
     io_in_2_bits_exceptionVec_18,
     io_in_2_bits_exceptionVec_17,
     io_in_2_bits_exceptionVec_16,
     io_in_2_bits_exceptionVec_15,
     io_in_2_bits_exceptionVec_14,
     io_in_2_bits_exceptionVec_13,
     io_in_2_bits_exceptionVec_12,
     io_in_2_bits_exceptionVec_11,
     io_in_2_bits_exceptionVec_10,
     io_in_2_bits_exceptionVec_9,
     io_in_2_bits_exceptionVec_8,
     io_in_2_bits_exceptionVec_7,
     io_in_2_bits_exceptionVec_6,
     io_in_2_bits_exceptionVec_5,
     io_in_2_bits_exceptionVec_4,
     io_in_2_bits_exceptionVec_3,
     io_in_2_bits_exceptionVec_2,
     io_in_2_bits_exceptionVec_1,
     io_in_2_bits_exceptionVec_0} == 24'h0 & io_in_2_bits_isMove;
  wire       isMove_3 =
    {io_in_3_bits_exceptionVec_23,
     io_in_3_bits_exceptionVec_22,
     io_in_3_bits_exceptionVec_21,
     io_in_3_bits_exceptionVec_20,
     io_in_3_bits_exceptionVec_19,
     io_in_3_bits_exceptionVec_18,
     io_in_3_bits_exceptionVec_17,
     io_in_3_bits_exceptionVec_16,
     io_in_3_bits_exceptionVec_15,
     io_in_3_bits_exceptionVec_14,
     io_in_3_bits_exceptionVec_13,
     io_in_3_bits_exceptionVec_12,
     io_in_3_bits_exceptionVec_11,
     io_in_3_bits_exceptionVec_10,
     io_in_3_bits_exceptionVec_9,
     io_in_3_bits_exceptionVec_8,
     io_in_3_bits_exceptionVec_7,
     io_in_3_bits_exceptionVec_6,
     io_in_3_bits_exceptionVec_5,
     io_in_3_bits_exceptionVec_4,
     io_in_3_bits_exceptionVec_3,
     io_in_3_bits_exceptionVec_2,
     io_in_3_bits_exceptionVec_1,
     io_in_3_bits_exceptionVec_0} == 24'h0 & io_in_3_bits_isMove;
  wire       isMove_4 =
    {io_in_4_bits_exceptionVec_23,
     io_in_4_bits_exceptionVec_22,
     io_in_4_bits_exceptionVec_21,
     io_in_4_bits_exceptionVec_20,
     io_in_4_bits_exceptionVec_19,
     io_in_4_bits_exceptionVec_18,
     io_in_4_bits_exceptionVec_17,
     io_in_4_bits_exceptionVec_16,
     io_in_4_bits_exceptionVec_15,
     io_in_4_bits_exceptionVec_14,
     io_in_4_bits_exceptionVec_13,
     io_in_4_bits_exceptionVec_12,
     io_in_4_bits_exceptionVec_11,
     io_in_4_bits_exceptionVec_10,
     io_in_4_bits_exceptionVec_9,
     io_in_4_bits_exceptionVec_8,
     io_in_4_bits_exceptionVec_7,
     io_in_4_bits_exceptionVec_6,
     io_in_4_bits_exceptionVec_5,
     io_in_4_bits_exceptionVec_4,
     io_in_4_bits_exceptionVec_3,
     io_in_4_bits_exceptionVec_2,
     io_in_4_bits_exceptionVec_1,
     io_in_4_bits_exceptionVec_0} == 24'h0 & io_in_4_bits_isMove;
  wire       isMove_5 =
    {io_in_5_bits_exceptionVec_23,
     io_in_5_bits_exceptionVec_22,
     io_in_5_bits_exceptionVec_21,
     io_in_5_bits_exceptionVec_20,
     io_in_5_bits_exceptionVec_19,
     io_in_5_bits_exceptionVec_18,
     io_in_5_bits_exceptionVec_17,
     io_in_5_bits_exceptionVec_16,
     io_in_5_bits_exceptionVec_15,
     io_in_5_bits_exceptionVec_14,
     io_in_5_bits_exceptionVec_13,
     io_in_5_bits_exceptionVec_12,
     io_in_5_bits_exceptionVec_11,
     io_in_5_bits_exceptionVec_10,
     io_in_5_bits_exceptionVec_9,
     io_in_5_bits_exceptionVec_8,
     io_in_5_bits_exceptionVec_7,
     io_in_5_bits_exceptionVec_6,
     io_in_5_bits_exceptionVec_5,
     io_in_5_bits_exceptionVec_4,
     io_in_5_bits_exceptionVec_3,
     io_in_5_bits_exceptionVec_2,
     io_in_5_bits_exceptionVec_1,
     io_in_5_bits_exceptionVec_0} == 24'h0 & io_in_5_bits_isMove;
  wire       isCsrr_0 =
    io_in_0_bits_instr[6:2] == 5'h1C & (|(io_in_0_bits_instr[13:12]))
    & io_in_0_bits_instr[13] & io_in_0_bits_instr[19:15] == 5'h0;
  wire       needV0Dest_0 = io_in_0_valid & io_in_0_bits_v0Wen;
  wire       needVlDest_0 = io_in_0_valid & io_in_0_bits_vlWen;
  wire       needVecDest_0 = io_in_0_valid & io_in_0_bits_vecWen;
  wire       needFpDest_0 = io_in_0_valid & io_in_0_bits_fpWen;
  wire       needIntDest_0 = io_in_0_valid & io_in_0_bits_rfWen;
  wire       io_in_0_ready_0 = ~io_in_0_valid | canOut;
  wire [9:0] _uops_0_robIdx_diff_T_4 = 10'({2'h0, robIdxHead_value} - 10'hA0);
  wire       uops_0_robIdx_reverse_flag = $signed(_uops_0_robIdx_diff_T_4) > -10'sh1;
  wire [8:0] _GEN_24 =
    {io_in_0_bits_exceptionVec_0,
     io_in_0_bits_exceptionVec_1,
     io_in_0_bits_exceptionVec_2,
     io_in_0_bits_exceptionVec_3,
     io_in_0_bits_exceptionVec_12,
     io_in_0_bits_exceptionVec_20,
     io_in_0_bits_exceptionVec_22,
     io_in_0_bits_exceptionVec_2,
     io_in_0_bits_exceptionVec_22};
  assign uops_0_lastUop = _compressUnit_io_out_needRobFlags_0 & io_in_0_bits_lastUop;
  wire       _uops_5_dirtyVs_T_1 = io_in_0_bits_uopSplitType == 6'h35;
  wire       _uops_5_dirtyVs_T_2 = io_in_0_bits_uopSplitType == 6'h36;
  wire       _uops_5_dirtyVs_T_4 = io_in_0_bits_uopSplitType == 6'h37;
  wire       _uops_5_dirtyVs_T_10 = io_in_0_bits_fuOpType == 9'h11;
  wire       _uops_5_dirtyVs_T_14 = io_in_0_bits_fuOpType == 9'h4B;
  wire       _uops_5_dirtyVs_T_18 = io_in_0_bits_fuOpType == 9'h4C;
  wire       _uops_5_dirtyVs_T_22 = io_in_0_bits_fuOpType == 9'h53;
  wire       _uops_5_dirtyVs_T_30 = io_in_1_bits_uopSplitType == 6'h35;
  wire       _uops_5_dirtyVs_T_31 = io_in_1_bits_uopSplitType == 6'h36;
  wire       _uops_5_dirtyVs_T_33 = io_in_1_bits_uopSplitType == 6'h37;
  wire       _uops_5_dirtyVs_T_39 = io_in_1_bits_fuOpType == 9'h11;
  wire       _uops_5_dirtyVs_T_43 = io_in_1_bits_fuOpType == 9'h4B;
  wire       _uops_5_dirtyVs_T_47 = io_in_1_bits_fuOpType == 9'h4C;
  wire       _uops_5_dirtyVs_T_51 = io_in_1_bits_fuOpType == 9'h53;
  wire       _uops_5_dirtyVs_T_59 = io_in_2_bits_uopSplitType == 6'h35;
  wire       _uops_5_dirtyVs_T_60 = io_in_2_bits_uopSplitType == 6'h36;
  wire       _uops_5_dirtyVs_T_62 = io_in_2_bits_uopSplitType == 6'h37;
  wire       _uops_5_dirtyVs_T_68 = io_in_2_bits_fuOpType == 9'h11;
  wire       _uops_5_dirtyVs_T_72 = io_in_2_bits_fuOpType == 9'h4B;
  wire       _uops_5_dirtyVs_T_76 = io_in_2_bits_fuOpType == 9'h4C;
  wire       _uops_5_dirtyVs_T_80 = io_in_2_bits_fuOpType == 9'h53;
  wire       _uops_5_dirtyVs_T_88 = io_in_3_bits_uopSplitType == 6'h35;
  wire       _uops_5_dirtyVs_T_89 = io_in_3_bits_uopSplitType == 6'h36;
  wire       _uops_5_dirtyVs_T_91 = io_in_3_bits_uopSplitType == 6'h37;
  wire       _uops_5_dirtyVs_T_97 = io_in_3_bits_fuOpType == 9'h11;
  wire       _uops_5_dirtyVs_T_101 = io_in_3_bits_fuOpType == 9'h4B;
  wire       _uops_5_dirtyVs_T_105 = io_in_3_bits_fuOpType == 9'h4C;
  wire       _uops_5_dirtyVs_T_109 = io_in_3_bits_fuOpType == 9'h53;
  wire       _uops_5_dirtyVs_T_117 = io_in_4_bits_uopSplitType == 6'h35;
  wire       _uops_5_dirtyVs_T_118 = io_in_4_bits_uopSplitType == 6'h36;
  wire       _uops_5_dirtyVs_T_120 = io_in_4_bits_uopSplitType == 6'h37;
  wire       _uops_5_dirtyVs_T_126 = io_in_4_bits_fuOpType == 9'h11;
  wire       _uops_5_dirtyVs_T_130 = io_in_4_bits_fuOpType == 9'h4B;
  wire       _uops_5_dirtyVs_T_134 = io_in_4_bits_fuOpType == 9'h4C;
  wire       _uops_5_dirtyVs_T_138 = io_in_4_bits_fuOpType == 9'h53;
  wire       _uops_5_dirtyVs_T_146 = io_in_5_bits_uopSplitType == 6'h35;
  wire       _uops_5_dirtyVs_T_147 = io_in_5_bits_uopSplitType == 6'h36;
  wire       _uops_5_dirtyVs_T_149 = io_in_5_bits_uopSplitType == 6'h37;
  wire       _uops_5_dirtyVs_T_155 = io_in_5_bits_fuOpType == 9'h11;
  wire       _uops_5_dirtyVs_T_159 = io_in_5_bits_fuOpType == 9'h4B;
  wire       _uops_5_dirtyVs_T_163 = io_in_5_bits_fuOpType == 9'h4C;
  wire       _uops_5_dirtyVs_T_167 = io_in_5_bits_fuOpType == 9'h53;
  wire [7:0] _uops_0_psrc_0_T_8 =
    (io_in_0_bits_srcType_0[0] ? io_intReadPorts_0_0 : 8'h0)
    | (io_in_0_bits_srcType_0[1] ? io_fpReadPorts_0_0 : 8'h0)
    | (io_in_0_bits_srcType_0[2] ? io_vecReadPorts_0_0 : 8'h0);
  wire       io_out_0_valid_0 =
    io_in_0_valid & _intFreeList_io_canAllocate & _fpFreeList_io_canAllocate
    & _vecFreeList_io_canAllocate & _v0FreeList_io_canAllocate
    & _vlFreeList_io_canAllocate & ~io_rabCommits_isWalk;
  wire       isCsrr_1 =
    io_in_1_bits_instr[6:2] == 5'h1C & (|(io_in_1_bits_instr[13:12]))
    & io_in_1_bits_instr[13] & io_in_1_bits_instr[19:15] == 5'h0;
  wire       needV0Dest_1 = io_in_1_valid & io_in_1_bits_v0Wen;
  wire       needVlDest_1 = io_in_1_valid & io_in_1_bits_vlWen;
  wire       needVecDest_1 = io_in_1_valid & io_in_1_bits_vecWen;
  wire       needFpDest_1 = io_in_1_valid & io_in_1_bits_fpWen;
  wire       needIntDest_1 = io_in_1_valid & io_in_1_bits_rfWen;
  wire       io_in_1_ready_0 = ~io_in_0_valid | canOut;
  wire [8:0] uops_1_robIdx_new_value =
    9'(_GEN + {8'h0, _uops_5_robIdx_T & _compressUnit_io_out_needRobFlags_0});
  wire [9:0] _uops_1_robIdx_diff_T_4 = 10'({1'h0, uops_1_robIdx_new_value} - 10'hA0);
  wire       uops_1_robIdx_reverse_flag = $signed(_uops_1_robIdx_diff_T_4) > -10'sh1;
  wire [8:0] _GEN_25 =
    {io_in_1_bits_exceptionVec_0,
     io_in_1_bits_exceptionVec_1,
     io_in_1_bits_exceptionVec_2,
     io_in_1_bits_exceptionVec_3,
     io_in_1_bits_exceptionVec_12,
     io_in_1_bits_exceptionVec_20,
     io_in_1_bits_exceptionVec_22,
     io_in_1_bits_exceptionVec_2,
     io_in_1_bits_exceptionVec_22};
  wire       uops_1_ftqPtr_flag =
    _compressUnit_io_out_needRobFlags_0
      ? io_in_1_bits_ftqPtr_flag
      : io_in_0_bits_ftqPtr_flag;
  wire [5:0] uops_1_ftqPtr_value =
    _compressUnit_io_out_needRobFlags_0
      ? io_in_1_bits_ftqPtr_value
      : io_in_0_bits_ftqPtr_value;
  wire [3:0] uops_1_ftqOffset =
    _compressUnit_io_out_needRobFlags_0 ? io_in_1_bits_ftqOffset : io_in_0_bits_ftqOffset;
  assign uops_1_lastUop = _compressUnit_io_out_needRobFlags_1 & io_in_1_bits_lastUop;
  wire       io_out_1_valid_0 =
    io_in_1_valid & _intFreeList_io_canAllocate & _fpFreeList_io_canAllocate
    & _vecFreeList_io_canAllocate & _v0FreeList_io_canAllocate
    & _vlFreeList_io_canAllocate & ~io_rabCommits_isWalk;
  wire       isCsrr_2 =
    io_in_2_bits_instr[6:2] == 5'h1C & (|(io_in_2_bits_instr[13:12]))
    & io_in_2_bits_instr[13] & io_in_2_bits_instr[19:15] == 5'h0;
  wire       needV0Dest_2 = io_in_2_valid & io_in_2_bits_v0Wen;
  wire       needVlDest_2 = io_in_2_valid & io_in_2_bits_vlWen;
  wire       needVecDest_2 = io_in_2_valid & io_in_2_bits_vecWen;
  wire       needFpDest_2 = io_in_2_valid & io_in_2_bits_fpWen;
  wire       needIntDest_2 = io_in_2_valid & io_in_2_bits_rfWen;
  wire       io_in_2_ready_0 = ~io_in_0_valid | canOut;
  wire [8:0] uops_2_robIdx_new_value =
    9'(_GEN
       + {7'h0,
          2'({1'h0, _uops_5_robIdx_T & _compressUnit_io_out_needRobFlags_0}
             + {1'h0, _uops_5_robIdx_T_2 & _compressUnit_io_out_needRobFlags_1})});
  wire [9:0] _uops_2_robIdx_diff_T_4 = 10'({1'h0, uops_2_robIdx_new_value} - 10'hA0);
  wire       uops_2_robIdx_reverse_flag = $signed(_uops_2_robIdx_diff_T_4) > -10'sh1;
  wire [8:0] _GEN_26 =
    {io_in_2_bits_exceptionVec_0,
     io_in_2_bits_exceptionVec_1,
     io_in_2_bits_exceptionVec_2,
     io_in_2_bits_exceptionVec_3,
     io_in_2_bits_exceptionVec_12,
     io_in_2_bits_exceptionVec_20,
     io_in_2_bits_exceptionVec_22,
     io_in_2_bits_exceptionVec_2,
     io_in_2_bits_exceptionVec_22};
  wire       uops_2_ftqPtr_flag =
    _compressUnit_io_out_needRobFlags_1 ? io_in_2_bits_ftqPtr_flag : uops_1_ftqPtr_flag;
  wire [5:0] uops_2_ftqPtr_value =
    _compressUnit_io_out_needRobFlags_1 ? io_in_2_bits_ftqPtr_value : uops_1_ftqPtr_value;
  wire [3:0] uops_2_ftqOffset =
    _compressUnit_io_out_needRobFlags_1 ? io_in_2_bits_ftqOffset : uops_1_ftqOffset;
  assign uops_2_lastUop = _compressUnit_io_out_needRobFlags_2 & io_in_2_bits_lastUop;
  wire       io_out_2_valid_0 =
    io_in_2_valid & _intFreeList_io_canAllocate & _fpFreeList_io_canAllocate
    & _vecFreeList_io_canAllocate & _v0FreeList_io_canAllocate
    & _vlFreeList_io_canAllocate & ~io_rabCommits_isWalk;
  wire       isCsrr_3 =
    io_in_3_bits_instr[6:2] == 5'h1C & (|(io_in_3_bits_instr[13:12]))
    & io_in_3_bits_instr[13] & io_in_3_bits_instr[19:15] == 5'h0;
  wire       needV0Dest_3 = io_in_3_valid & io_in_3_bits_v0Wen;
  wire       needVlDest_3 = io_in_3_valid & io_in_3_bits_vlWen;
  wire       needVecDest_3 = io_in_3_valid & io_in_3_bits_vecWen;
  wire       needFpDest_3 = io_in_3_valid & io_in_3_bits_fpWen;
  wire       needIntDest_3 = io_in_3_valid & io_in_3_bits_rfWen;
  wire       io_in_3_ready_0 = ~io_in_0_valid | canOut;
  wire [8:0] uops_3_robIdx_new_value =
    9'(_GEN
       + {7'h0,
          2'({1'h0, _uops_5_robIdx_T & _compressUnit_io_out_needRobFlags_0}
             + 2'({1'h0, _uops_5_robIdx_T_2 & _compressUnit_io_out_needRobFlags_1}
                  + {1'h0, _uops_5_robIdx_T_4 & _compressUnit_io_out_needRobFlags_2}))});
  wire [9:0] _uops_3_robIdx_diff_T_4 = 10'({1'h0, uops_3_robIdx_new_value} - 10'hA0);
  wire       uops_3_robIdx_reverse_flag = $signed(_uops_3_robIdx_diff_T_4) > -10'sh1;
  wire [8:0] _GEN_27 =
    {io_in_3_bits_exceptionVec_0,
     io_in_3_bits_exceptionVec_1,
     io_in_3_bits_exceptionVec_2,
     io_in_3_bits_exceptionVec_3,
     io_in_3_bits_exceptionVec_12,
     io_in_3_bits_exceptionVec_20,
     io_in_3_bits_exceptionVec_22,
     io_in_3_bits_exceptionVec_2,
     io_in_3_bits_exceptionVec_22};
  wire       uops_3_ftqPtr_flag =
    _compressUnit_io_out_needRobFlags_2 ? io_in_3_bits_ftqPtr_flag : uops_2_ftqPtr_flag;
  wire [5:0] uops_3_ftqPtr_value =
    _compressUnit_io_out_needRobFlags_2 ? io_in_3_bits_ftqPtr_value : uops_2_ftqPtr_value;
  wire [3:0] uops_3_ftqOffset =
    _compressUnit_io_out_needRobFlags_2 ? io_in_3_bits_ftqOffset : uops_2_ftqOffset;
  assign uops_3_lastUop = _compressUnit_io_out_needRobFlags_3 & io_in_3_bits_lastUop;
  wire       io_out_3_valid_0 =
    io_in_3_valid & _intFreeList_io_canAllocate & _fpFreeList_io_canAllocate
    & _vecFreeList_io_canAllocate & _v0FreeList_io_canAllocate
    & _vlFreeList_io_canAllocate & ~io_rabCommits_isWalk;
  wire       isCsrr_4 =
    io_in_4_bits_instr[6:2] == 5'h1C & (|(io_in_4_bits_instr[13:12]))
    & io_in_4_bits_instr[13] & io_in_4_bits_instr[19:15] == 5'h0;
  wire       needV0Dest_4 = io_in_4_valid & io_in_4_bits_v0Wen;
  wire       needVlDest_4 = io_in_4_valid & io_in_4_bits_vlWen;
  wire       needVecDest_4 = io_in_4_valid & io_in_4_bits_vecWen;
  wire       needFpDest_4 = io_in_4_valid & io_in_4_bits_fpWen;
  wire       needIntDest_4 = io_in_4_valid & io_in_4_bits_rfWen;
  wire       io_in_4_ready_0 = ~io_in_0_valid | canOut;
  wire [8:0] uops_4_robIdx_new_value =
    9'(_GEN
       + {6'h0,
          3'({1'h0,
              2'({1'h0, _uops_5_robIdx_T & _compressUnit_io_out_needRobFlags_0}
                 + {1'h0, _uops_5_robIdx_T_2 & _compressUnit_io_out_needRobFlags_1})}
             + {1'h0,
                2'({1'h0, _uops_5_robIdx_T_4 & _compressUnit_io_out_needRobFlags_2}
                   + {1'h0,
                      _uops_5_robIdx_T_6 & _compressUnit_io_out_needRobFlags_3})})});
  wire [9:0] _uops_4_robIdx_diff_T_4 = 10'({1'h0, uops_4_robIdx_new_value} - 10'hA0);
  wire       uops_4_robIdx_reverse_flag = $signed(_uops_4_robIdx_diff_T_4) > -10'sh1;
  wire [8:0] _GEN_28 =
    {io_in_4_bits_exceptionVec_0,
     io_in_4_bits_exceptionVec_1,
     io_in_4_bits_exceptionVec_2,
     io_in_4_bits_exceptionVec_3,
     io_in_4_bits_exceptionVec_12,
     io_in_4_bits_exceptionVec_20,
     io_in_4_bits_exceptionVec_22,
     io_in_4_bits_exceptionVec_2,
     io_in_4_bits_exceptionVec_22};
  wire       uops_4_ftqPtr_flag =
    _compressUnit_io_out_needRobFlags_3 ? io_in_4_bits_ftqPtr_flag : uops_3_ftqPtr_flag;
  wire [5:0] uops_4_ftqPtr_value =
    _compressUnit_io_out_needRobFlags_3 ? io_in_4_bits_ftqPtr_value : uops_3_ftqPtr_value;
  wire [3:0] uops_4_ftqOffset =
    _compressUnit_io_out_needRobFlags_3 ? io_in_4_bits_ftqOffset : uops_3_ftqOffset;
  assign uops_4_lastUop = _compressUnit_io_out_needRobFlags_4 & io_in_4_bits_lastUop;
  wire       io_out_4_valid_0 =
    io_in_4_valid & _intFreeList_io_canAllocate & _fpFreeList_io_canAllocate
    & _vecFreeList_io_canAllocate & _v0FreeList_io_canAllocate
    & _vlFreeList_io_canAllocate & ~io_rabCommits_isWalk;
  wire       isCsrr_5 =
    io_in_5_bits_instr[6:2] == 5'h1C & (|(io_in_5_bits_instr[13:12]))
    & io_in_5_bits_instr[13] & io_in_5_bits_instr[19:15] == 5'h0;
  wire       needV0Dest_5 = io_in_5_valid & io_in_5_bits_v0Wen;
  wire       needVlDest_5 = io_in_5_valid & io_in_5_bits_vlWen;
  wire       needVecDest_5 = io_in_5_valid & io_in_5_bits_vecWen;
  wire       needFpDest_5 = io_in_5_valid & io_in_5_bits_fpWen;
  wire       needIntDest_5 = io_in_5_valid & io_in_5_bits_rfWen;
  wire       io_in_5_ready_0 = ~io_in_0_valid | canOut;
  wire [8:0] uops_5_robIdx_new_value =
    9'(_GEN
       + {6'h0,
          3'({1'h0,
              2'({1'h0, _uops_5_robIdx_T & _compressUnit_io_out_needRobFlags_0}
                 + {1'h0, _uops_5_robIdx_T_2 & _compressUnit_io_out_needRobFlags_1})}
             + {1'h0,
                2'({1'h0, _uops_5_robIdx_T_4 & _compressUnit_io_out_needRobFlags_2}
                   + 2'({1'h0, _uops_5_robIdx_T_6 & _compressUnit_io_out_needRobFlags_3}
                        + {1'h0,
                           _uops_5_robIdx_T_8
                             & _compressUnit_io_out_needRobFlags_4}))})});
  wire [9:0] _uops_5_robIdx_diff_T_4 = 10'({1'h0, uops_5_robIdx_new_value} - 10'hA0);
  wire       uops_5_robIdx_reverse_flag = $signed(_uops_5_robIdx_diff_T_4) > -10'sh1;
  wire [8:0] _GEN_29 =
    {io_in_5_bits_exceptionVec_0,
     io_in_5_bits_exceptionVec_1,
     io_in_5_bits_exceptionVec_2,
     io_in_5_bits_exceptionVec_3,
     io_in_5_bits_exceptionVec_12,
     io_in_5_bits_exceptionVec_20,
     io_in_5_bits_exceptionVec_22,
     io_in_5_bits_exceptionVec_2,
     io_in_5_bits_exceptionVec_22};
  assign uops_5_lastUop = _compressUnit_io_out_needRobFlags_5 & io_in_5_bits_lastUop;
  wire       io_out_5_valid_0 =
    io_in_5_valid & _intFreeList_io_canAllocate & _fpFreeList_io_canAllocate
    & _vecFreeList_io_canAllocate & _v0FreeList_io_canAllocate
    & _vlFreeList_io_canAllocate & ~io_rabCommits_isWalk;
  wire [1:0] halfWordNumVec_0 = io_in_0_bits_preDecodeInfo_isRVC ? 2'h1 : 2'h2;
  wire [1:0] halfWordNumVec_1 = io_in_1_bits_preDecodeInfo_isRVC ? 2'h1 : 2'h2;
  wire [1:0] halfWordNumVec_2 = io_in_2_bits_preDecodeInfo_isRVC ? 2'h1 : 2'h2;
  wire [1:0] halfWordNumVec_3 = io_in_3_bits_preDecodeInfo_isRVC ? 2'h1 : 2'h2;
  wire [1:0] halfWordNumVec_4 = io_in_4_bits_preDecodeInfo_isRVC ? 2'h1 : 2'h2;
  wire [1:0] halfWordNumVec_5 = io_in_5_bits_preDecodeInfo_isRVC ? 2'h1 : 2'h2;
  wire       uops_0_traceBlockInPipe_itype_isEqualRdRs =
    io_in_0_bits_ldest == io_in_0_bits_lsrc_0;
  wire       uops_0_traceBlockInPipe_itype_isJal =
    io_in_0_bits_preDecodeInfo_brType == 2'h2;
  wire       uops_0_traceBlockInPipe_itype_isBranch =
    io_in_0_bits_preDecodeInfo_brType == 2'h1;
  wire       _uops_0_traceBlockInPipe_itype_jumpType_T_59 = io_in_0_bits_ldest == 6'h1;
  wire       _uops_0_traceBlockInPipe_itype_jumpType_T_60 = io_in_0_bits_ldest == 6'h5;
  wire       _uops_0_traceBlockInPipe_itype_jumpType_T_54 = io_in_0_bits_lsrc_0 == 6'h1;
  wire       _uops_0_traceBlockInPipe_itype_jumpType_T_55 = io_in_0_bits_lsrc_0 == 6'h5;
  wire       uops_1_traceBlockInPipe_itype_isEqualRdRs =
    io_in_1_bits_ldest == io_in_1_bits_lsrc_0;
  wire       uops_1_traceBlockInPipe_itype_isJal =
    io_in_1_bits_preDecodeInfo_brType == 2'h2;
  wire       uops_1_traceBlockInPipe_itype_isBranch =
    io_in_1_bits_preDecodeInfo_brType == 2'h1;
  wire       _uops_1_traceBlockInPipe_itype_jumpType_T_59 = io_in_1_bits_ldest == 6'h1;
  wire       _uops_1_traceBlockInPipe_itype_jumpType_T_60 = io_in_1_bits_ldest == 6'h5;
  wire       _uops_1_traceBlockInPipe_itype_jumpType_T_54 = io_in_1_bits_lsrc_0 == 6'h1;
  wire       _uops_1_traceBlockInPipe_itype_jumpType_T_55 = io_in_1_bits_lsrc_0 == 6'h5;
  wire       uops_2_traceBlockInPipe_itype_isEqualRdRs =
    io_in_2_bits_ldest == io_in_2_bits_lsrc_0;
  wire       uops_2_traceBlockInPipe_itype_isJal =
    io_in_2_bits_preDecodeInfo_brType == 2'h2;
  wire       uops_2_traceBlockInPipe_itype_isBranch =
    io_in_2_bits_preDecodeInfo_brType == 2'h1;
  wire       _uops_2_traceBlockInPipe_itype_jumpType_T_59 = io_in_2_bits_ldest == 6'h1;
  wire       _uops_2_traceBlockInPipe_itype_jumpType_T_60 = io_in_2_bits_ldest == 6'h5;
  wire       _uops_2_traceBlockInPipe_itype_jumpType_T_54 = io_in_2_bits_lsrc_0 == 6'h1;
  wire       _uops_2_traceBlockInPipe_itype_jumpType_T_55 = io_in_2_bits_lsrc_0 == 6'h5;
  wire       uops_3_traceBlockInPipe_itype_isEqualRdRs =
    io_in_3_bits_ldest == io_in_3_bits_lsrc_0;
  wire       uops_3_traceBlockInPipe_itype_isJal =
    io_in_3_bits_preDecodeInfo_brType == 2'h2;
  wire       uops_3_traceBlockInPipe_itype_isBranch =
    io_in_3_bits_preDecodeInfo_brType == 2'h1;
  wire       _uops_3_traceBlockInPipe_itype_jumpType_T_59 = io_in_3_bits_ldest == 6'h1;
  wire       _uops_3_traceBlockInPipe_itype_jumpType_T_60 = io_in_3_bits_ldest == 6'h5;
  wire       _uops_3_traceBlockInPipe_itype_jumpType_T_54 = io_in_3_bits_lsrc_0 == 6'h1;
  wire       _uops_3_traceBlockInPipe_itype_jumpType_T_55 = io_in_3_bits_lsrc_0 == 6'h5;
  wire       uops_4_traceBlockInPipe_itype_isEqualRdRs =
    io_in_4_bits_ldest == io_in_4_bits_lsrc_0;
  wire       uops_4_traceBlockInPipe_itype_isJal =
    io_in_4_bits_preDecodeInfo_brType == 2'h2;
  wire       uops_4_traceBlockInPipe_itype_isBranch =
    io_in_4_bits_preDecodeInfo_brType == 2'h1;
  wire       _uops_4_traceBlockInPipe_itype_jumpType_T_59 = io_in_4_bits_ldest == 6'h1;
  wire       _uops_4_traceBlockInPipe_itype_jumpType_T_60 = io_in_4_bits_ldest == 6'h5;
  wire       _uops_4_traceBlockInPipe_itype_jumpType_T_54 = io_in_4_bits_lsrc_0 == 6'h1;
  wire       _uops_4_traceBlockInPipe_itype_jumpType_T_55 = io_in_4_bits_lsrc_0 == 6'h5;
  wire       uops_5_traceBlockInPipe_itype_isEqualRdRs =
    io_in_5_bits_ldest == io_in_5_bits_lsrc_0;
  wire       uops_5_traceBlockInPipe_itype_isJal =
    io_in_5_bits_preDecodeInfo_brType == 2'h2;
  wire       uops_5_traceBlockInPipe_itype_isBranch =
    io_in_5_bits_preDecodeInfo_brType == 2'h1;
  wire       _uops_5_traceBlockInPipe_itype_jumpType_T_59 = io_in_5_bits_ldest == 6'h1;
  wire       _uops_5_traceBlockInPipe_itype_jumpType_T_60 = io_in_5_bits_ldest == 6'h5;
  wire       _uops_5_traceBlockInPipe_itype_jumpType_T_54 = io_in_5_bits_lsrc_0 == 6'h1;
  wire       _uops_5_traceBlockInPipe_itype_jumpType_T_55 = io_in_5_bits_lsrc_0 == 6'h5;
  wire [7:0] io_out_0_bits_pdest_0 =
    isMove_0
      ? _uops_0_psrc_0_T_8
      : needIntDest_0
          ? _intFreeList_io_allocatePhyReg_0
          : needFpDest_0
              ? _fpFreeList_io_allocatePhyReg_0
              : needVecDest_0
                  ? _vecFreeList_io_allocatePhyReg_0
                  : needV0Dest_0
                      ? _v0FreeList_io_allocatePhyReg_0
                      : needVlDest_0 ? _vlFreeList_io_allocatePhyReg_0 : 8'h0;
  wire       vecCond_3 = io_in_1_bits_srcType_3 == 4'h4;
  wire       vlCond_4 = io_in_1_bits_srcType_4 == 4'h4;
  wire       destToSrc_indexMatch = io_in_0_bits_ldest == io_in_1_bits_lsrc_0;
  wire [7:0] io_out_1_bits_psrc_0_0 =
    io_in_1_bits_fuType == 35'h40
    & (io_in_1_bits_selImm == 4'h2 | io_in_1_bits_selImm == 4'hB)
      ? 8'h0
      : destToSrc_indexMatch
        & (io_in_1_bits_srcType_0 == 4'h1 & needIntDest_0 | io_in_1_bits_srcType_0 == 4'h2
           & needFpDest_0 | io_in_1_bits_srcType_0 == 4'h4 & needVecDest_0)
          ? io_out_0_bits_pdest_0
          : (io_in_1_bits_srcType_0[0] ? io_intReadPorts_1_0 : 8'h0)
            | (io_in_1_bits_srcType_0[1] ? io_fpReadPorts_1_0 : 8'h0)
            | (io_in_1_bits_srcType_0[2] ? io_vecReadPorts_1_0 : 8'h0);
  wire [7:0] io_out_1_bits_pdest_0 =
    isMove_1
      ? io_out_1_bits_psrc_0_0
      : needIntDest_1
          ? _intFreeList_io_allocatePhyReg_1
          : needFpDest_1
              ? _fpFreeList_io_allocatePhyReg_1
              : needVecDest_1
                  ? _vecFreeList_io_allocatePhyReg_1
                  : needV0Dest_1
                      ? _v0FreeList_io_allocatePhyReg_1
                      : needVlDest_1 ? _vlFreeList_io_allocatePhyReg_1 : 8'h0;
  wire       fused_lui_load =
    io_in_0_bits_selImm == 4'h2 & (|io_in_0_bits_srcType_0)
    & io_in_1_bits_fuType == 35'h8000 & needIntDest_0 & destToSrc_indexMatch;
  wire       vecCond_3_1 = io_in_2_bits_srcType_3 == 4'h4;
  wire       v0Cond_3_1 = vecCond_3_1 | io_in_2_bits_srcType_3 == 4'h8;
  wire       vlCond_4_1 = io_in_2_bits_srcType_4 == 4'h4;
  wire       vecCond_0_1 = io_in_2_bits_srcType_0 == 4'h4;
  wire       vecCond_1_1 = io_in_2_bits_srcType_1 == 4'h4;
  wire       vecCond_2_1 = io_in_2_bits_srcType_2 == 4'h4;
  wire       fpCond_0_1 = io_in_2_bits_srcType_0 == 4'h2;
  wire       fpCond_1_1 = io_in_2_bits_srcType_1 == 4'h2;
  wire       fpCond_2_1 = io_in_2_bits_srcType_2 == 4'h2;
  wire       fpCond_3_1 = io_in_2_bits_srcType_3 == 4'h2;
  wire       fpCond_4_1 = io_in_2_bits_srcType_4 == 4'h2;
  wire       intCond_0_1 = io_in_2_bits_srcType_0 == 4'h1;
  wire       intCond_1_1 = io_in_2_bits_srcType_1 == 4'h1;
  wire       intCond_2_1 = io_in_2_bits_srcType_2 == 4'h1;
  wire       intCond_3_1 = io_in_2_bits_srcType_3 == 4'h1;
  wire       intCond_4_1 = io_in_2_bits_srcType_4 == 4'h1;
  wire       destToSrc_indexMatch_6 = io_in_1_bits_ldest == io_in_2_bits_lsrc_0;
  wire [7:0] io_out_2_bits_psrc_0_0 =
    io_in_2_bits_fuType == 35'h40
    & (io_in_2_bits_selImm == 4'h2 | io_in_2_bits_selImm == 4'hB)
      ? 8'h0
      : destToSrc_indexMatch_6
        & (intCond_0_1 & needIntDest_1 | fpCond_0_1 & needFpDest_1 | vecCond_0_1
           & needVecDest_1)
          ? io_out_1_bits_pdest_0
          : io_in_0_bits_ldest == io_in_2_bits_lsrc_0
            & (intCond_0_1 & needIntDest_0 | fpCond_0_1 & needFpDest_0 | vecCond_0_1
               & needVecDest_0)
              ? io_out_0_bits_pdest_0
              : (io_in_2_bits_srcType_0[0] ? io_intReadPorts_2_0 : 8'h0)
                | (io_in_2_bits_srcType_0[1] ? io_fpReadPorts_2_0 : 8'h0)
                | (io_in_2_bits_srcType_0[2] ? io_vecReadPorts_2_0 : 8'h0);
  wire [7:0] io_out_2_bits_pdest_0 =
    isMove_2
      ? io_out_2_bits_psrc_0_0
      : needIntDest_2
          ? _intFreeList_io_allocatePhyReg_2
          : needFpDest_2
              ? _fpFreeList_io_allocatePhyReg_2
              : needVecDest_2
                  ? _vecFreeList_io_allocatePhyReg_2
                  : needV0Dest_2
                      ? _v0FreeList_io_allocatePhyReg_2
                      : needVlDest_2 ? _vlFreeList_io_allocatePhyReg_2 : 8'h0;
  wire       fused_lui_load_1 =
    io_in_1_bits_selImm == 4'h2 & (|io_in_1_bits_srcType_0)
    & io_in_2_bits_fuType == 35'h8000 & needIntDest_1 & destToSrc_indexMatch_6;
  wire       vecCond_3_2 = io_in_3_bits_srcType_3 == 4'h4;
  wire       v0Cond_3_2 = vecCond_3_2 | io_in_3_bits_srcType_3 == 4'h8;
  wire       vlCond_4_2 = io_in_3_bits_srcType_4 == 4'h4;
  wire       vecCond_0_2 = io_in_3_bits_srcType_0 == 4'h4;
  wire       vecCond_1_2 = io_in_3_bits_srcType_1 == 4'h4;
  wire       vecCond_2_2 = io_in_3_bits_srcType_2 == 4'h4;
  wire       fpCond_0_2 = io_in_3_bits_srcType_0 == 4'h2;
  wire       fpCond_1_2 = io_in_3_bits_srcType_1 == 4'h2;
  wire       fpCond_2_2 = io_in_3_bits_srcType_2 == 4'h2;
  wire       fpCond_3_2 = io_in_3_bits_srcType_3 == 4'h2;
  wire       fpCond_4_2 = io_in_3_bits_srcType_4 == 4'h2;
  wire       intCond_0_2 = io_in_3_bits_srcType_0 == 4'h1;
  wire       intCond_1_2 = io_in_3_bits_srcType_1 == 4'h1;
  wire       intCond_2_2 = io_in_3_bits_srcType_2 == 4'h1;
  wire       intCond_3_2 = io_in_3_bits_srcType_3 == 4'h1;
  wire       intCond_4_2 = io_in_3_bits_srcType_4 == 4'h1;
  wire       destToSrc_indexMatch_17 = io_in_2_bits_ldest == io_in_3_bits_lsrc_0;
  wire [7:0] io_out_3_bits_psrc_0_0 =
    io_in_3_bits_fuType == 35'h40
    & (io_in_3_bits_selImm == 4'h2 | io_in_3_bits_selImm == 4'hB)
      ? 8'h0
      : destToSrc_indexMatch_17
        & (intCond_0_2 & needIntDest_2 | fpCond_0_2 & needFpDest_2 | vecCond_0_2
           & needVecDest_2)
          ? io_out_2_bits_pdest_0
          : io_in_1_bits_ldest == io_in_3_bits_lsrc_0
            & (intCond_0_2 & needIntDest_1 | fpCond_0_2 & needFpDest_1 | vecCond_0_2
               & needVecDest_1)
              ? io_out_1_bits_pdest_0
              : io_in_0_bits_ldest == io_in_3_bits_lsrc_0
                & (intCond_0_2 & needIntDest_0 | fpCond_0_2 & needFpDest_0 | vecCond_0_2
                   & needVecDest_0)
                  ? io_out_0_bits_pdest_0
                  : (io_in_3_bits_srcType_0[0] ? io_intReadPorts_3_0 : 8'h0)
                    | (io_in_3_bits_srcType_0[1] ? io_fpReadPorts_3_0 : 8'h0)
                    | (io_in_3_bits_srcType_0[2] ? io_vecReadPorts_3_0 : 8'h0);
  wire [7:0] io_out_3_bits_pdest_0 =
    isMove_3
      ? io_out_3_bits_psrc_0_0
      : needIntDest_3
          ? _intFreeList_io_allocatePhyReg_3
          : needFpDest_3
              ? _fpFreeList_io_allocatePhyReg_3
              : needVecDest_3
                  ? _vecFreeList_io_allocatePhyReg_3
                  : needV0Dest_3
                      ? _v0FreeList_io_allocatePhyReg_3
                      : needVlDest_3 ? _vlFreeList_io_allocatePhyReg_3 : 8'h0;
  wire       fused_lui_load_2 =
    io_in_2_bits_selImm == 4'h2 & (|io_in_2_bits_srcType_0)
    & io_in_3_bits_fuType == 35'h8000 & needIntDest_2 & destToSrc_indexMatch_17;
  wire       vecCond_3_3 = io_in_4_bits_srcType_3 == 4'h4;
  wire       v0Cond_3_3 = vecCond_3_3 | io_in_4_bits_srcType_3 == 4'h8;
  wire       vlCond_4_3 = io_in_4_bits_srcType_4 == 4'h4;
  wire       vecCond_0_3 = io_in_4_bits_srcType_0 == 4'h4;
  wire       vecCond_1_3 = io_in_4_bits_srcType_1 == 4'h4;
  wire       vecCond_2_3 = io_in_4_bits_srcType_2 == 4'h4;
  wire       fpCond_0_3 = io_in_4_bits_srcType_0 == 4'h2;
  wire       fpCond_1_3 = io_in_4_bits_srcType_1 == 4'h2;
  wire       fpCond_2_3 = io_in_4_bits_srcType_2 == 4'h2;
  wire       fpCond_3_3 = io_in_4_bits_srcType_3 == 4'h2;
  wire       fpCond_4_3 = io_in_4_bits_srcType_4 == 4'h2;
  wire       intCond_0_3 = io_in_4_bits_srcType_0 == 4'h1;
  wire       intCond_1_3 = io_in_4_bits_srcType_1 == 4'h1;
  wire       intCond_2_3 = io_in_4_bits_srcType_2 == 4'h1;
  wire       intCond_3_3 = io_in_4_bits_srcType_3 == 4'h1;
  wire       intCond_4_3 = io_in_4_bits_srcType_4 == 4'h1;
  wire       destToSrc_indexMatch_33 = io_in_3_bits_ldest == io_in_4_bits_lsrc_0;
  wire [7:0] io_out_4_bits_psrc_0_0 =
    io_in_4_bits_fuType == 35'h40
    & (io_in_4_bits_selImm == 4'h2 | io_in_4_bits_selImm == 4'hB)
      ? 8'h0
      : destToSrc_indexMatch_33
        & (intCond_0_3 & needIntDest_3 | fpCond_0_3 & needFpDest_3 | vecCond_0_3
           & needVecDest_3)
          ? io_out_3_bits_pdest_0
          : io_in_2_bits_ldest == io_in_4_bits_lsrc_0
            & (intCond_0_3 & needIntDest_2 | fpCond_0_3 & needFpDest_2 | vecCond_0_3
               & needVecDest_2)
              ? io_out_2_bits_pdest_0
              : io_in_1_bits_ldest == io_in_4_bits_lsrc_0
                & (intCond_0_3 & needIntDest_1 | fpCond_0_3 & needFpDest_1 | vecCond_0_3
                   & needVecDest_1)
                  ? io_out_1_bits_pdest_0
                  : io_in_0_bits_ldest == io_in_4_bits_lsrc_0
                    & (intCond_0_3 & needIntDest_0 | fpCond_0_3 & needFpDest_0
                       | vecCond_0_3 & needVecDest_0)
                      ? io_out_0_bits_pdest_0
                      : (io_in_4_bits_srcType_0[0] ? io_intReadPorts_4_0 : 8'h0)
                        | (io_in_4_bits_srcType_0[1] ? io_fpReadPorts_4_0 : 8'h0)
                        | (io_in_4_bits_srcType_0[2] ? io_vecReadPorts_4_0 : 8'h0);
  wire [7:0] io_out_4_bits_pdest_0 =
    isMove_4
      ? io_out_4_bits_psrc_0_0
      : needIntDest_4
          ? _intFreeList_io_allocatePhyReg_4
          : needFpDest_4
              ? _fpFreeList_io_allocatePhyReg_4
              : needVecDest_4
                  ? _vecFreeList_io_allocatePhyReg_4
                  : needV0Dest_4
                      ? _v0FreeList_io_allocatePhyReg_4
                      : needVlDest_4 ? _vlFreeList_io_allocatePhyReg_4 : 8'h0;
  wire       fused_lui_load_3 =
    io_in_3_bits_selImm == 4'h2 & (|io_in_3_bits_srcType_0)
    & io_in_4_bits_fuType == 35'h8000 & needIntDest_3 & destToSrc_indexMatch_33;
  wire       vecCond_3_4 = io_in_5_bits_srcType_3 == 4'h4;
  wire       v0Cond_3_4 = vecCond_3_4 | io_in_5_bits_srcType_3 == 4'h8;
  wire       vlCond_4_4 = io_in_5_bits_srcType_4 == 4'h4;
  wire       vecCond_0_4 = io_in_5_bits_srcType_0 == 4'h4;
  wire       vecCond_1_4 = io_in_5_bits_srcType_1 == 4'h4;
  wire       vecCond_2_4 = io_in_5_bits_srcType_2 == 4'h4;
  wire       fpCond_0_4 = io_in_5_bits_srcType_0 == 4'h2;
  wire       fpCond_1_4 = io_in_5_bits_srcType_1 == 4'h2;
  wire       fpCond_2_4 = io_in_5_bits_srcType_2 == 4'h2;
  wire       fpCond_3_4 = io_in_5_bits_srcType_3 == 4'h2;
  wire       fpCond_4_4 = io_in_5_bits_srcType_4 == 4'h2;
  wire       intCond_0_4 = io_in_5_bits_srcType_0 == 4'h1;
  wire       intCond_1_4 = io_in_5_bits_srcType_1 == 4'h1;
  wire       intCond_2_4 = io_in_5_bits_srcType_2 == 4'h1;
  wire       intCond_3_4 = io_in_5_bits_srcType_3 == 4'h1;
  wire       intCond_4_4 = io_in_5_bits_srcType_4 == 4'h1;
  wire       destToSrc_indexMatch_54 = io_in_4_bits_ldest == io_in_5_bits_lsrc_0;
  wire [7:0] io_out_5_bits_psrc_0_0 =
    io_in_5_bits_fuType == 35'h40
    & (io_in_5_bits_selImm == 4'h2 | io_in_5_bits_selImm == 4'hB)
      ? 8'h0
      : destToSrc_indexMatch_54
        & (intCond_0_4 & needIntDest_4 | fpCond_0_4 & needFpDest_4 | vecCond_0_4
           & needVecDest_4)
          ? io_out_4_bits_pdest_0
          : io_in_3_bits_ldest == io_in_5_bits_lsrc_0
            & (intCond_0_4 & needIntDest_3 | fpCond_0_4 & needFpDest_3 | vecCond_0_4
               & needVecDest_3)
              ? io_out_3_bits_pdest_0
              : io_in_2_bits_ldest == io_in_5_bits_lsrc_0
                & (intCond_0_4 & needIntDest_2 | fpCond_0_4 & needFpDest_2 | vecCond_0_4
                   & needVecDest_2)
                  ? io_out_2_bits_pdest_0
                  : io_in_1_bits_ldest == io_in_5_bits_lsrc_0
                    & (intCond_0_4 & needIntDest_1 | fpCond_0_4 & needFpDest_1
                       | vecCond_0_4 & needVecDest_1)
                      ? io_out_1_bits_pdest_0
                      : io_in_0_bits_ldest == io_in_5_bits_lsrc_0
                        & (intCond_0_4 & needIntDest_0 | fpCond_0_4 & needFpDest_0
                           | vecCond_0_4 & needVecDest_0)
                          ? io_out_0_bits_pdest_0
                          : (io_in_5_bits_srcType_0[0] ? io_intReadPorts_5_0 : 8'h0)
                            | (io_in_5_bits_srcType_0[1] ? io_fpReadPorts_5_0 : 8'h0)
                            | (io_in_5_bits_srcType_0[2] ? io_vecReadPorts_5_0 : 8'h0);
  wire [7:0] io_out_5_bits_pdest_0 =
    isMove_5
      ? io_out_5_bits_psrc_0_0
      : needIntDest_5
          ? _intFreeList_io_allocatePhyReg_5
          : needFpDest_5
              ? _fpFreeList_io_allocatePhyReg_5
              : needVecDest_5
                  ? _vecFreeList_io_allocatePhyReg_5
                  : needV0Dest_5
                      ? _v0FreeList_io_allocatePhyReg_5
                      : needVlDest_5 ? _vlFreeList_io_allocatePhyReg_5 : 8'h0;
  wire       fused_lui_load_4 =
    io_in_4_bits_selImm == 4'h2 & (|io_in_4_bits_srcType_0)
    & io_in_5_bits_fuType == 35'h8000 & needIntDest_4 & destToSrc_indexMatch_54;
  assign _genSnapshot_T_12 =
    {io_out_0_ready & io_out_0_valid_0 & io_out_0_bits_snapshot_0,
     io_out_1_ready & io_out_1_valid_0 & io_out_1_bits_snapshot_0,
     io_out_2_ready & io_out_2_valid_0 & io_out_2_bits_snapshot_0,
     io_out_3_ready & io_out_3_valid_0 & io_out_3_bits_snapshot_0,
     io_out_4_ready & io_out_4_valid_0 & io_out_4_bits_snapshot_0,
     io_out_5_ready & io_out_5_valid_0 & io_out_5_bits_snapshot_0};
  reg        lastCycleCreateSnpt;
  reg        notInSameSnpt_last_REG;
  wire       allowSnpt =
    notInSameSnpt_last_REG & ~lastCycleCreateSnpt & io_in_0_bits_firstUop;
  assign io_out_0_bits_snapshot_0 =
    allowSnpt & ((|io_in_0_bits_preDecodeInfo_brType) | io_in_0_bits_fuType[0])
    & io_in_0_ready_0 & io_in_0_valid;
  assign io_out_1_bits_snapshot_0 =
    allowSnpt & ((|io_in_1_bits_preDecodeInfo_brType) | io_in_1_bits_fuType[0])
    & io_in_1_ready_0 & io_in_1_valid;
  assign io_out_2_bits_snapshot_0 =
    allowSnpt & ((|io_in_2_bits_preDecodeInfo_brType) | io_in_2_bits_fuType[0])
    & io_in_2_ready_0 & io_in_2_valid;
  assign io_out_3_bits_snapshot_0 =
    allowSnpt & ((|io_in_3_bits_preDecodeInfo_brType) | io_in_3_bits_fuType[0])
    & io_in_3_ready_0 & io_in_3_valid;
  assign io_out_4_bits_snapshot_0 =
    allowSnpt & ((|io_in_4_bits_preDecodeInfo_brType) | io_in_4_bits_fuType[0])
    & io_in_4_ready_0 & io_in_4_valid;
  assign io_out_5_bits_snapshot_0 =
    allowSnpt & ((|io_in_5_bits_preDecodeInfo_brType) | io_in_5_bits_fuType[0])
    & io_in_5_ready_0 & io_in_5_valid;
  reg  [7:0] intFreeList_io_freePhyReg_0_REG;
  reg        fpFreeList_io_freeReq_0_last_REG;
  reg        vecFreeList_io_freeReq_0_last_REG;
  reg        v0FreeList_io_freeReq_0_last_REG;
  reg        vlFreeList_io_freeReq_0_last_REG;
  reg  [7:0] intFreeList_io_freePhyReg_1_REG;
  reg        fpFreeList_io_freeReq_1_last_REG;
  reg        vecFreeList_io_freeReq_1_last_REG;
  reg        v0FreeList_io_freeReq_1_last_REG;
  reg        vlFreeList_io_freeReq_1_last_REG;
  reg  [7:0] intFreeList_io_freePhyReg_2_REG;
  reg        fpFreeList_io_freeReq_2_last_REG;
  reg        vecFreeList_io_freeReq_2_last_REG;
  reg        v0FreeList_io_freeReq_2_last_REG;
  reg        vlFreeList_io_freeReq_2_last_REG;
  reg  [7:0] intFreeList_io_freePhyReg_3_REG;
  reg        fpFreeList_io_freeReq_3_last_REG;
  reg        vecFreeList_io_freeReq_3_last_REG;
  reg        v0FreeList_io_freeReq_3_last_REG;
  reg        vlFreeList_io_freeReq_3_last_REG;
  reg  [7:0] intFreeList_io_freePhyReg_4_REG;
  reg        fpFreeList_io_freeReq_4_last_REG;
  reg        vecFreeList_io_freeReq_4_last_REG;
  reg        v0FreeList_io_freeReq_4_last_REG;
  reg        vlFreeList_io_freeReq_4_last_REG;
  reg  [7:0] intFreeList_io_freePhyReg_5_REG;
  reg        fpFreeList_io_freeReq_5_last_REG;
  reg        vecFreeList_io_freeReq_5_last_REG;
  reg        v0FreeList_io_freeReq_5_last_REG;
  reg        vlFreeList_io_freeReq_5_last_REG;
  reg  [2:0] io_perf_0_value_REG;
  reg  [2:0] io_perf_0_value_REG_1;
  reg  [2:0] io_perf_1_value_REG;
  reg  [2:0] io_perf_1_value_REG_1;
  reg        io_perf_2_value_REG;
  reg        io_perf_2_value_REG_1;
  reg        io_perf_3_value_REG;
  reg        io_perf_3_value_REG_1;
  reg        io_perf_4_value_REG;
  reg        io_perf_4_value_REG_1;
  reg        io_perf_5_value_REG;
  reg        io_perf_5_value_REG_1;
  reg        io_perf_6_value_REG;
  reg        io_perf_6_value_REG_1;
  reg        io_perf_7_value_REG;
  reg        io_perf_7_value_REG_1;
  reg        io_perf_8_value_REG;
  reg        io_perf_8_value_REG_1;
  reg        io_perf_9_value_REG;
  reg        io_perf_9_value_REG_1;
  reg  [5:0] io_perf_10_value_REG;
  reg  [5:0] io_perf_10_value_REG_1;
  reg  [5:0] io_perf_11_value_REG;
  reg  [5:0] io_perf_11_value_REG_1;
  reg  [5:0] io_perf_12_value_REG;
  reg  [5:0] io_perf_12_value_REG_1;
  reg  [5:0] io_perf_13_value_REG;
  reg  [5:0] io_perf_13_value_REG_1;
  reg  [5:0] io_perf_14_value_REG;
  reg  [5:0] io_perf_14_value_REG_1;
  reg  [5:0] io_perf_15_value_REG;
  reg  [5:0] io_perf_15_value_REG_1;
  reg  [5:0] io_perf_16_value_REG;
  reg  [5:0] io_perf_16_value_REG_1;
  reg  [5:0] io_perf_17_value_REG;
  reg  [5:0] io_perf_17_value_REG_1;
  reg  [5:0] io_perf_18_value_REG;
  reg  [5:0] io_perf_18_value_REG_1;
  reg  [5:0] io_perf_19_value_REG;
  reg  [5:0] io_perf_19_value_REG_1;
  reg  [5:0] io_perf_20_value_REG;
  reg  [5:0] io_perf_20_value_REG_1;
  reg  [5:0] io_perf_21_value_REG;
  reg  [5:0] io_perf_21_value_REG_1;
  reg  [5:0] io_perf_22_value_REG;
  reg  [5:0] io_perf_22_value_REG_1;
  reg  [5:0] io_perf_23_value_REG;
  reg  [5:0] io_perf_23_value_REG_1;
  reg  [5:0] io_perf_24_value_REG;
  reg  [5:0] io_perf_24_value_REG_1;
  reg  [5:0] io_perf_25_value_REG;
  reg  [5:0] io_perf_25_value_REG_1;
  reg  [5:0] io_perf_26_value_REG;
  reg  [5:0] io_perf_26_value_REG_1;
  reg  [5:0] io_perf_27_value_REG;
  reg  [5:0] io_perf_27_value_REG_1;
  reg  [5:0] io_perf_28_value_REG;
  reg  [5:0] io_perf_28_value_REG_1;
  reg  [5:0] io_perf_29_value_REG;
  reg  [5:0] io_perf_29_value_REG_1;
  wire [8:0] robIdxHeadNext_new_value = 9'(_GEN + 9'h1);
  wire [9:0] _robIdxHeadNext_diff_T_4 = 10'({1'h0, robIdxHeadNext_new_value} - 10'hA0);
  wire       robIdxHeadNext_reverse_flag = $signed(_robIdxHeadNext_diff_T_4) > -10'sh1;
  wire       robIdxHeadNext_new_ptr_flag = robIdxHeadNext_reverse_flag ^ robIdxHead_flag;
  wire [7:0] _robIdxHeadNext_new_ptr_value_T_1 =
    robIdxHeadNext_reverse_flag
      ? _robIdxHeadNext_diff_T_4[7:0]
      : robIdxHeadNext_new_value[7:0];
  wire [8:0] robIdxHeadNext_new_value_1 =
    9'(_GEN
       + {6'h0,
          3'({1'h0,
              2'({1'h0, _uops_5_robIdx_T & _compressUnit_io_out_needRobFlags_0}
                 + 2'({1'h0, _uops_5_robIdx_T_2 & _compressUnit_io_out_needRobFlags_1}
                      + {1'h0,
                         _uops_5_robIdx_T_4 & _compressUnit_io_out_needRobFlags_2}))}
             + {1'h0,
                2'({1'h0, _uops_5_robIdx_T_6 & _compressUnit_io_out_needRobFlags_3}
                   + 2'({1'h0, _uops_5_robIdx_T_8 & _compressUnit_io_out_needRobFlags_4}
                        + {1'h0,
                           io_in_5_valid & io_in_5_bits_lastUop
                             & _compressUnit_io_out_needRobFlags_5}))})});
  wire [9:0] _robIdxHeadNext_diff_T_10 = 10'({1'h0, robIdxHeadNext_new_value_1} - 10'hA0);
  wire       robIdxHeadNext_reverse_flag_1 = $signed(_robIdxHeadNext_diff_T_10) > -10'sh1;
  wire [7:0] _robIdxHeadNext_new_ptr_value_T_3 =
    robIdxHeadNext_reverse_flag_1
      ? _robIdxHeadNext_diff_T_10[7:0]
      : robIdxHeadNext_new_value_1[7:0];
  wire       _robIdxHeadNext_T_flag =
    canOut & robIdxHeadNext_reverse_flag_1 ^ robIdxHead_flag;
  wire [7:0] robIdxHeadNext_value =
    io_redirect_valid
      ? io_redirect_bits_robIdx_value
      : lastCycleMisprediction_last_REG
          ? _robIdxHeadNext_new_ptr_value_T_1
          : canOut ? _robIdxHeadNext_new_ptr_value_T_3 : robIdxHead_value;
  wire       commitValid = io_rabCommits_isCommit & io_rabCommits_commitValid_0;
  wire       commitValid_1 = io_rabCommits_isCommit & io_rabCommits_commitValid_1;
  wire       commitValid_2 = io_rabCommits_isCommit & io_rabCommits_commitValid_2;
  wire       commitValid_3 = io_rabCommits_isCommit & io_rabCommits_commitValid_3;
  wire       commitValid_4 = io_rabCommits_isCommit & io_rabCommits_commitValid_4;
  wire       commitValid_5 = io_rabCommits_isCommit & io_rabCommits_commitValid_5;
  wire [7:0] _notInSameSnpt_T_5 =
    8'(8'(robIdxHeadNext_value - 8'h60) - io_snptLastEnq_bits_value);
  wire [7:0] _notInSameSnpt_T_1 = 8'(robIdxHeadNext_value - io_snptLastEnq_bits_value);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      robIdxHead_flag <= 1'h0;
      robIdxHead_value <= 8'h0;
      lastCycleMisprediction_last_REG <= 1'h0;
      lastCycleCreateSnpt <= 1'h0;
      notInSameSnpt_last_REG <= 1'h0;
      fpFreeList_io_freeReq_0_last_REG <= 1'h0;
      vecFreeList_io_freeReq_0_last_REG <= 1'h0;
      v0FreeList_io_freeReq_0_last_REG <= 1'h0;
      vlFreeList_io_freeReq_0_last_REG <= 1'h0;
      fpFreeList_io_freeReq_1_last_REG <= 1'h0;
      vecFreeList_io_freeReq_1_last_REG <= 1'h0;
      v0FreeList_io_freeReq_1_last_REG <= 1'h0;
      vlFreeList_io_freeReq_1_last_REG <= 1'h0;
      fpFreeList_io_freeReq_2_last_REG <= 1'h0;
      vecFreeList_io_freeReq_2_last_REG <= 1'h0;
      v0FreeList_io_freeReq_2_last_REG <= 1'h0;
      vlFreeList_io_freeReq_2_last_REG <= 1'h0;
      fpFreeList_io_freeReq_3_last_REG <= 1'h0;
      vecFreeList_io_freeReq_3_last_REG <= 1'h0;
      v0FreeList_io_freeReq_3_last_REG <= 1'h0;
      vlFreeList_io_freeReq_3_last_REG <= 1'h0;
      fpFreeList_io_freeReq_4_last_REG <= 1'h0;
      vecFreeList_io_freeReq_4_last_REG <= 1'h0;
      v0FreeList_io_freeReq_4_last_REG <= 1'h0;
      vlFreeList_io_freeReq_4_last_REG <= 1'h0;
      fpFreeList_io_freeReq_5_last_REG <= 1'h0;
      vecFreeList_io_freeReq_5_last_REG <= 1'h0;
      v0FreeList_io_freeReq_5_last_REG <= 1'h0;
      vlFreeList_io_freeReq_5_last_REG <= 1'h0;
    end
    else begin
      if (io_redirect_valid) begin
        robIdxHead_flag <= io_redirect_bits_robIdx_flag;
        robIdxHead_value <= io_redirect_bits_robIdx_value;
      end
      else if (lastCycleMisprediction_last_REG) begin
        robIdxHead_flag <= robIdxHeadNext_new_ptr_flag;
        robIdxHead_value <= _robIdxHeadNext_new_ptr_value_T_1;
      end
      else begin
        robIdxHead_flag <= _robIdxHeadNext_T_flag;
        if (canOut)
          robIdxHead_value <= _robIdxHeadNext_new_ptr_value_T_3;
      end
      lastCycleMisprediction_last_REG <= io_redirect_valid & ~io_redirect_bits_level;
      lastCycleCreateSnpt <= (|_genSnapshot_T_12) & ~io_snptIsFull;
      notInSameSnpt_last_REG <=
        (|((io_redirect_valid
              ? io_redirect_bits_robIdx_flag
              : lastCycleMisprediction_last_REG
                  ? robIdxHeadNext_new_ptr_flag
                  : _robIdxHeadNext_T_flag) == io_snptLastEnq_bits_flag
             ? _notInSameSnpt_T_1[7:5]
             : _notInSameSnpt_T_5[7:5])) | ~io_snptLastEnq_valid;
      fpFreeList_io_freeReq_0_last_REG <= commitValid & io_rabCommits_info_0_fpWen;
      vecFreeList_io_freeReq_0_last_REG <= commitValid & io_rabCommits_info_0_vecWen;
      v0FreeList_io_freeReq_0_last_REG <= commitValid & io_rabCommits_info_0_v0Wen;
      vlFreeList_io_freeReq_0_last_REG <= commitValid & io_rabCommits_info_0_vlWen;
      fpFreeList_io_freeReq_1_last_REG <= commitValid_1 & io_rabCommits_info_1_fpWen;
      vecFreeList_io_freeReq_1_last_REG <= commitValid_1 & io_rabCommits_info_1_vecWen;
      v0FreeList_io_freeReq_1_last_REG <= commitValid_1 & io_rabCommits_info_1_v0Wen;
      vlFreeList_io_freeReq_1_last_REG <= commitValid_1 & io_rabCommits_info_1_vlWen;
      fpFreeList_io_freeReq_2_last_REG <= commitValid_2 & io_rabCommits_info_2_fpWen;
      vecFreeList_io_freeReq_2_last_REG <= commitValid_2 & io_rabCommits_info_2_vecWen;
      v0FreeList_io_freeReq_2_last_REG <= commitValid_2 & io_rabCommits_info_2_v0Wen;
      vlFreeList_io_freeReq_2_last_REG <= commitValid_2 & io_rabCommits_info_2_vlWen;
      fpFreeList_io_freeReq_3_last_REG <= commitValid_3 & io_rabCommits_info_3_fpWen;
      vecFreeList_io_freeReq_3_last_REG <= commitValid_3 & io_rabCommits_info_3_vecWen;
      v0FreeList_io_freeReq_3_last_REG <= commitValid_3 & io_rabCommits_info_3_v0Wen;
      vlFreeList_io_freeReq_3_last_REG <= commitValid_3 & io_rabCommits_info_3_vlWen;
      fpFreeList_io_freeReq_4_last_REG <= commitValid_4 & io_rabCommits_info_4_fpWen;
      vecFreeList_io_freeReq_4_last_REG <= commitValid_4 & io_rabCommits_info_4_vecWen;
      v0FreeList_io_freeReq_4_last_REG <= commitValid_4 & io_rabCommits_info_4_v0Wen;
      vlFreeList_io_freeReq_4_last_REG <= commitValid_4 & io_rabCommits_info_4_vlWen;
      fpFreeList_io_freeReq_5_last_REG <= commitValid_5 & io_rabCommits_info_5_fpWen;
      vecFreeList_io_freeReq_5_last_REG <= commitValid_5 & io_rabCommits_info_5_vecWen;
      v0FreeList_io_freeReq_5_last_REG <= commitValid_5 & io_rabCommits_info_5_v0Wen;
      vlFreeList_io_freeReq_5_last_REG <= commitValid_5 & io_rabCommits_info_5_vlWen;
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    intFreeList_io_freePhyReg_0_REG <= io_int_old_pdest_0;
    intFreeList_io_freePhyReg_1_REG <= io_int_old_pdest_1;
    intFreeList_io_freePhyReg_2_REG <= io_int_old_pdest_2;
    intFreeList_io_freePhyReg_3_REG <= io_int_old_pdest_3;
    intFreeList_io_freePhyReg_4_REG <= io_int_old_pdest_4;
    intFreeList_io_freePhyReg_5_REG <= io_int_old_pdest_5;
    io_perf_0_value_REG <=
      3'({1'h0,
          2'({1'h0, io_in_0_valid & io_in_0_ready_0}
             + 2'({1'h0, io_in_1_valid & io_in_0_ready_0}
                  + {1'h0, io_in_2_valid & io_in_0_ready_0}))}
         + {1'h0,
            2'({1'h0, io_in_3_valid & io_in_0_ready_0}
               + 2'({1'h0, io_in_4_valid & io_in_0_ready_0}
                    + {1'h0, io_in_5_valid & io_in_0_ready_0}))});
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <=
      3'({1'h0,
          2'({1'h0, io_in_0_valid & ~io_in_0_ready_0}
             + 2'({1'h0, io_in_1_valid & ~io_in_1_ready_0}
                  + {1'h0, io_in_2_valid & ~io_in_2_ready_0}))}
         + {1'h0,
            2'({1'h0, io_in_3_valid & ~io_in_3_ready_0}
               + 2'({1'h0, io_in_4_valid & ~io_in_4_ready_0}
                    + {1'h0, io_in_5_valid & ~io_in_5_ready_0}))});
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
    io_perf_2_value_REG <= io_in_0_valid & ~io_in_0_ready_0;
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;
    io_perf_3_value_REG <= io_in_0_valid & io_rabCommits_isWalk;
    io_perf_3_value_REG_1 <= io_perf_3_value_REG;
    io_perf_4_value_REG <= io_in_0_valid & ~io_rabCommits_isWalk & ~io_out_0_ready;
    io_perf_4_value_REG_1 <= io_perf_4_value_REG;
    io_perf_5_value_REG <=
      io_in_0_valid & ~io_rabCommits_isWalk & io_out_0_ready & _fpFreeList_io_canAllocate
      & _vecFreeList_io_canAllocate & _v0FreeList_io_canAllocate
      & _vlFreeList_io_canAllocate & ~_intFreeList_io_canAllocate;
    io_perf_5_value_REG_1 <= io_perf_5_value_REG;
    io_perf_6_value_REG <=
      io_in_0_valid & ~io_rabCommits_isWalk & io_out_0_ready & _intFreeList_io_canAllocate
      & _vecFreeList_io_canAllocate & _v0FreeList_io_canAllocate
      & _vlFreeList_io_canAllocate & ~_fpFreeList_io_canAllocate;
    io_perf_6_value_REG_1 <= io_perf_6_value_REG;
    io_perf_7_value_REG <=
      io_in_0_valid & ~io_rabCommits_isWalk & io_out_0_ready & _intFreeList_io_canAllocate
      & _fpFreeList_io_canAllocate & _v0FreeList_io_canAllocate
      & _vlFreeList_io_canAllocate & ~_vecFreeList_io_canAllocate;
    io_perf_7_value_REG_1 <= io_perf_7_value_REG;
    io_perf_8_value_REG <=
      io_in_0_valid & ~io_rabCommits_isWalk & io_out_0_ready & _intFreeList_io_canAllocate
      & _fpFreeList_io_canAllocate & _vecFreeList_io_canAllocate
      & _vlFreeList_io_canAllocate & ~_v0FreeList_io_canAllocate;
    io_perf_8_value_REG_1 <= io_perf_8_value_REG;
    io_perf_9_value_REG <=
      io_in_0_valid & ~io_rabCommits_isWalk & io_out_0_ready & _intFreeList_io_canAllocate
      & _fpFreeList_io_canAllocate & _vecFreeList_io_canAllocate
      & _v0FreeList_io_canAllocate & ~_vlFreeList_io_canAllocate;
    io_perf_9_value_REG_1 <= io_perf_9_value_REG;
    io_perf_10_value_REG <= _intFreeList_io_perf_0_value;
    io_perf_10_value_REG_1 <= io_perf_10_value_REG;
    io_perf_11_value_REG <= _intFreeList_io_perf_1_value;
    io_perf_11_value_REG_1 <= io_perf_11_value_REG;
    io_perf_12_value_REG <= _intFreeList_io_perf_2_value;
    io_perf_12_value_REG_1 <= io_perf_12_value_REG;
    io_perf_13_value_REG <= _intFreeList_io_perf_3_value;
    io_perf_13_value_REG_1 <= io_perf_13_value_REG;
    io_perf_14_value_REG <= _fpFreeList_io_perf_0_value;
    io_perf_14_value_REG_1 <= io_perf_14_value_REG;
    io_perf_15_value_REG <= _fpFreeList_io_perf_1_value;
    io_perf_15_value_REG_1 <= io_perf_15_value_REG;
    io_perf_16_value_REG <= _fpFreeList_io_perf_2_value;
    io_perf_16_value_REG_1 <= io_perf_16_value_REG;
    io_perf_17_value_REG <= _fpFreeList_io_perf_3_value;
    io_perf_17_value_REG_1 <= io_perf_17_value_REG;
    io_perf_18_value_REG <= _vecFreeList_io_perf_0_value;
    io_perf_18_value_REG_1 <= io_perf_18_value_REG;
    io_perf_19_value_REG <= _vecFreeList_io_perf_1_value;
    io_perf_19_value_REG_1 <= io_perf_19_value_REG;
    io_perf_20_value_REG <= _vecFreeList_io_perf_2_value;
    io_perf_20_value_REG_1 <= io_perf_20_value_REG;
    io_perf_21_value_REG <= _vecFreeList_io_perf_3_value;
    io_perf_21_value_REG_1 <= io_perf_21_value_REG;
    io_perf_22_value_REG <= _v0FreeList_io_perf_0_value;
    io_perf_22_value_REG_1 <= io_perf_22_value_REG;
    io_perf_23_value_REG <= _v0FreeList_io_perf_1_value;
    io_perf_23_value_REG_1 <= io_perf_23_value_REG;
    io_perf_24_value_REG <= _v0FreeList_io_perf_2_value;
    io_perf_24_value_REG_1 <= io_perf_24_value_REG;
    io_perf_25_value_REG <= _v0FreeList_io_perf_3_value;
    io_perf_25_value_REG_1 <= io_perf_25_value_REG;
    io_perf_26_value_REG <= _vlFreeList_io_perf_0_value;
    io_perf_26_value_REG_1 <= io_perf_26_value_REG;
    io_perf_27_value_REG <= _vlFreeList_io_perf_1_value;
    io_perf_27_value_REG_1 <= io_perf_27_value_REG;
    io_perf_28_value_REG <= _vlFreeList_io_perf_2_value;
    io_perf_28_value_REG_1 <= io_perf_28_value_REG;
    io_perf_29_value_REG <= _vlFreeList_io_perf_3_value;
    io_perf_29_value_REG_1 <= io_perf_29_value_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:40];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h29; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        robIdxHead_flag = _RANDOM[6'h0][0];
        robIdxHead_value = _RANDOM[6'h0][8:1];
        lastCycleMisprediction_last_REG = _RANDOM[6'h0][9];
        lastCycleCreateSnpt = _RANDOM[6'hC][10];
        notInSameSnpt_last_REG = _RANDOM[6'hC][11];
        intFreeList_io_freePhyReg_0_REG = _RANDOM[6'hC][19:12];
        fpFreeList_io_freeReq_0_last_REG = _RANDOM[6'hC][20];
        vecFreeList_io_freeReq_0_last_REG = _RANDOM[6'hC][21];
        v0FreeList_io_freeReq_0_last_REG = _RANDOM[6'hC][22];
        vlFreeList_io_freeReq_0_last_REG = _RANDOM[6'hC][23];
        intFreeList_io_freePhyReg_1_REG = _RANDOM[6'hC][31:24];
        fpFreeList_io_freeReq_1_last_REG = _RANDOM[6'hD][0];
        vecFreeList_io_freeReq_1_last_REG = _RANDOM[6'hD][1];
        v0FreeList_io_freeReq_1_last_REG = _RANDOM[6'hD][2];
        vlFreeList_io_freeReq_1_last_REG = _RANDOM[6'hD][3];
        intFreeList_io_freePhyReg_2_REG = _RANDOM[6'hD][11:4];
        fpFreeList_io_freeReq_2_last_REG = _RANDOM[6'hD][12];
        vecFreeList_io_freeReq_2_last_REG = _RANDOM[6'hD][13];
        v0FreeList_io_freeReq_2_last_REG = _RANDOM[6'hD][14];
        vlFreeList_io_freeReq_2_last_REG = _RANDOM[6'hD][15];
        intFreeList_io_freePhyReg_3_REG = _RANDOM[6'hD][23:16];
        fpFreeList_io_freeReq_3_last_REG = _RANDOM[6'hD][24];
        vecFreeList_io_freeReq_3_last_REG = _RANDOM[6'hD][25];
        v0FreeList_io_freeReq_3_last_REG = _RANDOM[6'hD][26];
        vlFreeList_io_freeReq_3_last_REG = _RANDOM[6'hD][27];
        intFreeList_io_freePhyReg_4_REG = {_RANDOM[6'hD][31:28], _RANDOM[6'hE][3:0]};
        fpFreeList_io_freeReq_4_last_REG = _RANDOM[6'hE][4];
        vecFreeList_io_freeReq_4_last_REG = _RANDOM[6'hE][5];
        v0FreeList_io_freeReq_4_last_REG = _RANDOM[6'hE][6];
        vlFreeList_io_freeReq_4_last_REG = _RANDOM[6'hE][7];
        intFreeList_io_freePhyReg_5_REG = _RANDOM[6'hE][15:8];
        fpFreeList_io_freeReq_5_last_REG = _RANDOM[6'hE][16];
        vecFreeList_io_freeReq_5_last_REG = _RANDOM[6'hE][17];
        v0FreeList_io_freeReq_5_last_REG = _RANDOM[6'hE][18];
        vlFreeList_io_freeReq_5_last_REG = _RANDOM[6'hE][19];
        io_perf_0_value_REG = _RANDOM[6'h20][11:9];
        io_perf_0_value_REG_1 = _RANDOM[6'h20][14:12];
        io_perf_1_value_REG = _RANDOM[6'h20][17:15];
        io_perf_1_value_REG_1 = _RANDOM[6'h20][20:18];
        io_perf_2_value_REG = _RANDOM[6'h20][21];
        io_perf_2_value_REG_1 = _RANDOM[6'h20][22];
        io_perf_3_value_REG = _RANDOM[6'h20][23];
        io_perf_3_value_REG_1 = _RANDOM[6'h20][24];
        io_perf_4_value_REG = _RANDOM[6'h20][25];
        io_perf_4_value_REG_1 = _RANDOM[6'h20][26];
        io_perf_5_value_REG = _RANDOM[6'h20][27];
        io_perf_5_value_REG_1 = _RANDOM[6'h20][28];
        io_perf_6_value_REG = _RANDOM[6'h20][29];
        io_perf_6_value_REG_1 = _RANDOM[6'h20][30];
        io_perf_7_value_REG = _RANDOM[6'h20][31];
        io_perf_7_value_REG_1 = _RANDOM[6'h21][0];
        io_perf_8_value_REG = _RANDOM[6'h21][1];
        io_perf_8_value_REG_1 = _RANDOM[6'h21][2];
        io_perf_9_value_REG = _RANDOM[6'h21][3];
        io_perf_9_value_REG_1 = _RANDOM[6'h21][4];
        io_perf_10_value_REG = _RANDOM[6'h21][10:5];
        io_perf_10_value_REG_1 = _RANDOM[6'h21][16:11];
        io_perf_11_value_REG = _RANDOM[6'h21][22:17];
        io_perf_11_value_REG_1 = _RANDOM[6'h21][28:23];
        io_perf_12_value_REG = {_RANDOM[6'h21][31:29], _RANDOM[6'h22][2:0]};
        io_perf_12_value_REG_1 = _RANDOM[6'h22][8:3];
        io_perf_13_value_REG = _RANDOM[6'h22][14:9];
        io_perf_13_value_REG_1 = _RANDOM[6'h22][20:15];
        io_perf_14_value_REG = _RANDOM[6'h22][26:21];
        io_perf_14_value_REG_1 = {_RANDOM[6'h22][31:27], _RANDOM[6'h23][0]};
        io_perf_15_value_REG = _RANDOM[6'h23][6:1];
        io_perf_15_value_REG_1 = _RANDOM[6'h23][12:7];
        io_perf_16_value_REG = _RANDOM[6'h23][18:13];
        io_perf_16_value_REG_1 = _RANDOM[6'h23][24:19];
        io_perf_17_value_REG = _RANDOM[6'h23][30:25];
        io_perf_17_value_REG_1 = {_RANDOM[6'h23][31], _RANDOM[6'h24][4:0]};
        io_perf_18_value_REG = _RANDOM[6'h24][10:5];
        io_perf_18_value_REG_1 = _RANDOM[6'h24][16:11];
        io_perf_19_value_REG = _RANDOM[6'h24][22:17];
        io_perf_19_value_REG_1 = _RANDOM[6'h24][28:23];
        io_perf_20_value_REG = {_RANDOM[6'h24][31:29], _RANDOM[6'h25][2:0]};
        io_perf_20_value_REG_1 = _RANDOM[6'h25][8:3];
        io_perf_21_value_REG = _RANDOM[6'h25][14:9];
        io_perf_21_value_REG_1 = _RANDOM[6'h25][20:15];
        io_perf_22_value_REG = _RANDOM[6'h25][26:21];
        io_perf_22_value_REG_1 = {_RANDOM[6'h25][31:27], _RANDOM[6'h26][0]};
        io_perf_23_value_REG = _RANDOM[6'h26][6:1];
        io_perf_23_value_REG_1 = _RANDOM[6'h26][12:7];
        io_perf_24_value_REG = _RANDOM[6'h26][18:13];
        io_perf_24_value_REG_1 = _RANDOM[6'h26][24:19];
        io_perf_25_value_REG = _RANDOM[6'h26][30:25];
        io_perf_25_value_REG_1 = {_RANDOM[6'h26][31], _RANDOM[6'h27][4:0]};
        io_perf_26_value_REG = _RANDOM[6'h27][10:5];
        io_perf_26_value_REG_1 = _RANDOM[6'h27][16:11];
        io_perf_27_value_REG = _RANDOM[6'h27][22:17];
        io_perf_27_value_REG_1 = _RANDOM[6'h27][28:23];
        io_perf_28_value_REG = {_RANDOM[6'h27][31:29], _RANDOM[6'h28][2:0]};
        io_perf_28_value_REG_1 = _RANDOM[6'h28][8:3];
        io_perf_29_value_REG = _RANDOM[6'h28][14:9];
        io_perf_29_value_REG_1 = _RANDOM[6'h28][20:15];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        robIdxHead_flag = 1'h0;
        robIdxHead_value = 8'h0;
        lastCycleMisprediction_last_REG = 1'h0;
        lastCycleCreateSnpt = 1'h0;
        notInSameSnpt_last_REG = 1'h0;
        fpFreeList_io_freeReq_0_last_REG = 1'h0;
        vecFreeList_io_freeReq_0_last_REG = 1'h0;
        v0FreeList_io_freeReq_0_last_REG = 1'h0;
        vlFreeList_io_freeReq_0_last_REG = 1'h0;
        fpFreeList_io_freeReq_1_last_REG = 1'h0;
        vecFreeList_io_freeReq_1_last_REG = 1'h0;
        v0FreeList_io_freeReq_1_last_REG = 1'h0;
        vlFreeList_io_freeReq_1_last_REG = 1'h0;
        fpFreeList_io_freeReq_2_last_REG = 1'h0;
        vecFreeList_io_freeReq_2_last_REG = 1'h0;
        v0FreeList_io_freeReq_2_last_REG = 1'h0;
        vlFreeList_io_freeReq_2_last_REG = 1'h0;
        fpFreeList_io_freeReq_3_last_REG = 1'h0;
        vecFreeList_io_freeReq_3_last_REG = 1'h0;
        v0FreeList_io_freeReq_3_last_REG = 1'h0;
        vlFreeList_io_freeReq_3_last_REG = 1'h0;
        fpFreeList_io_freeReq_4_last_REG = 1'h0;
        vecFreeList_io_freeReq_4_last_REG = 1'h0;
        v0FreeList_io_freeReq_4_last_REG = 1'h0;
        vlFreeList_io_freeReq_4_last_REG = 1'h0;
        fpFreeList_io_freeReq_5_last_REG = 1'h0;
        vecFreeList_io_freeReq_5_last_REG = 1'h0;
        v0FreeList_io_freeReq_5_last_REG = 1'h0;
        vlFreeList_io_freeReq_5_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CompressUnit compressUnit (
    .io_in_0_valid                (io_in_0_valid & ~io_singleStep),
    .io_in_0_bits_exceptionVec_0  (io_in_0_bits_exceptionVec_0),
    .io_in_0_bits_exceptionVec_1  (io_in_0_bits_exceptionVec_1),
    .io_in_0_bits_exceptionVec_2  (io_in_0_bits_exceptionVec_2),
    .io_in_0_bits_exceptionVec_3  (io_in_0_bits_exceptionVec_3),
    .io_in_0_bits_exceptionVec_4  (io_in_0_bits_exceptionVec_4),
    .io_in_0_bits_exceptionVec_5  (io_in_0_bits_exceptionVec_5),
    .io_in_0_bits_exceptionVec_6  (io_in_0_bits_exceptionVec_6),
    .io_in_0_bits_exceptionVec_7  (io_in_0_bits_exceptionVec_7),
    .io_in_0_bits_exceptionVec_8  (io_in_0_bits_exceptionVec_8),
    .io_in_0_bits_exceptionVec_9  (io_in_0_bits_exceptionVec_9),
    .io_in_0_bits_exceptionVec_10 (io_in_0_bits_exceptionVec_10),
    .io_in_0_bits_exceptionVec_11 (io_in_0_bits_exceptionVec_11),
    .io_in_0_bits_exceptionVec_12 (io_in_0_bits_exceptionVec_12),
    .io_in_0_bits_exceptionVec_13 (io_in_0_bits_exceptionVec_13),
    .io_in_0_bits_exceptionVec_14 (io_in_0_bits_exceptionVec_14),
    .io_in_0_bits_exceptionVec_15 (io_in_0_bits_exceptionVec_15),
    .io_in_0_bits_exceptionVec_16 (io_in_0_bits_exceptionVec_16),
    .io_in_0_bits_exceptionVec_17 (io_in_0_bits_exceptionVec_17),
    .io_in_0_bits_exceptionVec_18 (io_in_0_bits_exceptionVec_18),
    .io_in_0_bits_exceptionVec_19 (io_in_0_bits_exceptionVec_19),
    .io_in_0_bits_exceptionVec_20 (io_in_0_bits_exceptionVec_20),
    .io_in_0_bits_exceptionVec_21 (io_in_0_bits_exceptionVec_21),
    .io_in_0_bits_exceptionVec_22 (io_in_0_bits_exceptionVec_22),
    .io_in_0_bits_exceptionVec_23 (io_in_0_bits_exceptionVec_23),
    .io_in_0_bits_trigger         (io_in_0_bits_trigger),
    .io_in_0_bits_canRobCompress  (io_in_0_bits_canRobCompress),
    .io_in_0_bits_lastUop         (io_in_0_bits_lastUop),
    .io_in_0_bits_commitType      (io_in_0_bits_commitType),
    .io_in_1_valid                (io_in_1_valid & ~io_singleStep),
    .io_in_1_bits_exceptionVec_0  (io_in_1_bits_exceptionVec_0),
    .io_in_1_bits_exceptionVec_1  (io_in_1_bits_exceptionVec_1),
    .io_in_1_bits_exceptionVec_2  (io_in_1_bits_exceptionVec_2),
    .io_in_1_bits_exceptionVec_3  (io_in_1_bits_exceptionVec_3),
    .io_in_1_bits_exceptionVec_4  (io_in_1_bits_exceptionVec_4),
    .io_in_1_bits_exceptionVec_5  (io_in_1_bits_exceptionVec_5),
    .io_in_1_bits_exceptionVec_6  (io_in_1_bits_exceptionVec_6),
    .io_in_1_bits_exceptionVec_7  (io_in_1_bits_exceptionVec_7),
    .io_in_1_bits_exceptionVec_8  (io_in_1_bits_exceptionVec_8),
    .io_in_1_bits_exceptionVec_9  (io_in_1_bits_exceptionVec_9),
    .io_in_1_bits_exceptionVec_10 (io_in_1_bits_exceptionVec_10),
    .io_in_1_bits_exceptionVec_11 (io_in_1_bits_exceptionVec_11),
    .io_in_1_bits_exceptionVec_12 (io_in_1_bits_exceptionVec_12),
    .io_in_1_bits_exceptionVec_13 (io_in_1_bits_exceptionVec_13),
    .io_in_1_bits_exceptionVec_14 (io_in_1_bits_exceptionVec_14),
    .io_in_1_bits_exceptionVec_15 (io_in_1_bits_exceptionVec_15),
    .io_in_1_bits_exceptionVec_16 (io_in_1_bits_exceptionVec_16),
    .io_in_1_bits_exceptionVec_17 (io_in_1_bits_exceptionVec_17),
    .io_in_1_bits_exceptionVec_18 (io_in_1_bits_exceptionVec_18),
    .io_in_1_bits_exceptionVec_19 (io_in_1_bits_exceptionVec_19),
    .io_in_1_bits_exceptionVec_20 (io_in_1_bits_exceptionVec_20),
    .io_in_1_bits_exceptionVec_21 (io_in_1_bits_exceptionVec_21),
    .io_in_1_bits_exceptionVec_22 (io_in_1_bits_exceptionVec_22),
    .io_in_1_bits_exceptionVec_23 (io_in_1_bits_exceptionVec_23),
    .io_in_1_bits_trigger         (io_in_1_bits_trigger),
    .io_in_1_bits_canRobCompress  (io_in_1_bits_canRobCompress),
    .io_in_1_bits_lastUop         (io_in_1_bits_lastUop),
    .io_in_1_bits_commitType      (io_in_1_bits_commitType),
    .io_in_2_valid                (io_in_2_valid & ~io_singleStep),
    .io_in_2_bits_exceptionVec_0  (io_in_2_bits_exceptionVec_0),
    .io_in_2_bits_exceptionVec_1  (io_in_2_bits_exceptionVec_1),
    .io_in_2_bits_exceptionVec_2  (io_in_2_bits_exceptionVec_2),
    .io_in_2_bits_exceptionVec_3  (io_in_2_bits_exceptionVec_3),
    .io_in_2_bits_exceptionVec_4  (io_in_2_bits_exceptionVec_4),
    .io_in_2_bits_exceptionVec_5  (io_in_2_bits_exceptionVec_5),
    .io_in_2_bits_exceptionVec_6  (io_in_2_bits_exceptionVec_6),
    .io_in_2_bits_exceptionVec_7  (io_in_2_bits_exceptionVec_7),
    .io_in_2_bits_exceptionVec_8  (io_in_2_bits_exceptionVec_8),
    .io_in_2_bits_exceptionVec_9  (io_in_2_bits_exceptionVec_9),
    .io_in_2_bits_exceptionVec_10 (io_in_2_bits_exceptionVec_10),
    .io_in_2_bits_exceptionVec_11 (io_in_2_bits_exceptionVec_11),
    .io_in_2_bits_exceptionVec_12 (io_in_2_bits_exceptionVec_12),
    .io_in_2_bits_exceptionVec_13 (io_in_2_bits_exceptionVec_13),
    .io_in_2_bits_exceptionVec_14 (io_in_2_bits_exceptionVec_14),
    .io_in_2_bits_exceptionVec_15 (io_in_2_bits_exceptionVec_15),
    .io_in_2_bits_exceptionVec_16 (io_in_2_bits_exceptionVec_16),
    .io_in_2_bits_exceptionVec_17 (io_in_2_bits_exceptionVec_17),
    .io_in_2_bits_exceptionVec_18 (io_in_2_bits_exceptionVec_18),
    .io_in_2_bits_exceptionVec_19 (io_in_2_bits_exceptionVec_19),
    .io_in_2_bits_exceptionVec_20 (io_in_2_bits_exceptionVec_20),
    .io_in_2_bits_exceptionVec_21 (io_in_2_bits_exceptionVec_21),
    .io_in_2_bits_exceptionVec_22 (io_in_2_bits_exceptionVec_22),
    .io_in_2_bits_exceptionVec_23 (io_in_2_bits_exceptionVec_23),
    .io_in_2_bits_trigger         (io_in_2_bits_trigger),
    .io_in_2_bits_canRobCompress  (io_in_2_bits_canRobCompress),
    .io_in_2_bits_lastUop         (io_in_2_bits_lastUop),
    .io_in_2_bits_commitType      (io_in_2_bits_commitType),
    .io_in_3_valid                (io_in_3_valid & ~io_singleStep),
    .io_in_3_bits_exceptionVec_0  (io_in_3_bits_exceptionVec_0),
    .io_in_3_bits_exceptionVec_1  (io_in_3_bits_exceptionVec_1),
    .io_in_3_bits_exceptionVec_2  (io_in_3_bits_exceptionVec_2),
    .io_in_3_bits_exceptionVec_3  (io_in_3_bits_exceptionVec_3),
    .io_in_3_bits_exceptionVec_4  (io_in_3_bits_exceptionVec_4),
    .io_in_3_bits_exceptionVec_5  (io_in_3_bits_exceptionVec_5),
    .io_in_3_bits_exceptionVec_6  (io_in_3_bits_exceptionVec_6),
    .io_in_3_bits_exceptionVec_7  (io_in_3_bits_exceptionVec_7),
    .io_in_3_bits_exceptionVec_8  (io_in_3_bits_exceptionVec_8),
    .io_in_3_bits_exceptionVec_9  (io_in_3_bits_exceptionVec_9),
    .io_in_3_bits_exceptionVec_10 (io_in_3_bits_exceptionVec_10),
    .io_in_3_bits_exceptionVec_11 (io_in_3_bits_exceptionVec_11),
    .io_in_3_bits_exceptionVec_12 (io_in_3_bits_exceptionVec_12),
    .io_in_3_bits_exceptionVec_13 (io_in_3_bits_exceptionVec_13),
    .io_in_3_bits_exceptionVec_14 (io_in_3_bits_exceptionVec_14),
    .io_in_3_bits_exceptionVec_15 (io_in_3_bits_exceptionVec_15),
    .io_in_3_bits_exceptionVec_16 (io_in_3_bits_exceptionVec_16),
    .io_in_3_bits_exceptionVec_17 (io_in_3_bits_exceptionVec_17),
    .io_in_3_bits_exceptionVec_18 (io_in_3_bits_exceptionVec_18),
    .io_in_3_bits_exceptionVec_19 (io_in_3_bits_exceptionVec_19),
    .io_in_3_bits_exceptionVec_20 (io_in_3_bits_exceptionVec_20),
    .io_in_3_bits_exceptionVec_21 (io_in_3_bits_exceptionVec_21),
    .io_in_3_bits_exceptionVec_22 (io_in_3_bits_exceptionVec_22),
    .io_in_3_bits_exceptionVec_23 (io_in_3_bits_exceptionVec_23),
    .io_in_3_bits_trigger         (io_in_3_bits_trigger),
    .io_in_3_bits_canRobCompress  (io_in_3_bits_canRobCompress),
    .io_in_3_bits_lastUop         (io_in_3_bits_lastUop),
    .io_in_3_bits_commitType      (io_in_3_bits_commitType),
    .io_in_4_valid                (io_in_4_valid & ~io_singleStep),
    .io_in_4_bits_exceptionVec_0  (io_in_4_bits_exceptionVec_0),
    .io_in_4_bits_exceptionVec_1  (io_in_4_bits_exceptionVec_1),
    .io_in_4_bits_exceptionVec_2  (io_in_4_bits_exceptionVec_2),
    .io_in_4_bits_exceptionVec_3  (io_in_4_bits_exceptionVec_3),
    .io_in_4_bits_exceptionVec_4  (io_in_4_bits_exceptionVec_4),
    .io_in_4_bits_exceptionVec_5  (io_in_4_bits_exceptionVec_5),
    .io_in_4_bits_exceptionVec_6  (io_in_4_bits_exceptionVec_6),
    .io_in_4_bits_exceptionVec_7  (io_in_4_bits_exceptionVec_7),
    .io_in_4_bits_exceptionVec_8  (io_in_4_bits_exceptionVec_8),
    .io_in_4_bits_exceptionVec_9  (io_in_4_bits_exceptionVec_9),
    .io_in_4_bits_exceptionVec_10 (io_in_4_bits_exceptionVec_10),
    .io_in_4_bits_exceptionVec_11 (io_in_4_bits_exceptionVec_11),
    .io_in_4_bits_exceptionVec_12 (io_in_4_bits_exceptionVec_12),
    .io_in_4_bits_exceptionVec_13 (io_in_4_bits_exceptionVec_13),
    .io_in_4_bits_exceptionVec_14 (io_in_4_bits_exceptionVec_14),
    .io_in_4_bits_exceptionVec_15 (io_in_4_bits_exceptionVec_15),
    .io_in_4_bits_exceptionVec_16 (io_in_4_bits_exceptionVec_16),
    .io_in_4_bits_exceptionVec_17 (io_in_4_bits_exceptionVec_17),
    .io_in_4_bits_exceptionVec_18 (io_in_4_bits_exceptionVec_18),
    .io_in_4_bits_exceptionVec_19 (io_in_4_bits_exceptionVec_19),
    .io_in_4_bits_exceptionVec_20 (io_in_4_bits_exceptionVec_20),
    .io_in_4_bits_exceptionVec_21 (io_in_4_bits_exceptionVec_21),
    .io_in_4_bits_exceptionVec_22 (io_in_4_bits_exceptionVec_22),
    .io_in_4_bits_exceptionVec_23 (io_in_4_bits_exceptionVec_23),
    .io_in_4_bits_trigger         (io_in_4_bits_trigger),
    .io_in_4_bits_canRobCompress  (io_in_4_bits_canRobCompress),
    .io_in_4_bits_lastUop         (io_in_4_bits_lastUop),
    .io_in_4_bits_commitType      (io_in_4_bits_commitType),
    .io_in_5_valid                (io_in_5_valid & ~io_singleStep),
    .io_in_5_bits_exceptionVec_0  (io_in_5_bits_exceptionVec_0),
    .io_in_5_bits_exceptionVec_1  (io_in_5_bits_exceptionVec_1),
    .io_in_5_bits_exceptionVec_2  (io_in_5_bits_exceptionVec_2),
    .io_in_5_bits_exceptionVec_3  (io_in_5_bits_exceptionVec_3),
    .io_in_5_bits_exceptionVec_4  (io_in_5_bits_exceptionVec_4),
    .io_in_5_bits_exceptionVec_5  (io_in_5_bits_exceptionVec_5),
    .io_in_5_bits_exceptionVec_6  (io_in_5_bits_exceptionVec_6),
    .io_in_5_bits_exceptionVec_7  (io_in_5_bits_exceptionVec_7),
    .io_in_5_bits_exceptionVec_8  (io_in_5_bits_exceptionVec_8),
    .io_in_5_bits_exceptionVec_9  (io_in_5_bits_exceptionVec_9),
    .io_in_5_bits_exceptionVec_10 (io_in_5_bits_exceptionVec_10),
    .io_in_5_bits_exceptionVec_11 (io_in_5_bits_exceptionVec_11),
    .io_in_5_bits_exceptionVec_12 (io_in_5_bits_exceptionVec_12),
    .io_in_5_bits_exceptionVec_13 (io_in_5_bits_exceptionVec_13),
    .io_in_5_bits_exceptionVec_14 (io_in_5_bits_exceptionVec_14),
    .io_in_5_bits_exceptionVec_15 (io_in_5_bits_exceptionVec_15),
    .io_in_5_bits_exceptionVec_16 (io_in_5_bits_exceptionVec_16),
    .io_in_5_bits_exceptionVec_17 (io_in_5_bits_exceptionVec_17),
    .io_in_5_bits_exceptionVec_18 (io_in_5_bits_exceptionVec_18),
    .io_in_5_bits_exceptionVec_19 (io_in_5_bits_exceptionVec_19),
    .io_in_5_bits_exceptionVec_20 (io_in_5_bits_exceptionVec_20),
    .io_in_5_bits_exceptionVec_21 (io_in_5_bits_exceptionVec_21),
    .io_in_5_bits_exceptionVec_22 (io_in_5_bits_exceptionVec_22),
    .io_in_5_bits_exceptionVec_23 (io_in_5_bits_exceptionVec_23),
    .io_in_5_bits_trigger         (io_in_5_bits_trigger),
    .io_in_5_bits_canRobCompress  (io_in_5_bits_canRobCompress),
    .io_in_5_bits_lastUop         (io_in_5_bits_lastUop),
    .io_in_5_bits_commitType      (io_in_5_bits_commitType),
    .io_out_needRobFlags_0        (_compressUnit_io_out_needRobFlags_0),
    .io_out_needRobFlags_1        (_compressUnit_io_out_needRobFlags_1),
    .io_out_needRobFlags_2        (_compressUnit_io_out_needRobFlags_2),
    .io_out_needRobFlags_3        (_compressUnit_io_out_needRobFlags_3),
    .io_out_needRobFlags_4        (_compressUnit_io_out_needRobFlags_4),
    .io_out_needRobFlags_5        (_compressUnit_io_out_needRobFlags_5),
    .io_out_instrSizes_0          (_compressUnit_io_out_instrSizes_0),
    .io_out_instrSizes_1          (_compressUnit_io_out_instrSizes_1),
    .io_out_instrSizes_2          (_compressUnit_io_out_instrSizes_2),
    .io_out_instrSizes_3          (_compressUnit_io_out_instrSizes_3),
    .io_out_instrSizes_4          (_compressUnit_io_out_instrSizes_4),
    .io_out_instrSizes_5          (_compressUnit_io_out_instrSizes_5),
    .io_out_masks_0               (_compressUnit_io_out_masks_0),
    .io_out_masks_1               (_compressUnit_io_out_masks_1),
    .io_out_masks_2               (_compressUnit_io_out_masks_2),
    .io_out_masks_3               (_compressUnit_io_out_masks_3),
    .io_out_masks_4               (_compressUnit_io_out_masks_4),
    .io_out_masks_5               (_compressUnit_io_out_masks_5),
    .io_out_canCompressVec_0      (_compressUnit_io_out_canCompressVec_0),
    .io_out_canCompressVec_1      (_compressUnit_io_out_canCompressVec_1),
    .io_out_canCompressVec_2      (_compressUnit_io_out_canCompressVec_2),
    .io_out_canCompressVec_3      (_compressUnit_io_out_canCompressVec_3),
    .io_out_canCompressVec_4      (_compressUnit_io_out_canCompressVec_4),
    .io_out_canCompressVec_5      (_compressUnit_io_out_canCompressVec_5)
  );
  MEFreeList intFreeList (
    .clock                   (clock),
    .reset                   (reset),
    .io_redirect             (io_redirect_valid),
    .io_walk                 (io_rabCommits_isWalk),
    .io_allocateReq_0        (needIntDest_0 & ~isMove_0),
    .io_allocateReq_1        (needIntDest_1 & ~isMove_1),
    .io_allocateReq_2        (needIntDest_2 & ~isMove_2),
    .io_allocateReq_3        (needIntDest_3 & ~isMove_3),
    .io_allocateReq_4        (needIntDest_4 & ~isMove_4),
    .io_allocateReq_5        (needIntDest_5 & ~isMove_5),
    .io_walkReq_0
      (io_rabCommits_walkValid_0 & io_rabCommits_info_0_rfWen
       & ~io_rabCommits_info_0_isMove),
    .io_walkReq_1
      (io_rabCommits_walkValid_1 & io_rabCommits_info_1_rfWen
       & ~io_rabCommits_info_1_isMove),
    .io_walkReq_2
      (io_rabCommits_walkValid_2 & io_rabCommits_info_2_rfWen
       & ~io_rabCommits_info_2_isMove),
    .io_walkReq_3
      (io_rabCommits_walkValid_3 & io_rabCommits_info_3_rfWen
       & ~io_rabCommits_info_3_isMove),
    .io_walkReq_4
      (io_rabCommits_walkValid_4 & io_rabCommits_info_4_rfWen
       & ~io_rabCommits_info_4_isMove),
    .io_walkReq_5
      (io_rabCommits_walkValid_5 & io_rabCommits_info_5_rfWen
       & ~io_rabCommits_info_5_isMove),
    .io_allocatePhyReg_0     (_intFreeList_io_allocatePhyReg_0),
    .io_allocatePhyReg_1     (_intFreeList_io_allocatePhyReg_1),
    .io_allocatePhyReg_2     (_intFreeList_io_allocatePhyReg_2),
    .io_allocatePhyReg_3     (_intFreeList_io_allocatePhyReg_3),
    .io_allocatePhyReg_4     (_intFreeList_io_allocatePhyReg_4),
    .io_allocatePhyReg_5     (_intFreeList_io_allocatePhyReg_5),
    .io_canAllocate          (_intFreeList_io_canAllocate),
    .io_doAllocate           (_intFreeList_io_doAllocate_T_4),
    .io_freeReq_0            (io_int_need_free_0),
    .io_freeReq_1            (io_int_need_free_1),
    .io_freeReq_2            (io_int_need_free_2),
    .io_freeReq_3            (io_int_need_free_3),
    .io_freeReq_4            (io_int_need_free_4),
    .io_freeReq_5            (io_int_need_free_5),
    .io_freePhyReg_0         (intFreeList_io_freePhyReg_0_REG),
    .io_freePhyReg_1         (intFreeList_io_freePhyReg_1_REG),
    .io_freePhyReg_2         (intFreeList_io_freePhyReg_2_REG),
    .io_freePhyReg_3         (intFreeList_io_freePhyReg_3_REG),
    .io_freePhyReg_4         (intFreeList_io_freePhyReg_4_REG),
    .io_freePhyReg_5         (intFreeList_io_freePhyReg_5_REG),
    .io_commit_isCommit      (io_rabCommits_isCommit),
    .io_commit_commitValid_0 (io_rabCommits_commitValid_0),
    .io_commit_commitValid_1 (io_rabCommits_commitValid_1),
    .io_commit_commitValid_2 (io_rabCommits_commitValid_2),
    .io_commit_commitValid_3 (io_rabCommits_commitValid_3),
    .io_commit_commitValid_4 (io_rabCommits_commitValid_4),
    .io_commit_commitValid_5 (io_rabCommits_commitValid_5),
    .io_commit_info_0_rfWen  (io_rabCommits_info_0_rfWen),
    .io_commit_info_0_isMove (io_rabCommits_info_0_isMove),
    .io_commit_info_1_rfWen  (io_rabCommits_info_1_rfWen),
    .io_commit_info_1_isMove (io_rabCommits_info_1_isMove),
    .io_commit_info_2_rfWen  (io_rabCommits_info_2_rfWen),
    .io_commit_info_2_isMove (io_rabCommits_info_2_isMove),
    .io_commit_info_3_rfWen  (io_rabCommits_info_3_rfWen),
    .io_commit_info_3_isMove (io_rabCommits_info_3_isMove),
    .io_commit_info_4_rfWen  (io_rabCommits_info_4_rfWen),
    .io_commit_info_4_isMove (io_rabCommits_info_4_isMove),
    .io_commit_info_5_rfWen  (io_rabCommits_info_5_rfWen),
    .io_commit_info_5_isMove (io_rabCommits_info_5_isMove),
    .io_snpt_snptEnq         (|_genSnapshot_T_12),
    .io_snpt_snptDeq         (io_snpt_snptDeq),
    .io_snpt_useSnpt         (io_snpt_useSnpt),
    .io_snpt_snptSelect      (io_snpt_snptSelect),
    .io_snpt_flushVec_0      (io_snpt_flushVec_0),
    .io_snpt_flushVec_1      (io_snpt_flushVec_1),
    .io_snpt_flushVec_2      (io_snpt_flushVec_2),
    .io_snpt_flushVec_3      (io_snpt_flushVec_3),
    .io_perf_0_value         (_intFreeList_io_perf_0_value),
    .io_perf_1_value         (_intFreeList_io_perf_1_value),
    .io_perf_2_value         (_intFreeList_io_perf_2_value),
    .io_perf_3_value         (_intFreeList_io_perf_3_value)
  );
  StdFreeList fpFreeList (
    .clock                   (clock),
    .reset                   (reset),
    .io_redirect             (io_redirect_valid),
    .io_walk                 (io_rabCommits_isWalk),
    .io_allocateReq_0        (needFpDest_0),
    .io_allocateReq_1        (needFpDest_1),
    .io_allocateReq_2        (needFpDest_2),
    .io_allocateReq_3        (needFpDest_3),
    .io_allocateReq_4        (needFpDest_4),
    .io_allocateReq_5        (needFpDest_5),
    .io_walkReq_0            (io_rabCommits_walkValid_0 & io_rabCommits_info_0_fpWen),
    .io_walkReq_1            (io_rabCommits_walkValid_1 & io_rabCommits_info_1_fpWen),
    .io_walkReq_2            (io_rabCommits_walkValid_2 & io_rabCommits_info_2_fpWen),
    .io_walkReq_3            (io_rabCommits_walkValid_3 & io_rabCommits_info_3_fpWen),
    .io_walkReq_4            (io_rabCommits_walkValid_4 & io_rabCommits_info_4_fpWen),
    .io_walkReq_5            (io_rabCommits_walkValid_5 & io_rabCommits_info_5_fpWen),
    .io_allocatePhyReg_0     (_fpFreeList_io_allocatePhyReg_0),
    .io_allocatePhyReg_1     (_fpFreeList_io_allocatePhyReg_1),
    .io_allocatePhyReg_2     (_fpFreeList_io_allocatePhyReg_2),
    .io_allocatePhyReg_3     (_fpFreeList_io_allocatePhyReg_3),
    .io_allocatePhyReg_4     (_fpFreeList_io_allocatePhyReg_4),
    .io_allocatePhyReg_5     (_fpFreeList_io_allocatePhyReg_5),
    .io_canAllocate          (_fpFreeList_io_canAllocate),
    .io_doAllocate           (_fpFreeList_io_doAllocate_T_4),
    .io_freeReq_0            (fpFreeList_io_freeReq_0_last_REG),
    .io_freeReq_1            (fpFreeList_io_freeReq_1_last_REG),
    .io_freeReq_2            (fpFreeList_io_freeReq_2_last_REG),
    .io_freeReq_3            (fpFreeList_io_freeReq_3_last_REG),
    .io_freeReq_4            (fpFreeList_io_freeReq_4_last_REG),
    .io_freeReq_5            (fpFreeList_io_freeReq_5_last_REG),
    .io_freePhyReg_0         (io_fp_old_pdest_0),
    .io_freePhyReg_1         (io_fp_old_pdest_1),
    .io_freePhyReg_2         (io_fp_old_pdest_2),
    .io_freePhyReg_3         (io_fp_old_pdest_3),
    .io_freePhyReg_4         (io_fp_old_pdest_4),
    .io_freePhyReg_5         (io_fp_old_pdest_5),
    .io_commit_isCommit      (io_rabCommits_isCommit),
    .io_commit_commitValid_0 (io_rabCommits_commitValid_0),
    .io_commit_commitValid_1 (io_rabCommits_commitValid_1),
    .io_commit_commitValid_2 (io_rabCommits_commitValid_2),
    .io_commit_commitValid_3 (io_rabCommits_commitValid_3),
    .io_commit_commitValid_4 (io_rabCommits_commitValid_4),
    .io_commit_commitValid_5 (io_rabCommits_commitValid_5),
    .io_commit_info_0_fpWen  (io_rabCommits_info_0_fpWen),
    .io_commit_info_1_fpWen  (io_rabCommits_info_1_fpWen),
    .io_commit_info_2_fpWen  (io_rabCommits_info_2_fpWen),
    .io_commit_info_3_fpWen  (io_rabCommits_info_3_fpWen),
    .io_commit_info_4_fpWen  (io_rabCommits_info_4_fpWen),
    .io_commit_info_5_fpWen  (io_rabCommits_info_5_fpWen),
    .io_snpt_snptEnq         (|_genSnapshot_T_12),
    .io_snpt_snptDeq         (io_snpt_snptDeq),
    .io_snpt_useSnpt         (io_snpt_useSnpt),
    .io_snpt_snptSelect      (io_snpt_snptSelect),
    .io_snpt_flushVec_0      (io_snpt_flushVec_0),
    .io_snpt_flushVec_1      (io_snpt_flushVec_1),
    .io_snpt_flushVec_2      (io_snpt_flushVec_2),
    .io_snpt_flushVec_3      (io_snpt_flushVec_3),
    .io_perf_0_value         (_fpFreeList_io_perf_0_value),
    .io_perf_1_value         (_fpFreeList_io_perf_1_value),
    .io_perf_2_value         (_fpFreeList_io_perf_2_value),
    .io_perf_3_value         (_fpFreeList_io_perf_3_value)
  );
  StdFreeList_1 vecFreeList (
    .clock                   (clock),
    .reset                   (reset),
    .io_redirect             (io_redirect_valid),
    .io_walk                 (io_rabCommits_isWalk),
    .io_allocateReq_0        (needVecDest_0),
    .io_allocateReq_1        (needVecDest_1),
    .io_allocateReq_2        (needVecDest_2),
    .io_allocateReq_3        (needVecDest_3),
    .io_allocateReq_4        (needVecDest_4),
    .io_allocateReq_5        (needVecDest_5),
    .io_walkReq_0            (io_rabCommits_walkValid_0 & io_rabCommits_info_0_vecWen),
    .io_walkReq_1            (io_rabCommits_walkValid_1 & io_rabCommits_info_1_vecWen),
    .io_walkReq_2            (io_rabCommits_walkValid_2 & io_rabCommits_info_2_vecWen),
    .io_walkReq_3            (io_rabCommits_walkValid_3 & io_rabCommits_info_3_vecWen),
    .io_walkReq_4            (io_rabCommits_walkValid_4 & io_rabCommits_info_4_vecWen),
    .io_walkReq_5            (io_rabCommits_walkValid_5 & io_rabCommits_info_5_vecWen),
    .io_allocatePhyReg_0     (_vecFreeList_io_allocatePhyReg_0),
    .io_allocatePhyReg_1     (_vecFreeList_io_allocatePhyReg_1),
    .io_allocatePhyReg_2     (_vecFreeList_io_allocatePhyReg_2),
    .io_allocatePhyReg_3     (_vecFreeList_io_allocatePhyReg_3),
    .io_allocatePhyReg_4     (_vecFreeList_io_allocatePhyReg_4),
    .io_allocatePhyReg_5     (_vecFreeList_io_allocatePhyReg_5),
    .io_canAllocate          (_vecFreeList_io_canAllocate),
    .io_doAllocate           (_vecFreeList_io_doAllocate_T_4),
    .io_freeReq_0            (vecFreeList_io_freeReq_0_last_REG),
    .io_freeReq_1            (vecFreeList_io_freeReq_1_last_REG),
    .io_freeReq_2            (vecFreeList_io_freeReq_2_last_REG),
    .io_freeReq_3            (vecFreeList_io_freeReq_3_last_REG),
    .io_freeReq_4            (vecFreeList_io_freeReq_4_last_REG),
    .io_freeReq_5            (vecFreeList_io_freeReq_5_last_REG),
    .io_freePhyReg_0         (io_vec_old_pdest_0),
    .io_freePhyReg_1         (io_vec_old_pdest_1),
    .io_freePhyReg_2         (io_vec_old_pdest_2),
    .io_freePhyReg_3         (io_vec_old_pdest_3),
    .io_freePhyReg_4         (io_vec_old_pdest_4),
    .io_freePhyReg_5         (io_vec_old_pdest_5),
    .io_commit_isCommit      (io_rabCommits_isCommit),
    .io_commit_commitValid_0 (io_rabCommits_commitValid_0),
    .io_commit_commitValid_1 (io_rabCommits_commitValid_1),
    .io_commit_commitValid_2 (io_rabCommits_commitValid_2),
    .io_commit_commitValid_3 (io_rabCommits_commitValid_3),
    .io_commit_commitValid_4 (io_rabCommits_commitValid_4),
    .io_commit_commitValid_5 (io_rabCommits_commitValid_5),
    .io_commit_info_0_vecWen (io_rabCommits_info_0_vecWen),
    .io_commit_info_1_vecWen (io_rabCommits_info_1_vecWen),
    .io_commit_info_2_vecWen (io_rabCommits_info_2_vecWen),
    .io_commit_info_3_vecWen (io_rabCommits_info_3_vecWen),
    .io_commit_info_4_vecWen (io_rabCommits_info_4_vecWen),
    .io_commit_info_5_vecWen (io_rabCommits_info_5_vecWen),
    .io_snpt_snptEnq         (|_genSnapshot_T_12),
    .io_snpt_snptDeq         (io_snpt_snptDeq),
    .io_snpt_useSnpt         (io_snpt_useSnpt),
    .io_snpt_snptSelect      (io_snpt_snptSelect),
    .io_snpt_flushVec_0      (io_snpt_flushVec_0),
    .io_snpt_flushVec_1      (io_snpt_flushVec_1),
    .io_snpt_flushVec_2      (io_snpt_flushVec_2),
    .io_snpt_flushVec_3      (io_snpt_flushVec_3),
    .io_perf_0_value         (_vecFreeList_io_perf_0_value),
    .io_perf_1_value         (_vecFreeList_io_perf_1_value),
    .io_perf_2_value         (_vecFreeList_io_perf_2_value),
    .io_perf_3_value         (_vecFreeList_io_perf_3_value)
  );
  StdFreeList_2 v0FreeList (
    .clock                   (clock),
    .reset                   (reset),
    .io_redirect             (io_redirect_valid),
    .io_walk                 (io_rabCommits_isWalk),
    .io_allocateReq_0        (needV0Dest_0),
    .io_allocateReq_1        (needV0Dest_1),
    .io_allocateReq_2        (needV0Dest_2),
    .io_allocateReq_3        (needV0Dest_3),
    .io_allocateReq_4        (needV0Dest_4),
    .io_allocateReq_5        (needV0Dest_5),
    .io_walkReq_0            (io_rabCommits_walkValid_0 & io_rabCommits_info_0_v0Wen),
    .io_walkReq_1            (io_rabCommits_walkValid_1 & io_rabCommits_info_1_v0Wen),
    .io_walkReq_2            (io_rabCommits_walkValid_2 & io_rabCommits_info_2_v0Wen),
    .io_walkReq_3            (io_rabCommits_walkValid_3 & io_rabCommits_info_3_v0Wen),
    .io_walkReq_4            (io_rabCommits_walkValid_4 & io_rabCommits_info_4_v0Wen),
    .io_walkReq_5            (io_rabCommits_walkValid_5 & io_rabCommits_info_5_v0Wen),
    .io_allocatePhyReg_0     (_v0FreeList_io_allocatePhyReg_0),
    .io_allocatePhyReg_1     (_v0FreeList_io_allocatePhyReg_1),
    .io_allocatePhyReg_2     (_v0FreeList_io_allocatePhyReg_2),
    .io_allocatePhyReg_3     (_v0FreeList_io_allocatePhyReg_3),
    .io_allocatePhyReg_4     (_v0FreeList_io_allocatePhyReg_4),
    .io_allocatePhyReg_5     (_v0FreeList_io_allocatePhyReg_5),
    .io_canAllocate          (_v0FreeList_io_canAllocate),
    .io_doAllocate           (_v0FreeList_io_doAllocate_T_4),
    .io_freeReq_0            (v0FreeList_io_freeReq_0_last_REG),
    .io_freeReq_1            (v0FreeList_io_freeReq_1_last_REG),
    .io_freeReq_2            (v0FreeList_io_freeReq_2_last_REG),
    .io_freeReq_3            (v0FreeList_io_freeReq_3_last_REG),
    .io_freeReq_4            (v0FreeList_io_freeReq_4_last_REG),
    .io_freeReq_5            (v0FreeList_io_freeReq_5_last_REG),
    .io_freePhyReg_0         (io_v0_old_pdest_0),
    .io_freePhyReg_1         (io_v0_old_pdest_1),
    .io_freePhyReg_2         (io_v0_old_pdest_2),
    .io_freePhyReg_3         (io_v0_old_pdest_3),
    .io_freePhyReg_4         (io_v0_old_pdest_4),
    .io_freePhyReg_5         (io_v0_old_pdest_5),
    .io_commit_isCommit      (io_rabCommits_isCommit),
    .io_commit_commitValid_0 (io_rabCommits_commitValid_0),
    .io_commit_commitValid_1 (io_rabCommits_commitValid_1),
    .io_commit_commitValid_2 (io_rabCommits_commitValid_2),
    .io_commit_commitValid_3 (io_rabCommits_commitValid_3),
    .io_commit_commitValid_4 (io_rabCommits_commitValid_4),
    .io_commit_commitValid_5 (io_rabCommits_commitValid_5),
    .io_commit_info_0_v0Wen  (io_rabCommits_info_0_v0Wen),
    .io_commit_info_1_v0Wen  (io_rabCommits_info_1_v0Wen),
    .io_commit_info_2_v0Wen  (io_rabCommits_info_2_v0Wen),
    .io_commit_info_3_v0Wen  (io_rabCommits_info_3_v0Wen),
    .io_commit_info_4_v0Wen  (io_rabCommits_info_4_v0Wen),
    .io_commit_info_5_v0Wen  (io_rabCommits_info_5_v0Wen),
    .io_snpt_snptEnq         (|_genSnapshot_T_12),
    .io_snpt_snptDeq         (io_snpt_snptDeq),
    .io_snpt_useSnpt         (io_snpt_useSnpt),
    .io_snpt_snptSelect      (io_snpt_snptSelect),
    .io_snpt_flushVec_0      (io_snpt_flushVec_0),
    .io_snpt_flushVec_1      (io_snpt_flushVec_1),
    .io_snpt_flushVec_2      (io_snpt_flushVec_2),
    .io_snpt_flushVec_3      (io_snpt_flushVec_3),
    .io_perf_0_value         (_v0FreeList_io_perf_0_value),
    .io_perf_1_value         (_v0FreeList_io_perf_1_value),
    .io_perf_2_value         (_v0FreeList_io_perf_2_value),
    .io_perf_3_value         (_v0FreeList_io_perf_3_value)
  );
  StdFreeList_3 vlFreeList (
    .clock                   (clock),
    .reset                   (reset),
    .io_redirect             (io_redirect_valid),
    .io_walk                 (io_rabCommits_isWalk),
    .io_allocateReq_0        (needVlDest_0),
    .io_allocateReq_1        (needVlDest_1),
    .io_allocateReq_2        (needVlDest_2),
    .io_allocateReq_3        (needVlDest_3),
    .io_allocateReq_4        (needVlDest_4),
    .io_allocateReq_5        (needVlDest_5),
    .io_walkReq_0            (io_rabCommits_walkValid_0 & io_rabCommits_info_0_vlWen),
    .io_walkReq_1            (io_rabCommits_walkValid_1 & io_rabCommits_info_1_vlWen),
    .io_walkReq_2            (io_rabCommits_walkValid_2 & io_rabCommits_info_2_vlWen),
    .io_walkReq_3            (io_rabCommits_walkValid_3 & io_rabCommits_info_3_vlWen),
    .io_walkReq_4            (io_rabCommits_walkValid_4 & io_rabCommits_info_4_vlWen),
    .io_walkReq_5            (io_rabCommits_walkValid_5 & io_rabCommits_info_5_vlWen),
    .io_allocatePhyReg_0     (_vlFreeList_io_allocatePhyReg_0),
    .io_allocatePhyReg_1     (_vlFreeList_io_allocatePhyReg_1),
    .io_allocatePhyReg_2     (_vlFreeList_io_allocatePhyReg_2),
    .io_allocatePhyReg_3     (_vlFreeList_io_allocatePhyReg_3),
    .io_allocatePhyReg_4     (_vlFreeList_io_allocatePhyReg_4),
    .io_allocatePhyReg_5     (_vlFreeList_io_allocatePhyReg_5),
    .io_canAllocate          (_vlFreeList_io_canAllocate),
    .io_doAllocate           (_vlFreeList_io_doAllocate_T_4),
    .io_freeReq_0            (vlFreeList_io_freeReq_0_last_REG),
    .io_freeReq_1            (vlFreeList_io_freeReq_1_last_REG),
    .io_freeReq_2            (vlFreeList_io_freeReq_2_last_REG),
    .io_freeReq_3            (vlFreeList_io_freeReq_3_last_REG),
    .io_freeReq_4            (vlFreeList_io_freeReq_4_last_REG),
    .io_freeReq_5            (vlFreeList_io_freeReq_5_last_REG),
    .io_freePhyReg_0         (io_vl_old_pdest_0),
    .io_freePhyReg_1         (io_vl_old_pdest_1),
    .io_freePhyReg_2         (io_vl_old_pdest_2),
    .io_freePhyReg_3         (io_vl_old_pdest_3),
    .io_freePhyReg_4         (io_vl_old_pdest_4),
    .io_freePhyReg_5         (io_vl_old_pdest_5),
    .io_commit_isCommit      (io_rabCommits_isCommit),
    .io_commit_commitValid_0 (io_rabCommits_commitValid_0),
    .io_commit_commitValid_1 (io_rabCommits_commitValid_1),
    .io_commit_commitValid_2 (io_rabCommits_commitValid_2),
    .io_commit_commitValid_3 (io_rabCommits_commitValid_3),
    .io_commit_commitValid_4 (io_rabCommits_commitValid_4),
    .io_commit_commitValid_5 (io_rabCommits_commitValid_5),
    .io_commit_info_0_vlWen  (io_rabCommits_info_0_vlWen),
    .io_commit_info_1_vlWen  (io_rabCommits_info_1_vlWen),
    .io_commit_info_2_vlWen  (io_rabCommits_info_2_vlWen),
    .io_commit_info_3_vlWen  (io_rabCommits_info_3_vlWen),
    .io_commit_info_4_vlWen  (io_rabCommits_info_4_vlWen),
    .io_commit_info_5_vlWen  (io_rabCommits_info_5_vlWen),
    .io_snpt_snptEnq         (|_genSnapshot_T_12),
    .io_snpt_snptDeq         (io_snpt_snptDeq),
    .io_snpt_useSnpt         (io_snpt_useSnpt),
    .io_snpt_snptSelect      (io_snpt_snptSelect),
    .io_snpt_flushVec_0      (io_snpt_flushVec_0),
    .io_snpt_flushVec_1      (io_snpt_flushVec_1),
    .io_snpt_flushVec_2      (io_snpt_flushVec_2),
    .io_snpt_flushVec_3      (io_snpt_flushVec_3),
    .io_perf_0_value         (_vlFreeList_io_perf_0_value),
    .io_perf_1_value         (_vlFreeList_io_perf_1_value),
    .io_perf_2_value         (_vlFreeList_io_perf_2_value),
    .io_perf_3_value         (_vlFreeList_io_perf_3_value)
  );
  assign io_in_0_ready = io_in_0_ready_0;
  assign io_in_1_ready = io_in_1_ready_0;
  assign io_in_2_ready = io_in_2_ready_0;
  assign io_in_3_ready = io_in_3_ready_0;
  assign io_in_4_ready = io_in_4_ready_0;
  assign io_in_5_ready = io_in_5_ready_0;
  assign io_intRenamePorts_0_wen =
    needIntDest_0 & _intFreeList_io_canAllocate & _intFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_intRenamePorts_0_addr = io_in_0_bits_ldest[4:0];
  assign io_intRenamePorts_0_data = io_out_0_bits_pdest_0;
  assign io_intRenamePorts_1_wen =
    needIntDest_1 & _intFreeList_io_canAllocate & _intFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_intRenamePorts_1_addr = io_in_1_bits_ldest[4:0];
  assign io_intRenamePorts_1_data = io_out_1_bits_pdest_0;
  assign io_intRenamePorts_2_wen =
    needIntDest_2 & _intFreeList_io_canAllocate & _intFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_intRenamePorts_2_addr = io_in_2_bits_ldest[4:0];
  assign io_intRenamePorts_2_data = io_out_2_bits_pdest_0;
  assign io_intRenamePorts_3_wen =
    needIntDest_3 & _intFreeList_io_canAllocate & _intFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_intRenamePorts_3_addr = io_in_3_bits_ldest[4:0];
  assign io_intRenamePorts_3_data = io_out_3_bits_pdest_0;
  assign io_intRenamePorts_4_wen =
    needIntDest_4 & _intFreeList_io_canAllocate & _intFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_intRenamePorts_4_addr = io_in_4_bits_ldest[4:0];
  assign io_intRenamePorts_4_data = io_out_4_bits_pdest_0;
  assign io_intRenamePorts_5_wen =
    needIntDest_5 & _intFreeList_io_canAllocate & _intFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_intRenamePorts_5_addr = io_in_5_bits_ldest[4:0];
  assign io_intRenamePorts_5_data = io_out_5_bits_pdest_0;
  assign io_fpRenamePorts_0_wen =
    needFpDest_0 & _fpFreeList_io_canAllocate & _fpFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_fpRenamePorts_0_addr = io_in_0_bits_ldest;
  assign io_fpRenamePorts_0_data = _fpFreeList_io_allocatePhyReg_0;
  assign io_fpRenamePorts_1_wen =
    needFpDest_1 & _fpFreeList_io_canAllocate & _fpFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_fpRenamePorts_1_addr = io_in_1_bits_ldest;
  assign io_fpRenamePorts_1_data = _fpFreeList_io_allocatePhyReg_1;
  assign io_fpRenamePorts_2_wen =
    needFpDest_2 & _fpFreeList_io_canAllocate & _fpFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_fpRenamePorts_2_addr = io_in_2_bits_ldest;
  assign io_fpRenamePorts_2_data = _fpFreeList_io_allocatePhyReg_2;
  assign io_fpRenamePorts_3_wen =
    needFpDest_3 & _fpFreeList_io_canAllocate & _fpFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_fpRenamePorts_3_addr = io_in_3_bits_ldest;
  assign io_fpRenamePorts_3_data = _fpFreeList_io_allocatePhyReg_3;
  assign io_fpRenamePorts_4_wen =
    needFpDest_4 & _fpFreeList_io_canAllocate & _fpFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_fpRenamePorts_4_addr = io_in_4_bits_ldest;
  assign io_fpRenamePorts_4_data = _fpFreeList_io_allocatePhyReg_4;
  assign io_fpRenamePorts_5_wen =
    needFpDest_5 & _fpFreeList_io_canAllocate & _fpFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_fpRenamePorts_5_addr = io_in_5_bits_ldest;
  assign io_fpRenamePorts_5_data = _fpFreeList_io_allocatePhyReg_5;
  assign io_vecRenamePorts_0_wen =
    needVecDest_0 & _vecFreeList_io_canAllocate & _vecFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_vecRenamePorts_0_addr = io_in_0_bits_ldest;
  assign io_vecRenamePorts_0_data = _vecFreeList_io_allocatePhyReg_0;
  assign io_vecRenamePorts_1_wen =
    needVecDest_1 & _vecFreeList_io_canAllocate & _vecFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_vecRenamePorts_1_addr = io_in_1_bits_ldest;
  assign io_vecRenamePorts_1_data = _vecFreeList_io_allocatePhyReg_1;
  assign io_vecRenamePorts_2_wen =
    needVecDest_2 & _vecFreeList_io_canAllocate & _vecFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_vecRenamePorts_2_addr = io_in_2_bits_ldest;
  assign io_vecRenamePorts_2_data = _vecFreeList_io_allocatePhyReg_2;
  assign io_vecRenamePorts_3_wen =
    needVecDest_3 & _vecFreeList_io_canAllocate & _vecFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_vecRenamePorts_3_addr = io_in_3_bits_ldest;
  assign io_vecRenamePorts_3_data = _vecFreeList_io_allocatePhyReg_3;
  assign io_vecRenamePorts_4_wen =
    needVecDest_4 & _vecFreeList_io_canAllocate & _vecFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_vecRenamePorts_4_addr = io_in_4_bits_ldest;
  assign io_vecRenamePorts_4_data = _vecFreeList_io_allocatePhyReg_4;
  assign io_vecRenamePorts_5_wen =
    needVecDest_5 & _vecFreeList_io_canAllocate & _vecFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_vecRenamePorts_5_addr = io_in_5_bits_ldest;
  assign io_vecRenamePorts_5_data = _vecFreeList_io_allocatePhyReg_5;
  assign io_v0RenamePorts_0_wen =
    needV0Dest_0 & _v0FreeList_io_canAllocate & _v0FreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_v0RenamePorts_0_data = _v0FreeList_io_allocatePhyReg_0;
  assign io_v0RenamePorts_1_wen =
    needV0Dest_1 & _v0FreeList_io_canAllocate & _v0FreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_v0RenamePorts_1_data = _v0FreeList_io_allocatePhyReg_1;
  assign io_v0RenamePorts_2_wen =
    needV0Dest_2 & _v0FreeList_io_canAllocate & _v0FreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_v0RenamePorts_2_data = _v0FreeList_io_allocatePhyReg_2;
  assign io_v0RenamePorts_3_wen =
    needV0Dest_3 & _v0FreeList_io_canAllocate & _v0FreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_v0RenamePorts_3_data = _v0FreeList_io_allocatePhyReg_3;
  assign io_v0RenamePorts_4_wen =
    needV0Dest_4 & _v0FreeList_io_canAllocate & _v0FreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_v0RenamePorts_4_data = _v0FreeList_io_allocatePhyReg_4;
  assign io_v0RenamePorts_5_wen =
    needV0Dest_5 & _v0FreeList_io_canAllocate & _v0FreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_v0RenamePorts_5_data = _v0FreeList_io_allocatePhyReg_5;
  assign io_vlRenamePorts_0_wen =
    needVlDest_0 & _vlFreeList_io_canAllocate & _vlFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_vlRenamePorts_0_data = _vlFreeList_io_allocatePhyReg_0;
  assign io_vlRenamePorts_1_wen =
    needVlDest_1 & _vlFreeList_io_canAllocate & _vlFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_vlRenamePorts_1_data = _vlFreeList_io_allocatePhyReg_1;
  assign io_vlRenamePorts_2_wen =
    needVlDest_2 & _vlFreeList_io_canAllocate & _vlFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_vlRenamePorts_2_data = _vlFreeList_io_allocatePhyReg_2;
  assign io_vlRenamePorts_3_wen =
    needVlDest_3 & _vlFreeList_io_canAllocate & _vlFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_vlRenamePorts_3_data = _vlFreeList_io_allocatePhyReg_3;
  assign io_vlRenamePorts_4_wen =
    needVlDest_4 & _vlFreeList_io_canAllocate & _vlFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_vlRenamePorts_4_data = _vlFreeList_io_allocatePhyReg_4;
  assign io_vlRenamePorts_5_wen =
    needVlDest_5 & _vlFreeList_io_canAllocate & _vlFreeList_io_doAllocate_T_4
    & ~io_rabCommits_isWalk & ~io_redirect_valid;
  assign io_vlRenamePorts_5_data = _vlFreeList_io_allocatePhyReg_5;
  assign io_out_0_valid = io_out_0_valid_0;
  assign io_out_0_bits_exceptionVec_0 = io_in_0_bits_exceptionVec_0;
  assign io_out_0_bits_exceptionVec_1 = io_in_0_bits_exceptionVec_1;
  assign io_out_0_bits_exceptionVec_2 = io_in_0_bits_exceptionVec_2;
  assign io_out_0_bits_exceptionVec_3 = io_in_0_bits_exceptionVec_3;
  assign io_out_0_bits_exceptionVec_12 = io_in_0_bits_exceptionVec_12;
  assign io_out_0_bits_exceptionVec_20 = io_in_0_bits_exceptionVec_20;
  assign io_out_0_bits_exceptionVec_22 = io_in_0_bits_exceptionVec_22;
  assign io_out_0_bits_isFetchMalAddr = io_in_0_bits_isFetchMalAddr;
  assign io_out_0_bits_hasException = (|_GEN_24) | io_in_0_bits_trigger == 4'h1;
  assign io_out_0_bits_trigger = io_in_0_bits_trigger;
  assign io_out_0_bits_preDecodeInfo_isRVC = io_in_0_bits_preDecodeInfo_isRVC;
  assign io_out_0_bits_pred_taken = io_in_0_bits_pred_taken;
  assign io_out_0_bits_crossPageIPFFix = io_in_0_bits_crossPageIPFFix;
  assign io_out_0_bits_ftqPtr_flag = io_in_0_bits_ftqPtr_flag;
  assign io_out_0_bits_ftqPtr_value = io_in_0_bits_ftqPtr_value;
  assign io_out_0_bits_ftqOffset = io_in_0_bits_ftqOffset;
  assign io_out_0_bits_srcType_0 = io_in_0_bits_srcType_0;
  assign io_out_0_bits_srcType_1 = io_in_0_bits_srcType_1;
  assign io_out_0_bits_srcType_2 = io_in_0_bits_srcType_2;
  assign io_out_0_bits_srcType_3 = io_in_0_bits_srcType_3;
  assign io_out_0_bits_srcType_4 = io_in_0_bits_srcType_4;
  assign io_out_0_bits_ldest = io_in_0_bits_ldest;
  assign io_out_0_bits_fuType = io_in_0_bits_fuType;
  assign io_out_0_bits_fuOpType = io_in_0_bits_fuOpType;
  assign io_out_0_bits_rfWen = io_in_0_bits_rfWen;
  assign io_out_0_bits_fpWen = io_in_0_bits_fpWen;
  assign io_out_0_bits_vecWen = io_in_0_bits_vecWen;
  assign io_out_0_bits_v0Wen = io_in_0_bits_v0Wen;
  assign io_out_0_bits_vlWen = io_in_0_bits_vlWen;
  assign io_out_0_bits_waitForward =
    io_in_0_bits_waitForward
    & ~(isCsrr_0
        & (io_in_0_bits_instr[31:20] == 12'hF15 | io_in_0_bits_instr[31:20] == 12'hF14
           | io_in_0_bits_instr[31:20] == 12'hF13 | io_in_0_bits_instr[31:20] == 12'hF12
           | io_in_0_bits_instr[31:20] == 12'hF11 | io_in_0_bits_instr[31:20] == 12'h680
           | io_in_0_bits_instr[31:20] == 12'h643 | io_in_0_bits_instr[31:20] == 12'h606
           | io_in_0_bits_instr[31:20] == 12'h603 | io_in_0_bits_instr[31:20] == 12'h602
           | io_in_0_bits_instr[31:20] == 12'h5C4 | io_in_0_bits_instr[31:20] == 12'h5C3
           | io_in_0_bits_instr[31:20] == 12'h5C2 | io_in_0_bits_instr[31:20] == 12'h5C1
           | io_in_0_bits_instr[31:20] == 12'h5C0 | io_in_0_bits_instr[31:20] == 12'h34B
           | io_in_0_bits_instr[31:20] == 12'h34A | io_in_0_bits_instr[31:20] == 12'h343
           | io_in_0_bits_instr[31:20] == 12'h342 | io_in_0_bits_instr[31:20] == 12'h341
           | io_in_0_bits_instr[31:20] == 12'h340 | io_in_0_bits_instr[31:20] == 12'h320
           | io_in_0_bits_instr[31:20] == 12'h30A | io_in_0_bits_instr[31:20] == 12'h306
           | io_in_0_bits_instr[31:20] == 12'h305 | io_in_0_bits_instr[31:20] == 12'h303
           | io_in_0_bits_instr[31:20] == 12'h302 | io_in_0_bits_instr[31:20] == 12'h280
           | io_in_0_bits_instr[31:20] == 12'h243 | io_in_0_bits_instr[31:20] == 12'h242
           | io_in_0_bits_instr[31:20] == 12'h241 | io_in_0_bits_instr[31:20] == 12'h240
           | io_in_0_bits_instr[31:20] == 12'h205 | io_in_0_bits_instr[31:20] == 12'h180
           | io_in_0_bits_instr[31:20] == 12'h143 | io_in_0_bits_instr[31:20] == 12'h142
           | io_in_0_bits_instr[31:20] == 12'h141 | io_in_0_bits_instr[31:20] == 12'h140
           | io_in_0_bits_instr[31:20] == 12'h10A | io_in_0_bits_instr[31:20] == 12'h106
           | io_in_0_bits_instr[31:20] == 12'h105 | io_in_0_bits_instr[31:20] == 12'hA
           | io_in_0_bits_instr[31:20] == 12'h2));
  assign io_out_0_bits_blockBackward = io_in_0_bits_blockBackward & ~isCsrr_0;
  assign io_out_0_bits_flushPipe = io_in_0_bits_flushPipe;
  assign io_out_0_bits_selImm = io_in_0_bits_selImm;
  assign io_out_0_bits_imm =
    io_in_0_bits_selImm == 4'hB & io_in_0_bits_fuType == 35'h40
      ? {io_in_0_bits_imm[19:0], io_in_1_bits_imm[11:0]}
      : io_in_0_bits_fuType == 35'h200
          ? {20'h0, io_in_0_bits_lsrc_1, io_in_0_bits_lsrc_0}
          : {10'h0, io_in_0_bits_imm};
  assign io_out_0_bits_fpu_typeTagOut = io_in_0_bits_fpu_typeTagOut;
  assign io_out_0_bits_fpu_wflags = io_in_0_bits_fpu_wflags;
  assign io_out_0_bits_fpu_typ = io_in_0_bits_fpu_typ;
  assign io_out_0_bits_fpu_fmt = io_in_0_bits_fpu_fmt;
  assign io_out_0_bits_fpu_rm = io_in_0_bits_fpu_rm;
  assign io_out_0_bits_vpu_vill = io_in_0_bits_vpu_vill;
  assign io_out_0_bits_vpu_vma = io_in_0_bits_vpu_vma;
  assign io_out_0_bits_vpu_vta = io_in_0_bits_vpu_vta;
  assign io_out_0_bits_vpu_vsew = io_in_0_bits_vpu_vsew;
  assign io_out_0_bits_vpu_vlmul = io_in_0_bits_vpu_vlmul;
  assign io_out_0_bits_vpu_specVill = io_in_0_bits_vpu_specVill;
  assign io_out_0_bits_vpu_specVma = io_in_0_bits_vpu_specVma;
  assign io_out_0_bits_vpu_specVta = io_in_0_bits_vpu_specVta;
  assign io_out_0_bits_vpu_specVsew = io_in_0_bits_vpu_specVsew;
  assign io_out_0_bits_vpu_specVlmul = io_in_0_bits_vpu_specVlmul;
  assign io_out_0_bits_vpu_vm = io_in_0_bits_vpu_vm;
  assign io_out_0_bits_vpu_vstart = io_in_0_bits_vpu_vstart;
  assign io_out_0_bits_vpu_fpu_isFoldTo1_2 = io_in_0_bits_vpu_fpu_isFoldTo1_2;
  assign io_out_0_bits_vpu_fpu_isFoldTo1_4 = io_in_0_bits_vpu_fpu_isFoldTo1_4;
  assign io_out_0_bits_vpu_fpu_isFoldTo1_8 = io_in_0_bits_vpu_fpu_isFoldTo1_8;
  assign io_out_0_bits_vpu_vmask = io_in_0_bits_vpu_vmask;
  assign io_out_0_bits_vpu_nf = io_in_0_bits_vpu_nf;
  assign io_out_0_bits_vpu_veew = io_in_0_bits_vpu_veew;
  assign io_out_0_bits_vpu_isExt = io_in_0_bits_vpu_isExt;
  assign io_out_0_bits_vpu_isNarrow = io_in_0_bits_vpu_isNarrow;
  assign io_out_0_bits_vpu_isDstMask = io_in_0_bits_vpu_isDstMask;
  assign io_out_0_bits_vpu_isOpMask = io_in_0_bits_vpu_isOpMask;
  assign io_out_0_bits_vpu_isDependOldVd = io_in_0_bits_vpu_isDependOldVd;
  assign io_out_0_bits_vpu_isWritePartVd = io_in_0_bits_vpu_isWritePartVd;
  assign io_out_0_bits_vpu_isVleff = io_in_0_bits_vpu_isVleff;
  assign io_out_0_bits_vlsInstr = io_in_0_bits_vlsInstr;
  assign io_out_0_bits_wfflags =
    |(_compressUnit_io_out_masks_0
      & {io_in_5_bits_wfflags,
         io_in_4_bits_wfflags,
         io_in_3_bits_wfflags,
         io_in_2_bits_wfflags,
         io_in_1_bits_wfflags,
         io_in_0_bits_wfflags});
  assign io_out_0_bits_isMove = io_in_0_bits_isMove;
  assign io_out_0_bits_uopIdx = io_in_0_bits_uopIdx;
  assign io_out_0_bits_isVset = io_in_0_bits_isVset;
  assign io_out_0_bits_firstUop = io_in_0_bits_firstUop;
  assign io_out_0_bits_lastUop = uops_0_lastUop;
  assign io_out_0_bits_numWB =
    _compressUnit_io_out_needRobFlags_0
      ? (isMove_0 | (|_GEN_24) | io_in_0_bits_trigger == 4'h1 ? 7'h0 : io_in_0_bits_numWB)
      : {4'h0,
         3'(_compressUnit_io_out_instrSizes_0
            - (3'({1'h0,
                   2'({1'h0, _compressUnit_io_out_masks_0[0] & isMove_0}
                      + 2'({1'h0, _compressUnit_io_out_masks_0[1] & isMove_1}
                           + {1'h0, _compressUnit_io_out_masks_0[2] & isMove_2}))}
                  + {1'h0,
                     2'({1'h0, _compressUnit_io_out_masks_0[3] & isMove_3}
                        + 2'({1'h0, _compressUnit_io_out_masks_0[4] & isMove_4}
                             + {1'h0, _compressUnit_io_out_masks_0[5] & isMove_5}))})))};
  assign io_out_0_bits_commitType = io_in_0_bits_commitType;
  assign io_out_0_bits_psrc_0 =
    io_in_0_bits_fuType == 35'h40
    & (io_in_0_bits_selImm == 4'h2 | io_in_0_bits_selImm == 4'hB)
      ? 8'h0
      : _uops_0_psrc_0_T_8;
  assign io_out_0_bits_psrc_1 =
    io_fusionInfo_0_rs2FromRs2 | io_fusionInfo_0_rs2FromRs1
      ? (io_fusionInfo_0_rs2FromRs2 ? io_intReadPorts_1_1 : io_intReadPorts_1_0)
      : io_fusionInfo_0_rs2FromZero
          ? 8'h0
          : (io_in_0_bits_srcType_1[0] ? io_intReadPorts_0_1 : 8'h0)
            | (io_in_0_bits_srcType_1[1] ? io_fpReadPorts_0_1 : 8'h0)
            | (io_in_0_bits_srcType_1[2] ? io_vecReadPorts_0_1 : 8'h0);
  assign io_out_0_bits_psrc_2 =
    (io_in_0_bits_srcType_2[1] ? io_fpReadPorts_0_2 : 8'h0)
    | (io_in_0_bits_srcType_2[2] ? io_vecReadPorts_0_2 : 8'h0);
  assign io_out_0_bits_psrc_3 = io_v0ReadPorts_0_0;
  assign io_out_0_bits_psrc_4 = io_vlReadPorts_0_0;
  assign io_out_0_bits_pdest = io_out_0_bits_pdest_0;
  assign io_out_0_bits_robIdx_flag = uops_0_robIdx_reverse_flag ^ robIdxHead_flag;
  assign io_out_0_bits_robIdx_value =
    uops_0_robIdx_reverse_flag ? _uops_0_robIdx_diff_T_4[7:0] : robIdxHead_value;
  assign io_out_0_bits_instrSize = _compressUnit_io_out_instrSizes_0;
  assign io_out_0_bits_dirtyFs =
    |(_compressUnit_io_out_masks_0
      & {io_in_5_bits_fpWen,
         io_in_4_bits_fpWen,
         io_in_3_bits_fpWen,
         io_in_2_bits_fpWen,
         io_in_1_bits_fpWen,
         io_in_0_bits_fpWen});
  assign io_out_0_bits_dirtyVs =
    |(_compressUnit_io_out_masks_0
      & {(|io_in_5_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_146 | _uops_5_dirtyVs_T_147 | _uops_5_dirtyVs_T_149)
           & ~(io_in_5_bits_fuType[24] & _uops_5_dirtyVs_T_155 | io_in_5_bits_fuType[18]
               & _uops_5_dirtyVs_T_159 | io_in_5_bits_fuType[18] & _uops_5_dirtyVs_T_163
               | io_in_5_bits_fuType[18] & _uops_5_dirtyVs_T_167),
         (|io_in_4_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_117 | _uops_5_dirtyVs_T_118 | _uops_5_dirtyVs_T_120)
           & ~(io_in_4_bits_fuType[24] & _uops_5_dirtyVs_T_126 | io_in_4_bits_fuType[18]
               & _uops_5_dirtyVs_T_130 | io_in_4_bits_fuType[18] & _uops_5_dirtyVs_T_134
               | io_in_4_bits_fuType[18] & _uops_5_dirtyVs_T_138),
         (|io_in_3_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_88 | _uops_5_dirtyVs_T_89 | _uops_5_dirtyVs_T_91)
           & ~(io_in_3_bits_fuType[24] & _uops_5_dirtyVs_T_97 | io_in_3_bits_fuType[18]
               & _uops_5_dirtyVs_T_101 | io_in_3_bits_fuType[18] & _uops_5_dirtyVs_T_105
               | io_in_3_bits_fuType[18] & _uops_5_dirtyVs_T_109),
         (|io_in_2_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_59 | _uops_5_dirtyVs_T_60 | _uops_5_dirtyVs_T_62)
           & ~(io_in_2_bits_fuType[24] & _uops_5_dirtyVs_T_68 | io_in_2_bits_fuType[18]
               & _uops_5_dirtyVs_T_72 | io_in_2_bits_fuType[18] & _uops_5_dirtyVs_T_76
               | io_in_2_bits_fuType[18] & _uops_5_dirtyVs_T_80),
         (|io_in_1_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_30 | _uops_5_dirtyVs_T_31 | _uops_5_dirtyVs_T_33)
           & ~(io_in_1_bits_fuType[24] & _uops_5_dirtyVs_T_39 | io_in_1_bits_fuType[18]
               & _uops_5_dirtyVs_T_43 | io_in_1_bits_fuType[18] & _uops_5_dirtyVs_T_47
               | io_in_1_bits_fuType[18] & _uops_5_dirtyVs_T_51),
         (|io_in_0_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_1 | _uops_5_dirtyVs_T_2 | _uops_5_dirtyVs_T_4)
           & ~(io_in_0_bits_fuType[24] & _uops_5_dirtyVs_T_10 | io_in_0_bits_fuType[18]
               & _uops_5_dirtyVs_T_14 | io_in_0_bits_fuType[18] & _uops_5_dirtyVs_T_18
               | io_in_0_bits_fuType[18] & _uops_5_dirtyVs_T_22)});
  assign io_out_0_bits_traceBlockInPipe_itype =
    uops_0_traceBlockInPipe_itype_isBranch | uops_0_traceBlockInPipe_itype_isJal
    | (&io_in_0_bits_preDecodeInfo_brType)
      ? {(&io_in_0_bits_preDecodeInfo_brType)
           & (_uops_0_traceBlockInPipe_itype_jumpType_T_59
              | _uops_0_traceBlockInPipe_itype_jumpType_T_60)
           & (~(_uops_0_traceBlockInPipe_itype_jumpType_T_54
                | _uops_0_traceBlockInPipe_itype_jumpType_T_55)
              | (_uops_0_traceBlockInPipe_itype_jumpType_T_54
                 | _uops_0_traceBlockInPipe_itype_jumpType_T_55)
              & uops_0_traceBlockInPipe_itype_isEqualRdRs),
         uops_0_traceBlockInPipe_itype_isBranch,
         2'h0}
        | (uops_0_traceBlockInPipe_itype_isJal
           & (_uops_0_traceBlockInPipe_itype_jumpType_T_59
              | _uops_0_traceBlockInPipe_itype_jumpType_T_60)
             ? 4'h9
             : 4'h0)
        | ((&io_in_0_bits_preDecodeInfo_brType) & ~(|io_in_0_bits_ldest)
           & ~(_uops_0_traceBlockInPipe_itype_jumpType_T_54
               | _uops_0_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hA
             : 4'h0)
        | (uops_0_traceBlockInPipe_itype_isJal & ~(|io_in_0_bits_ldest) ? 4'hB : 4'h0)
        | ((&io_in_0_bits_preDecodeInfo_brType)
           & (_uops_0_traceBlockInPipe_itype_jumpType_T_59
              | _uops_0_traceBlockInPipe_itype_jumpType_T_60)
           & (_uops_0_traceBlockInPipe_itype_jumpType_T_54
              | _uops_0_traceBlockInPipe_itype_jumpType_T_55)
           & ~uops_0_traceBlockInPipe_itype_isEqualRdRs
             ? 4'hC
             : 4'h0)
        | ((&io_in_0_bits_preDecodeInfo_brType)
           & ~(_uops_0_traceBlockInPipe_itype_jumpType_T_59
               | _uops_0_traceBlockInPipe_itype_jumpType_T_60)
           & (_uops_0_traceBlockInPipe_itype_jumpType_T_54
              | _uops_0_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hD
             : 4'h0)
        | ((&io_in_0_bits_preDecodeInfo_brType)
           & ~(_uops_0_traceBlockInPipe_itype_jumpType_T_59
               | _uops_0_traceBlockInPipe_itype_jumpType_T_60) & (|io_in_0_bits_ldest)
           & ~(_uops_0_traceBlockInPipe_itype_jumpType_T_54
               | _uops_0_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hE
             : 4'h0)
        | {4{uops_0_traceBlockInPipe_itype_isJal
               & ~(_uops_0_traceBlockInPipe_itype_jumpType_T_59
                   | _uops_0_traceBlockInPipe_itype_jumpType_T_60)
               & (|io_in_0_bits_ldest)}}
      : 4'h0;
  assign io_out_0_bits_traceBlockInPipe_iretire =
    _compressUnit_io_out_canCompressVec_0
      ? 4'(4'({1'h0,
               3'({1'h0, _compressUnit_io_out_masks_0[0] ? halfWordNumVec_0 : 2'h0}
                  + {1'h0, _compressUnit_io_out_masks_0[1] ? halfWordNumVec_1 : 2'h0})}
              + {2'h0, _compressUnit_io_out_masks_0[2] ? halfWordNumVec_2 : 2'h0})
           + 4'({2'h0, _compressUnit_io_out_masks_0[3] ? halfWordNumVec_3 : 2'h0}
                + 4'({2'h0, _compressUnit_io_out_masks_0[4] ? halfWordNumVec_4 : 2'h0}
                     + {2'h0,
                        _compressUnit_io_out_masks_0[5] ? halfWordNumVec_5 : 2'h0})))
      : {1'h0,
         3'({1'h0, io_in_0_bits_commitType[2] ? halfWordNumVec_1 : 2'h0}
            + {1'h0, halfWordNumVec_0})};
  assign io_out_0_bits_traceBlockInPipe_ilastsize =
    _compressUnit_io_out_canCompressVec_0
      ? ~(_compressUnit_io_out_masks_0[5]
            ? io_in_5_bits_preDecodeInfo_isRVC
            : _compressUnit_io_out_masks_0[4]
                ? io_in_4_bits_preDecodeInfo_isRVC
                : _compressUnit_io_out_masks_0[3]
                    ? io_in_3_bits_preDecodeInfo_isRVC
                    : _compressUnit_io_out_masks_0[2]
                        ? io_in_2_bits_preDecodeInfo_isRVC
                        : _compressUnit_io_out_masks_0[1]
                            ? io_in_1_bits_preDecodeInfo_isRVC
                            : _compressUnit_io_out_masks_0[0]
                              & io_in_0_bits_preDecodeInfo_isRVC)
      : io_in_0_bits_commitType[2]
          ? ~io_in_1_bits_preDecodeInfo_isRVC
          : ~io_in_0_bits_preDecodeInfo_isRVC;
  assign io_out_0_bits_eliminatedMove = isMove_0;
  assign io_out_0_bits_snapshot = io_out_0_bits_snapshot_0;
  assign io_out_0_bits_numLsElem =
    io_in_0_valid & isVlsType_0 & ~(io_in_0_bits_vpu_isVleff & uops_0_lastUop)
      ? (isVlsType_0 & ~(|(io_in_0_bits_fuOpType[6:5]))
         & (io_in_0_bits_fuOpType[8] ^ io_in_0_bits_fuOpType[7])
           ? 5'h2
           : (instType_0 == 3'h0
                ? {_GEN_0, &emul_0, _numLsElem_T_158, _numLsElem_T_157, 1'h0} >> _GEN_1
                : 5'h0)
             | (instType_0 == 3'h2
                  ? {_GEN_0, &emul_0, _numLsElem_T_158, _numLsElem_T_157, 1'h0} >> _GEN_1
                  : 5'h0)
             | (instType_0 == 3'h1
                  ? ($signed(emul_0) > $signed(io_in_0_bits_vpu_vlmul)
                       ? {_GEN_0, &emul_0, _numLsElem_T_158, _numLsElem_T_157, 1'h0}
                         >> _GEN_1
                       : {_GEN_2,
                          &io_in_0_bits_vpu_vlmul,
                          _numLsElem_T_114,
                          _numLsElem_T_113,
                          1'h0} >> _GEN_3)
                  : 5'h0)
             | (instType_0 == 3'h3
                  ? ($signed(emul_0) > $signed(io_in_0_bits_vpu_vlmul)
                       ? {_GEN_0, &emul_0, _numLsElem_T_158, _numLsElem_T_157, 1'h0}
                         >> _GEN_1
                       : {_GEN_2,
                          &io_in_0_bits_vpu_vlmul,
                          _numLsElem_T_114,
                          _numLsElem_T_113,
                          1'h0} >> _GEN_3)
                  : 5'h0)
             | (instType_0 == 3'h4
                  ? {_GEN_0, &emul_0, _numLsElem_T_158, _numLsElem_T_157, 1'h0} >> _GEN_1
                  : 5'h0)
             | (instType_0 == 3'h6
                  ? {_GEN_0, &emul_0, _numLsElem_T_158, _numLsElem_T_157, 1'h0} >> _GEN_1
                  : 5'h0) | (instType_0 == 3'h5 ? numLsElem_segmentIndexFlowNum : 5'h0)
             | ((&instType_0) ? numLsElem_segmentIndexFlowNum : 5'h0))
      : 5'h0;
  assign io_out_1_valid = io_out_1_valid_0;
  assign io_out_1_bits_exceptionVec_0 = io_in_1_bits_exceptionVec_0;
  assign io_out_1_bits_exceptionVec_1 = io_in_1_bits_exceptionVec_1;
  assign io_out_1_bits_exceptionVec_2 = io_in_1_bits_exceptionVec_2;
  assign io_out_1_bits_exceptionVec_3 = io_in_1_bits_exceptionVec_3;
  assign io_out_1_bits_exceptionVec_12 = io_in_1_bits_exceptionVec_12;
  assign io_out_1_bits_exceptionVec_20 = io_in_1_bits_exceptionVec_20;
  assign io_out_1_bits_exceptionVec_22 = io_in_1_bits_exceptionVec_22;
  assign io_out_1_bits_isFetchMalAddr = io_in_1_bits_isFetchMalAddr;
  assign io_out_1_bits_hasException = (|_GEN_25) | io_in_1_bits_trigger == 4'h1;
  assign io_out_1_bits_trigger = io_in_1_bits_trigger;
  assign io_out_1_bits_preDecodeInfo_isRVC = io_in_1_bits_preDecodeInfo_isRVC;
  assign io_out_1_bits_pred_taken = io_in_1_bits_pred_taken;
  assign io_out_1_bits_crossPageIPFFix = io_in_1_bits_crossPageIPFFix;
  assign io_out_1_bits_ftqPtr_flag = uops_1_ftqPtr_flag;
  assign io_out_1_bits_ftqPtr_value = uops_1_ftqPtr_value;
  assign io_out_1_bits_ftqOffset = uops_1_ftqOffset;
  assign io_out_1_bits_srcType_0 = fused_lui_load ? 4'h0 : io_in_1_bits_srcType_0;
  assign io_out_1_bits_srcType_1 = io_in_1_bits_srcType_1;
  assign io_out_1_bits_srcType_2 = io_in_1_bits_srcType_2;
  assign io_out_1_bits_srcType_3 = io_in_1_bits_srcType_3;
  assign io_out_1_bits_srcType_4 = io_in_1_bits_srcType_4;
  assign io_out_1_bits_ldest = io_in_1_bits_ldest;
  assign io_out_1_bits_fuType = io_in_1_bits_fuType;
  assign io_out_1_bits_fuOpType = io_in_1_bits_fuOpType;
  assign io_out_1_bits_rfWen = io_in_1_bits_rfWen;
  assign io_out_1_bits_fpWen = io_in_1_bits_fpWen;
  assign io_out_1_bits_vecWen = io_in_1_bits_vecWen;
  assign io_out_1_bits_v0Wen = io_in_1_bits_v0Wen;
  assign io_out_1_bits_vlWen = io_in_1_bits_vlWen;
  assign io_out_1_bits_waitForward =
    io_in_1_bits_waitForward
    & ~(isCsrr_1
        & (io_in_1_bits_instr[31:20] == 12'hF15 | io_in_1_bits_instr[31:20] == 12'hF14
           | io_in_1_bits_instr[31:20] == 12'hF13 | io_in_1_bits_instr[31:20] == 12'hF12
           | io_in_1_bits_instr[31:20] == 12'hF11 | io_in_1_bits_instr[31:20] == 12'h680
           | io_in_1_bits_instr[31:20] == 12'h643 | io_in_1_bits_instr[31:20] == 12'h606
           | io_in_1_bits_instr[31:20] == 12'h603 | io_in_1_bits_instr[31:20] == 12'h602
           | io_in_1_bits_instr[31:20] == 12'h5C4 | io_in_1_bits_instr[31:20] == 12'h5C3
           | io_in_1_bits_instr[31:20] == 12'h5C2 | io_in_1_bits_instr[31:20] == 12'h5C1
           | io_in_1_bits_instr[31:20] == 12'h5C0 | io_in_1_bits_instr[31:20] == 12'h34B
           | io_in_1_bits_instr[31:20] == 12'h34A | io_in_1_bits_instr[31:20] == 12'h343
           | io_in_1_bits_instr[31:20] == 12'h342 | io_in_1_bits_instr[31:20] == 12'h341
           | io_in_1_bits_instr[31:20] == 12'h340 | io_in_1_bits_instr[31:20] == 12'h320
           | io_in_1_bits_instr[31:20] == 12'h30A | io_in_1_bits_instr[31:20] == 12'h306
           | io_in_1_bits_instr[31:20] == 12'h305 | io_in_1_bits_instr[31:20] == 12'h303
           | io_in_1_bits_instr[31:20] == 12'h302 | io_in_1_bits_instr[31:20] == 12'h280
           | io_in_1_bits_instr[31:20] == 12'h243 | io_in_1_bits_instr[31:20] == 12'h242
           | io_in_1_bits_instr[31:20] == 12'h241 | io_in_1_bits_instr[31:20] == 12'h240
           | io_in_1_bits_instr[31:20] == 12'h205 | io_in_1_bits_instr[31:20] == 12'h180
           | io_in_1_bits_instr[31:20] == 12'h143 | io_in_1_bits_instr[31:20] == 12'h142
           | io_in_1_bits_instr[31:20] == 12'h141 | io_in_1_bits_instr[31:20] == 12'h140
           | io_in_1_bits_instr[31:20] == 12'h10A | io_in_1_bits_instr[31:20] == 12'h106
           | io_in_1_bits_instr[31:20] == 12'h105 | io_in_1_bits_instr[31:20] == 12'hA
           | io_in_1_bits_instr[31:20] == 12'h2));
  assign io_out_1_bits_blockBackward = io_in_1_bits_blockBackward & ~isCsrr_1;
  assign io_out_1_bits_flushPipe = io_in_1_bits_flushPipe;
  assign io_out_1_bits_selImm = io_in_1_bits_selImm;
  assign io_out_1_bits_imm =
    fused_lui_load
      ? {io_in_0_bits_imm[19:0], io_in_1_bits_imm[11:0]}
      : io_in_1_bits_selImm == 4'hB & io_in_1_bits_fuType == 35'h40
          ? {io_in_1_bits_imm[19:0], io_in_2_bits_imm[11:0]}
          : io_in_1_bits_fuType == 35'h200
              ? {20'h0, io_in_1_bits_lsrc_1, io_in_1_bits_lsrc_0}
              : {10'h0, io_in_1_bits_imm};
  assign io_out_1_bits_fpu_typeTagOut = io_in_1_bits_fpu_typeTagOut;
  assign io_out_1_bits_fpu_wflags = io_in_1_bits_fpu_wflags;
  assign io_out_1_bits_fpu_typ = io_in_1_bits_fpu_typ;
  assign io_out_1_bits_fpu_fmt = io_in_1_bits_fpu_fmt;
  assign io_out_1_bits_fpu_rm = io_in_1_bits_fpu_rm;
  assign io_out_1_bits_vpu_vill = io_in_1_bits_vpu_vill;
  assign io_out_1_bits_vpu_vma = io_in_1_bits_vpu_vma;
  assign io_out_1_bits_vpu_vta = io_in_1_bits_vpu_vta;
  assign io_out_1_bits_vpu_vsew = io_in_1_bits_vpu_vsew;
  assign io_out_1_bits_vpu_vlmul = io_in_1_bits_vpu_vlmul;
  assign io_out_1_bits_vpu_specVill = io_in_1_bits_vpu_specVill;
  assign io_out_1_bits_vpu_specVma = io_in_1_bits_vpu_specVma;
  assign io_out_1_bits_vpu_specVta = io_in_1_bits_vpu_specVta;
  assign io_out_1_bits_vpu_specVsew = io_in_1_bits_vpu_specVsew;
  assign io_out_1_bits_vpu_specVlmul = io_in_1_bits_vpu_specVlmul;
  assign io_out_1_bits_vpu_vm = io_in_1_bits_vpu_vm;
  assign io_out_1_bits_vpu_vstart = io_in_1_bits_vpu_vstart;
  assign io_out_1_bits_vpu_fpu_isFoldTo1_2 = io_in_1_bits_vpu_fpu_isFoldTo1_2;
  assign io_out_1_bits_vpu_fpu_isFoldTo1_4 = io_in_1_bits_vpu_fpu_isFoldTo1_4;
  assign io_out_1_bits_vpu_fpu_isFoldTo1_8 = io_in_1_bits_vpu_fpu_isFoldTo1_8;
  assign io_out_1_bits_vpu_vmask = io_in_1_bits_vpu_vmask;
  assign io_out_1_bits_vpu_nf = io_in_1_bits_vpu_nf;
  assign io_out_1_bits_vpu_veew = io_in_1_bits_vpu_veew;
  assign io_out_1_bits_vpu_isExt = io_in_1_bits_vpu_isExt;
  assign io_out_1_bits_vpu_isNarrow = io_in_1_bits_vpu_isNarrow;
  assign io_out_1_bits_vpu_isDstMask = io_in_1_bits_vpu_isDstMask;
  assign io_out_1_bits_vpu_isOpMask = io_in_1_bits_vpu_isOpMask;
  assign io_out_1_bits_vpu_isDependOldVd = io_in_1_bits_vpu_isDependOldVd;
  assign io_out_1_bits_vpu_isWritePartVd = io_in_1_bits_vpu_isWritePartVd;
  assign io_out_1_bits_vpu_isVleff = io_in_1_bits_vpu_isVleff;
  assign io_out_1_bits_vlsInstr = io_in_1_bits_vlsInstr;
  assign io_out_1_bits_wfflags =
    |(_compressUnit_io_out_masks_1
      & {io_in_5_bits_wfflags,
         io_in_4_bits_wfflags,
         io_in_3_bits_wfflags,
         io_in_2_bits_wfflags,
         io_in_1_bits_wfflags,
         io_in_0_bits_wfflags});
  assign io_out_1_bits_isMove = io_in_1_bits_isMove;
  assign io_out_1_bits_uopIdx = io_in_1_bits_uopIdx;
  assign io_out_1_bits_isVset = io_in_1_bits_isVset;
  assign io_out_1_bits_firstUop =
    _compressUnit_io_out_needRobFlags_0 & io_in_1_bits_firstUop;
  assign io_out_1_bits_lastUop = uops_1_lastUop;
  assign io_out_1_bits_numWB =
    _compressUnit_io_out_needRobFlags_1
      ? (_compressUnit_io_out_needRobFlags_0
           ? (isMove_1 | (|_GEN_25) | io_in_1_bits_trigger == 4'h1
                ? 7'h0
                : io_in_1_bits_numWB)
           : {4'h0,
              3'(_compressUnit_io_out_instrSizes_1
                 - (3'({1'h0,
                        2'({1'h0, _compressUnit_io_out_masks_1[0] & isMove_0}
                           + 2'({1'h0, _compressUnit_io_out_masks_1[1] & isMove_1}
                                + {1'h0, _compressUnit_io_out_masks_1[2] & isMove_2}))}
                       + {1'h0,
                          2'({1'h0, _compressUnit_io_out_masks_1[3] & isMove_3}
                             + 2'({1'h0, _compressUnit_io_out_masks_1[4] & isMove_4}
                                  + {1'h0,
                                     _compressUnit_io_out_masks_1[5] & isMove_5}))})))})
      : {4'h0,
         3'(_compressUnit_io_out_instrSizes_1
            - (3'({1'h0,
                   2'({1'h0, _compressUnit_io_out_masks_1[0] & isMove_0}
                      + 2'({1'h0, _compressUnit_io_out_masks_1[1] & isMove_1}
                           + {1'h0, _compressUnit_io_out_masks_1[2] & isMove_2}))}
                  + {1'h0,
                     2'({1'h0, _compressUnit_io_out_masks_1[3] & isMove_3}
                        + 2'({1'h0, _compressUnit_io_out_masks_1[4] & isMove_4}
                             + {1'h0, _compressUnit_io_out_masks_1[5] & isMove_5}))})))};
  assign io_out_1_bits_commitType = io_in_1_bits_commitType;
  assign io_out_1_bits_psrc_0 = io_out_1_bits_psrc_0_0;
  assign io_out_1_bits_psrc_1 =
    io_in_0_bits_ldest == io_in_1_bits_lsrc_1
    & (io_in_1_bits_srcType_1 == 4'h1 & needIntDest_0 | io_in_1_bits_srcType_1 == 4'h2
       & needFpDest_0 | io_in_1_bits_srcType_1 == 4'h4 & needVecDest_0)
      ? io_out_0_bits_pdest_0
      : io_fusionInfo_1_rs2FromRs2 | io_fusionInfo_1_rs2FromRs1
          ? (io_fusionInfo_1_rs2FromRs2 ? io_intReadPorts_2_1 : io_intReadPorts_2_0)
          : io_fusionInfo_1_rs2FromZero
              ? 8'h0
              : (io_in_1_bits_srcType_1[0] ? io_intReadPorts_1_1 : 8'h0)
                | (io_in_1_bits_srcType_1[1] ? io_fpReadPorts_1_1 : 8'h0)
                | (io_in_1_bits_srcType_1[2] ? io_vecReadPorts_1_1 : 8'h0);
  assign io_out_1_bits_psrc_2 =
    io_in_0_bits_ldest == io_in_1_bits_lsrc_2
    & (io_in_1_bits_srcType_2 == 4'h1 & needIntDest_0 | io_in_1_bits_srcType_2 == 4'h2
       & needFpDest_0 | io_in_1_bits_srcType_2 == 4'h4 & needVecDest_0)
      ? io_out_0_bits_pdest_0
      : (io_in_1_bits_srcType_2[1] ? io_fpReadPorts_1_2 : 8'h0)
        | (io_in_1_bits_srcType_2[2] ? io_vecReadPorts_1_2 : 8'h0);
  assign io_out_1_bits_psrc_3 =
    io_in_0_bits_ldest == io_in_1_bits_lsrc_3
    & (io_in_1_bits_srcType_3 == 4'h1 & needIntDest_0 | io_in_1_bits_srcType_3 == 4'h2
       & needFpDest_0 | vecCond_3 & needVecDest_0)
    | (vecCond_3 | io_in_1_bits_srcType_3 == 4'h8) & needV0Dest_0
      ? io_out_0_bits_pdest_0
      : io_v0ReadPorts_1_0;
  assign io_out_1_bits_psrc_4 =
    io_in_0_bits_ldest == io_in_1_bits_lsrc_4
    & (io_in_1_bits_srcType_4 == 4'h1 & needIntDest_0 | io_in_1_bits_srcType_4 == 4'h2
       & needFpDest_0 | vlCond_4 & needVecDest_0) | vlCond_4 & needVlDest_0
      ? io_out_0_bits_pdest_0
      : io_vlReadPorts_1_0;
  assign io_out_1_bits_pdest = io_out_1_bits_pdest_0;
  assign io_out_1_bits_robIdx_flag = uops_1_robIdx_reverse_flag ^ robIdxHead_flag;
  assign io_out_1_bits_robIdx_value =
    uops_1_robIdx_reverse_flag
      ? _uops_1_robIdx_diff_T_4[7:0]
      : uops_1_robIdx_new_value[7:0];
  assign io_out_1_bits_instrSize = _compressUnit_io_out_instrSizes_1;
  assign io_out_1_bits_dirtyFs =
    |(_compressUnit_io_out_masks_1
      & {io_in_5_bits_fpWen,
         io_in_4_bits_fpWen,
         io_in_3_bits_fpWen,
         io_in_2_bits_fpWen,
         io_in_1_bits_fpWen,
         io_in_0_bits_fpWen});
  assign io_out_1_bits_dirtyVs =
    |(_compressUnit_io_out_masks_1
      & {(|io_in_5_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_146 | _uops_5_dirtyVs_T_147 | _uops_5_dirtyVs_T_149)
           & ~(io_in_5_bits_fuType[24] & _uops_5_dirtyVs_T_155 | io_in_5_bits_fuType[18]
               & _uops_5_dirtyVs_T_159 | io_in_5_bits_fuType[18] & _uops_5_dirtyVs_T_163
               | io_in_5_bits_fuType[18] & _uops_5_dirtyVs_T_167),
         (|io_in_4_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_117 | _uops_5_dirtyVs_T_118 | _uops_5_dirtyVs_T_120)
           & ~(io_in_4_bits_fuType[24] & _uops_5_dirtyVs_T_126 | io_in_4_bits_fuType[18]
               & _uops_5_dirtyVs_T_130 | io_in_4_bits_fuType[18] & _uops_5_dirtyVs_T_134
               | io_in_4_bits_fuType[18] & _uops_5_dirtyVs_T_138),
         (|io_in_3_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_88 | _uops_5_dirtyVs_T_89 | _uops_5_dirtyVs_T_91)
           & ~(io_in_3_bits_fuType[24] & _uops_5_dirtyVs_T_97 | io_in_3_bits_fuType[18]
               & _uops_5_dirtyVs_T_101 | io_in_3_bits_fuType[18] & _uops_5_dirtyVs_T_105
               | io_in_3_bits_fuType[18] & _uops_5_dirtyVs_T_109),
         (|io_in_2_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_59 | _uops_5_dirtyVs_T_60 | _uops_5_dirtyVs_T_62)
           & ~(io_in_2_bits_fuType[24] & _uops_5_dirtyVs_T_68 | io_in_2_bits_fuType[18]
               & _uops_5_dirtyVs_T_72 | io_in_2_bits_fuType[18] & _uops_5_dirtyVs_T_76
               | io_in_2_bits_fuType[18] & _uops_5_dirtyVs_T_80),
         (|io_in_1_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_30 | _uops_5_dirtyVs_T_31 | _uops_5_dirtyVs_T_33)
           & ~(io_in_1_bits_fuType[24] & _uops_5_dirtyVs_T_39 | io_in_1_bits_fuType[18]
               & _uops_5_dirtyVs_T_43 | io_in_1_bits_fuType[18] & _uops_5_dirtyVs_T_47
               | io_in_1_bits_fuType[18] & _uops_5_dirtyVs_T_51),
         (|io_in_0_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_1 | _uops_5_dirtyVs_T_2 | _uops_5_dirtyVs_T_4)
           & ~(io_in_0_bits_fuType[24] & _uops_5_dirtyVs_T_10 | io_in_0_bits_fuType[18]
               & _uops_5_dirtyVs_T_14 | io_in_0_bits_fuType[18] & _uops_5_dirtyVs_T_18
               | io_in_0_bits_fuType[18] & _uops_5_dirtyVs_T_22)});
  assign io_out_1_bits_traceBlockInPipe_itype =
    uops_1_traceBlockInPipe_itype_isBranch | uops_1_traceBlockInPipe_itype_isJal
    | (&io_in_1_bits_preDecodeInfo_brType)
      ? {(&io_in_1_bits_preDecodeInfo_brType)
           & (_uops_1_traceBlockInPipe_itype_jumpType_T_59
              | _uops_1_traceBlockInPipe_itype_jumpType_T_60)
           & (~(_uops_1_traceBlockInPipe_itype_jumpType_T_54
                | _uops_1_traceBlockInPipe_itype_jumpType_T_55)
              | (_uops_1_traceBlockInPipe_itype_jumpType_T_54
                 | _uops_1_traceBlockInPipe_itype_jumpType_T_55)
              & uops_1_traceBlockInPipe_itype_isEqualRdRs),
         uops_1_traceBlockInPipe_itype_isBranch,
         2'h0}
        | (uops_1_traceBlockInPipe_itype_isJal
           & (_uops_1_traceBlockInPipe_itype_jumpType_T_59
              | _uops_1_traceBlockInPipe_itype_jumpType_T_60)
             ? 4'h9
             : 4'h0)
        | ((&io_in_1_bits_preDecodeInfo_brType) & ~(|io_in_1_bits_ldest)
           & ~(_uops_1_traceBlockInPipe_itype_jumpType_T_54
               | _uops_1_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hA
             : 4'h0)
        | (uops_1_traceBlockInPipe_itype_isJal & ~(|io_in_1_bits_ldest) ? 4'hB : 4'h0)
        | ((&io_in_1_bits_preDecodeInfo_brType)
           & (_uops_1_traceBlockInPipe_itype_jumpType_T_59
              | _uops_1_traceBlockInPipe_itype_jumpType_T_60)
           & (_uops_1_traceBlockInPipe_itype_jumpType_T_54
              | _uops_1_traceBlockInPipe_itype_jumpType_T_55)
           & ~uops_1_traceBlockInPipe_itype_isEqualRdRs
             ? 4'hC
             : 4'h0)
        | ((&io_in_1_bits_preDecodeInfo_brType)
           & ~(_uops_1_traceBlockInPipe_itype_jumpType_T_59
               | _uops_1_traceBlockInPipe_itype_jumpType_T_60)
           & (_uops_1_traceBlockInPipe_itype_jumpType_T_54
              | _uops_1_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hD
             : 4'h0)
        | ((&io_in_1_bits_preDecodeInfo_brType)
           & ~(_uops_1_traceBlockInPipe_itype_jumpType_T_59
               | _uops_1_traceBlockInPipe_itype_jumpType_T_60) & (|io_in_1_bits_ldest)
           & ~(_uops_1_traceBlockInPipe_itype_jumpType_T_54
               | _uops_1_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hE
             : 4'h0)
        | {4{uops_1_traceBlockInPipe_itype_isJal
               & ~(_uops_1_traceBlockInPipe_itype_jumpType_T_59
                   | _uops_1_traceBlockInPipe_itype_jumpType_T_60)
               & (|io_in_1_bits_ldest)}}
      : 4'h0;
  assign io_out_1_bits_traceBlockInPipe_iretire =
    _compressUnit_io_out_canCompressVec_1
      ? 4'(4'({1'h0,
               3'({1'h0, _compressUnit_io_out_masks_1[0] ? halfWordNumVec_0 : 2'h0}
                  + {1'h0, _compressUnit_io_out_masks_1[1] ? halfWordNumVec_1 : 2'h0})}
              + {2'h0, _compressUnit_io_out_masks_1[2] ? halfWordNumVec_2 : 2'h0})
           + 4'({2'h0, _compressUnit_io_out_masks_1[3] ? halfWordNumVec_3 : 2'h0}
                + 4'({2'h0, _compressUnit_io_out_masks_1[4] ? halfWordNumVec_4 : 2'h0}
                     + {2'h0,
                        _compressUnit_io_out_masks_1[5] ? halfWordNumVec_5 : 2'h0})))
      : {1'h0,
         3'({1'h0, io_in_1_bits_commitType[2] ? halfWordNumVec_2 : 2'h0}
            + {1'h0, halfWordNumVec_1})};
  assign io_out_1_bits_traceBlockInPipe_ilastsize =
    _compressUnit_io_out_canCompressVec_1
      ? ~(_compressUnit_io_out_masks_1[5]
            ? io_in_5_bits_preDecodeInfo_isRVC
            : _compressUnit_io_out_masks_1[4]
                ? io_in_4_bits_preDecodeInfo_isRVC
                : _compressUnit_io_out_masks_1[3]
                    ? io_in_3_bits_preDecodeInfo_isRVC
                    : _compressUnit_io_out_masks_1[2]
                        ? io_in_2_bits_preDecodeInfo_isRVC
                        : _compressUnit_io_out_masks_1[1]
                          & io_in_1_bits_preDecodeInfo_isRVC)
      : io_in_1_bits_commitType[2]
          ? ~io_in_2_bits_preDecodeInfo_isRVC
          : ~io_in_1_bits_preDecodeInfo_isRVC;
  assign io_out_1_bits_eliminatedMove = isMove_1;
  assign io_out_1_bits_snapshot = io_out_1_bits_snapshot_0;
  assign io_out_1_bits_numLsElem =
    io_in_1_valid & isVlsType_1 & ~(io_in_1_bits_vpu_isVleff & uops_1_lastUop)
      ? (isVlsType_1 & ~(|(io_in_1_bits_fuOpType[6:5]))
         & (io_in_1_bits_fuOpType[8] ^ io_in_1_bits_fuOpType[7])
           ? 5'h2
           : (instType_1 == 3'h0
                ? {_GEN_4, &emul_1, _numLsElem_T_359, _numLsElem_T_358, 1'h0} >> _GEN_5
                : 5'h0)
             | (instType_1 == 3'h2
                  ? {_GEN_4, &emul_1, _numLsElem_T_359, _numLsElem_T_358, 1'h0} >> _GEN_5
                  : 5'h0)
             | (instType_1 == 3'h1
                  ? ($signed(emul_1) > $signed(io_in_1_bits_vpu_vlmul)
                       ? {_GEN_4, &emul_1, _numLsElem_T_359, _numLsElem_T_358, 1'h0}
                         >> _GEN_5
                       : {_GEN_6,
                          &io_in_1_bits_vpu_vlmul,
                          _numLsElem_T_315,
                          _numLsElem_T_314,
                          1'h0} >> _GEN_7)
                  : 5'h0)
             | (instType_1 == 3'h3
                  ? ($signed(emul_1) > $signed(io_in_1_bits_vpu_vlmul)
                       ? {_GEN_4, &emul_1, _numLsElem_T_359, _numLsElem_T_358, 1'h0}
                         >> _GEN_5
                       : {_GEN_6,
                          &io_in_1_bits_vpu_vlmul,
                          _numLsElem_T_315,
                          _numLsElem_T_314,
                          1'h0} >> _GEN_7)
                  : 5'h0)
             | (instType_1 == 3'h4
                  ? {_GEN_4, &emul_1, _numLsElem_T_359, _numLsElem_T_358, 1'h0} >> _GEN_5
                  : 5'h0)
             | (instType_1 == 3'h6
                  ? {_GEN_4, &emul_1, _numLsElem_T_359, _numLsElem_T_358, 1'h0} >> _GEN_5
                  : 5'h0) | (instType_1 == 3'h5 ? numLsElem_segmentIndexFlowNum_1 : 5'h0)
             | ((&instType_1) ? numLsElem_segmentIndexFlowNum_1 : 5'h0))
      : 5'h0;
  assign io_out_2_valid = io_out_2_valid_0;
  assign io_out_2_bits_exceptionVec_0 = io_in_2_bits_exceptionVec_0;
  assign io_out_2_bits_exceptionVec_1 = io_in_2_bits_exceptionVec_1;
  assign io_out_2_bits_exceptionVec_2 = io_in_2_bits_exceptionVec_2;
  assign io_out_2_bits_exceptionVec_3 = io_in_2_bits_exceptionVec_3;
  assign io_out_2_bits_exceptionVec_12 = io_in_2_bits_exceptionVec_12;
  assign io_out_2_bits_exceptionVec_20 = io_in_2_bits_exceptionVec_20;
  assign io_out_2_bits_exceptionVec_22 = io_in_2_bits_exceptionVec_22;
  assign io_out_2_bits_isFetchMalAddr = io_in_2_bits_isFetchMalAddr;
  assign io_out_2_bits_hasException = (|_GEN_26) | io_in_2_bits_trigger == 4'h1;
  assign io_out_2_bits_trigger = io_in_2_bits_trigger;
  assign io_out_2_bits_preDecodeInfo_isRVC = io_in_2_bits_preDecodeInfo_isRVC;
  assign io_out_2_bits_pred_taken = io_in_2_bits_pred_taken;
  assign io_out_2_bits_crossPageIPFFix = io_in_2_bits_crossPageIPFFix;
  assign io_out_2_bits_ftqPtr_flag = uops_2_ftqPtr_flag;
  assign io_out_2_bits_ftqPtr_value = uops_2_ftqPtr_value;
  assign io_out_2_bits_ftqOffset = uops_2_ftqOffset;
  assign io_out_2_bits_srcType_0 = fused_lui_load_1 ? 4'h0 : io_in_2_bits_srcType_0;
  assign io_out_2_bits_srcType_1 = io_in_2_bits_srcType_1;
  assign io_out_2_bits_srcType_2 = io_in_2_bits_srcType_2;
  assign io_out_2_bits_srcType_3 = io_in_2_bits_srcType_3;
  assign io_out_2_bits_srcType_4 = io_in_2_bits_srcType_4;
  assign io_out_2_bits_ldest = io_in_2_bits_ldest;
  assign io_out_2_bits_fuType = io_in_2_bits_fuType;
  assign io_out_2_bits_fuOpType = io_in_2_bits_fuOpType;
  assign io_out_2_bits_rfWen = io_in_2_bits_rfWen;
  assign io_out_2_bits_fpWen = io_in_2_bits_fpWen;
  assign io_out_2_bits_vecWen = io_in_2_bits_vecWen;
  assign io_out_2_bits_v0Wen = io_in_2_bits_v0Wen;
  assign io_out_2_bits_vlWen = io_in_2_bits_vlWen;
  assign io_out_2_bits_waitForward =
    io_in_2_bits_waitForward
    & ~(isCsrr_2
        & (io_in_2_bits_instr[31:20] == 12'hF15 | io_in_2_bits_instr[31:20] == 12'hF14
           | io_in_2_bits_instr[31:20] == 12'hF13 | io_in_2_bits_instr[31:20] == 12'hF12
           | io_in_2_bits_instr[31:20] == 12'hF11 | io_in_2_bits_instr[31:20] == 12'h680
           | io_in_2_bits_instr[31:20] == 12'h643 | io_in_2_bits_instr[31:20] == 12'h606
           | io_in_2_bits_instr[31:20] == 12'h603 | io_in_2_bits_instr[31:20] == 12'h602
           | io_in_2_bits_instr[31:20] == 12'h5C4 | io_in_2_bits_instr[31:20] == 12'h5C3
           | io_in_2_bits_instr[31:20] == 12'h5C2 | io_in_2_bits_instr[31:20] == 12'h5C1
           | io_in_2_bits_instr[31:20] == 12'h5C0 | io_in_2_bits_instr[31:20] == 12'h34B
           | io_in_2_bits_instr[31:20] == 12'h34A | io_in_2_bits_instr[31:20] == 12'h343
           | io_in_2_bits_instr[31:20] == 12'h342 | io_in_2_bits_instr[31:20] == 12'h341
           | io_in_2_bits_instr[31:20] == 12'h340 | io_in_2_bits_instr[31:20] == 12'h320
           | io_in_2_bits_instr[31:20] == 12'h30A | io_in_2_bits_instr[31:20] == 12'h306
           | io_in_2_bits_instr[31:20] == 12'h305 | io_in_2_bits_instr[31:20] == 12'h303
           | io_in_2_bits_instr[31:20] == 12'h302 | io_in_2_bits_instr[31:20] == 12'h280
           | io_in_2_bits_instr[31:20] == 12'h243 | io_in_2_bits_instr[31:20] == 12'h242
           | io_in_2_bits_instr[31:20] == 12'h241 | io_in_2_bits_instr[31:20] == 12'h240
           | io_in_2_bits_instr[31:20] == 12'h205 | io_in_2_bits_instr[31:20] == 12'h180
           | io_in_2_bits_instr[31:20] == 12'h143 | io_in_2_bits_instr[31:20] == 12'h142
           | io_in_2_bits_instr[31:20] == 12'h141 | io_in_2_bits_instr[31:20] == 12'h140
           | io_in_2_bits_instr[31:20] == 12'h10A | io_in_2_bits_instr[31:20] == 12'h106
           | io_in_2_bits_instr[31:20] == 12'h105 | io_in_2_bits_instr[31:20] == 12'hA
           | io_in_2_bits_instr[31:20] == 12'h2));
  assign io_out_2_bits_blockBackward = io_in_2_bits_blockBackward & ~isCsrr_2;
  assign io_out_2_bits_flushPipe = io_in_2_bits_flushPipe;
  assign io_out_2_bits_selImm = io_in_2_bits_selImm;
  assign io_out_2_bits_imm =
    fused_lui_load_1
      ? {io_in_1_bits_imm[19:0], io_in_2_bits_imm[11:0]}
      : io_in_2_bits_selImm == 4'hB & io_in_2_bits_fuType == 35'h40
          ? {io_in_2_bits_imm[19:0], io_in_3_bits_imm[11:0]}
          : io_in_2_bits_fuType == 35'h200
              ? {20'h0, io_in_2_bits_lsrc_1, io_in_2_bits_lsrc_0}
              : {10'h0, io_in_2_bits_imm};
  assign io_out_2_bits_fpu_typeTagOut = io_in_2_bits_fpu_typeTagOut;
  assign io_out_2_bits_fpu_wflags = io_in_2_bits_fpu_wflags;
  assign io_out_2_bits_fpu_typ = io_in_2_bits_fpu_typ;
  assign io_out_2_bits_fpu_fmt = io_in_2_bits_fpu_fmt;
  assign io_out_2_bits_fpu_rm = io_in_2_bits_fpu_rm;
  assign io_out_2_bits_vpu_vill = io_in_2_bits_vpu_vill;
  assign io_out_2_bits_vpu_vma = io_in_2_bits_vpu_vma;
  assign io_out_2_bits_vpu_vta = io_in_2_bits_vpu_vta;
  assign io_out_2_bits_vpu_vsew = io_in_2_bits_vpu_vsew;
  assign io_out_2_bits_vpu_vlmul = io_in_2_bits_vpu_vlmul;
  assign io_out_2_bits_vpu_specVill = io_in_2_bits_vpu_specVill;
  assign io_out_2_bits_vpu_specVma = io_in_2_bits_vpu_specVma;
  assign io_out_2_bits_vpu_specVta = io_in_2_bits_vpu_specVta;
  assign io_out_2_bits_vpu_specVsew = io_in_2_bits_vpu_specVsew;
  assign io_out_2_bits_vpu_specVlmul = io_in_2_bits_vpu_specVlmul;
  assign io_out_2_bits_vpu_vm = io_in_2_bits_vpu_vm;
  assign io_out_2_bits_vpu_vstart = io_in_2_bits_vpu_vstart;
  assign io_out_2_bits_vpu_fpu_isFoldTo1_2 = io_in_2_bits_vpu_fpu_isFoldTo1_2;
  assign io_out_2_bits_vpu_fpu_isFoldTo1_4 = io_in_2_bits_vpu_fpu_isFoldTo1_4;
  assign io_out_2_bits_vpu_fpu_isFoldTo1_8 = io_in_2_bits_vpu_fpu_isFoldTo1_8;
  assign io_out_2_bits_vpu_vmask = io_in_2_bits_vpu_vmask;
  assign io_out_2_bits_vpu_nf = io_in_2_bits_vpu_nf;
  assign io_out_2_bits_vpu_veew = io_in_2_bits_vpu_veew;
  assign io_out_2_bits_vpu_isExt = io_in_2_bits_vpu_isExt;
  assign io_out_2_bits_vpu_isNarrow = io_in_2_bits_vpu_isNarrow;
  assign io_out_2_bits_vpu_isDstMask = io_in_2_bits_vpu_isDstMask;
  assign io_out_2_bits_vpu_isOpMask = io_in_2_bits_vpu_isOpMask;
  assign io_out_2_bits_vpu_isDependOldVd = io_in_2_bits_vpu_isDependOldVd;
  assign io_out_2_bits_vpu_isWritePartVd = io_in_2_bits_vpu_isWritePartVd;
  assign io_out_2_bits_vpu_isVleff = io_in_2_bits_vpu_isVleff;
  assign io_out_2_bits_vlsInstr = io_in_2_bits_vlsInstr;
  assign io_out_2_bits_wfflags =
    |(_compressUnit_io_out_masks_2
      & {io_in_5_bits_wfflags,
         io_in_4_bits_wfflags,
         io_in_3_bits_wfflags,
         io_in_2_bits_wfflags,
         io_in_1_bits_wfflags,
         io_in_0_bits_wfflags});
  assign io_out_2_bits_isMove = io_in_2_bits_isMove;
  assign io_out_2_bits_uopIdx = io_in_2_bits_uopIdx;
  assign io_out_2_bits_isVset = io_in_2_bits_isVset;
  assign io_out_2_bits_firstUop =
    _compressUnit_io_out_needRobFlags_1 & io_in_2_bits_firstUop;
  assign io_out_2_bits_lastUop = uops_2_lastUop;
  assign io_out_2_bits_numWB =
    _compressUnit_io_out_needRobFlags_2
      ? (_compressUnit_io_out_needRobFlags_1
           ? (isMove_2 | (|_GEN_26) | io_in_2_bits_trigger == 4'h1
                ? 7'h0
                : io_in_2_bits_numWB)
           : {4'h0,
              3'(_compressUnit_io_out_instrSizes_2
                 - (3'({1'h0,
                        2'({1'h0, _compressUnit_io_out_masks_2[0] & isMove_0}
                           + 2'({1'h0, _compressUnit_io_out_masks_2[1] & isMove_1}
                                + {1'h0, _compressUnit_io_out_masks_2[2] & isMove_2}))}
                       + {1'h0,
                          2'({1'h0, _compressUnit_io_out_masks_2[3] & isMove_3}
                             + 2'({1'h0, _compressUnit_io_out_masks_2[4] & isMove_4}
                                  + {1'h0,
                                     _compressUnit_io_out_masks_2[5] & isMove_5}))})))})
      : {4'h0,
         3'(_compressUnit_io_out_instrSizes_2
            - (3'({1'h0,
                   2'({1'h0, _compressUnit_io_out_masks_2[0] & isMove_0}
                      + 2'({1'h0, _compressUnit_io_out_masks_2[1] & isMove_1}
                           + {1'h0, _compressUnit_io_out_masks_2[2] & isMove_2}))}
                  + {1'h0,
                     2'({1'h0, _compressUnit_io_out_masks_2[3] & isMove_3}
                        + 2'({1'h0, _compressUnit_io_out_masks_2[4] & isMove_4}
                             + {1'h0, _compressUnit_io_out_masks_2[5] & isMove_5}))})))};
  assign io_out_2_bits_commitType = io_in_2_bits_commitType;
  assign io_out_2_bits_psrc_0 = io_out_2_bits_psrc_0_0;
  assign io_out_2_bits_psrc_1 =
    io_in_1_bits_ldest == io_in_2_bits_lsrc_1
    & (intCond_1_1 & needIntDest_1 | fpCond_1_1 & needFpDest_1 | vecCond_1_1
       & needVecDest_1)
      ? io_out_1_bits_pdest_0
      : io_in_0_bits_ldest == io_in_2_bits_lsrc_1
        & (intCond_1_1 & needIntDest_0 | fpCond_1_1 & needFpDest_0 | vecCond_1_1
           & needVecDest_0)
          ? io_out_0_bits_pdest_0
          : io_fusionInfo_2_rs2FromRs2 | io_fusionInfo_2_rs2FromRs1
              ? (io_fusionInfo_2_rs2FromRs2 ? io_intReadPorts_3_1 : io_intReadPorts_3_0)
              : io_fusionInfo_2_rs2FromZero
                  ? 8'h0
                  : (io_in_2_bits_srcType_1[0] ? io_intReadPorts_2_1 : 8'h0)
                    | (io_in_2_bits_srcType_1[1] ? io_fpReadPorts_2_1 : 8'h0)
                    | (io_in_2_bits_srcType_1[2] ? io_vecReadPorts_2_1 : 8'h0);
  assign io_out_2_bits_psrc_2 =
    io_in_1_bits_ldest == io_in_2_bits_lsrc_2
    & (intCond_2_1 & needIntDest_1 | fpCond_2_1 & needFpDest_1 | vecCond_2_1
       & needVecDest_1)
      ? io_out_1_bits_pdest_0
      : io_in_0_bits_ldest == io_in_2_bits_lsrc_2
        & (intCond_2_1 & needIntDest_0 | fpCond_2_1 & needFpDest_0 | vecCond_2_1
           & needVecDest_0)
          ? io_out_0_bits_pdest_0
          : (io_in_2_bits_srcType_2[1] ? io_fpReadPorts_2_2 : 8'h0)
            | (io_in_2_bits_srcType_2[2] ? io_vecReadPorts_2_2 : 8'h0);
  assign io_out_2_bits_psrc_3 =
    io_in_1_bits_ldest == io_in_2_bits_lsrc_3
    & (intCond_3_1 & needIntDest_1 | fpCond_3_1 & needFpDest_1 | vecCond_3_1
       & needVecDest_1) | v0Cond_3_1 & needV0Dest_1
      ? io_out_1_bits_pdest_0
      : io_in_0_bits_ldest == io_in_2_bits_lsrc_3
        & (intCond_3_1 & needIntDest_0 | fpCond_3_1 & needFpDest_0 | vecCond_3_1
           & needVecDest_0) | v0Cond_3_1 & needV0Dest_0
          ? io_out_0_bits_pdest_0
          : io_v0ReadPorts_2_0;
  assign io_out_2_bits_psrc_4 =
    io_in_1_bits_ldest == io_in_2_bits_lsrc_4
    & (intCond_4_1 & needIntDest_1 | fpCond_4_1 & needFpDest_1 | vlCond_4_1
       & needVecDest_1) | vlCond_4_1 & needVlDest_1
      ? io_out_1_bits_pdest_0
      : io_in_0_bits_ldest == io_in_2_bits_lsrc_4
        & (intCond_4_1 & needIntDest_0 | fpCond_4_1 & needFpDest_0 | vlCond_4_1
           & needVecDest_0) | vlCond_4_1 & needVlDest_0
          ? io_out_0_bits_pdest_0
          : io_vlReadPorts_2_0;
  assign io_out_2_bits_pdest = io_out_2_bits_pdest_0;
  assign io_out_2_bits_robIdx_flag = uops_2_robIdx_reverse_flag ^ robIdxHead_flag;
  assign io_out_2_bits_robIdx_value =
    uops_2_robIdx_reverse_flag
      ? _uops_2_robIdx_diff_T_4[7:0]
      : uops_2_robIdx_new_value[7:0];
  assign io_out_2_bits_instrSize = _compressUnit_io_out_instrSizes_2;
  assign io_out_2_bits_dirtyFs =
    |(_compressUnit_io_out_masks_2
      & {io_in_5_bits_fpWen,
         io_in_4_bits_fpWen,
         io_in_3_bits_fpWen,
         io_in_2_bits_fpWen,
         io_in_1_bits_fpWen,
         io_in_0_bits_fpWen});
  assign io_out_2_bits_dirtyVs =
    |(_compressUnit_io_out_masks_2
      & {(|io_in_5_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_146 | _uops_5_dirtyVs_T_147 | _uops_5_dirtyVs_T_149)
           & ~(io_in_5_bits_fuType[24] & _uops_5_dirtyVs_T_155 | io_in_5_bits_fuType[18]
               & _uops_5_dirtyVs_T_159 | io_in_5_bits_fuType[18] & _uops_5_dirtyVs_T_163
               | io_in_5_bits_fuType[18] & _uops_5_dirtyVs_T_167),
         (|io_in_4_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_117 | _uops_5_dirtyVs_T_118 | _uops_5_dirtyVs_T_120)
           & ~(io_in_4_bits_fuType[24] & _uops_5_dirtyVs_T_126 | io_in_4_bits_fuType[18]
               & _uops_5_dirtyVs_T_130 | io_in_4_bits_fuType[18] & _uops_5_dirtyVs_T_134
               | io_in_4_bits_fuType[18] & _uops_5_dirtyVs_T_138),
         (|io_in_3_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_88 | _uops_5_dirtyVs_T_89 | _uops_5_dirtyVs_T_91)
           & ~(io_in_3_bits_fuType[24] & _uops_5_dirtyVs_T_97 | io_in_3_bits_fuType[18]
               & _uops_5_dirtyVs_T_101 | io_in_3_bits_fuType[18] & _uops_5_dirtyVs_T_105
               | io_in_3_bits_fuType[18] & _uops_5_dirtyVs_T_109),
         (|io_in_2_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_59 | _uops_5_dirtyVs_T_60 | _uops_5_dirtyVs_T_62)
           & ~(io_in_2_bits_fuType[24] & _uops_5_dirtyVs_T_68 | io_in_2_bits_fuType[18]
               & _uops_5_dirtyVs_T_72 | io_in_2_bits_fuType[18] & _uops_5_dirtyVs_T_76
               | io_in_2_bits_fuType[18] & _uops_5_dirtyVs_T_80),
         (|io_in_1_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_30 | _uops_5_dirtyVs_T_31 | _uops_5_dirtyVs_T_33)
           & ~(io_in_1_bits_fuType[24] & _uops_5_dirtyVs_T_39 | io_in_1_bits_fuType[18]
               & _uops_5_dirtyVs_T_43 | io_in_1_bits_fuType[18] & _uops_5_dirtyVs_T_47
               | io_in_1_bits_fuType[18] & _uops_5_dirtyVs_T_51),
         (|io_in_0_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_1 | _uops_5_dirtyVs_T_2 | _uops_5_dirtyVs_T_4)
           & ~(io_in_0_bits_fuType[24] & _uops_5_dirtyVs_T_10 | io_in_0_bits_fuType[18]
               & _uops_5_dirtyVs_T_14 | io_in_0_bits_fuType[18] & _uops_5_dirtyVs_T_18
               | io_in_0_bits_fuType[18] & _uops_5_dirtyVs_T_22)});
  assign io_out_2_bits_traceBlockInPipe_itype =
    uops_2_traceBlockInPipe_itype_isBranch | uops_2_traceBlockInPipe_itype_isJal
    | (&io_in_2_bits_preDecodeInfo_brType)
      ? {(&io_in_2_bits_preDecodeInfo_brType)
           & (_uops_2_traceBlockInPipe_itype_jumpType_T_59
              | _uops_2_traceBlockInPipe_itype_jumpType_T_60)
           & (~(_uops_2_traceBlockInPipe_itype_jumpType_T_54
                | _uops_2_traceBlockInPipe_itype_jumpType_T_55)
              | (_uops_2_traceBlockInPipe_itype_jumpType_T_54
                 | _uops_2_traceBlockInPipe_itype_jumpType_T_55)
              & uops_2_traceBlockInPipe_itype_isEqualRdRs),
         uops_2_traceBlockInPipe_itype_isBranch,
         2'h0}
        | (uops_2_traceBlockInPipe_itype_isJal
           & (_uops_2_traceBlockInPipe_itype_jumpType_T_59
              | _uops_2_traceBlockInPipe_itype_jumpType_T_60)
             ? 4'h9
             : 4'h0)
        | ((&io_in_2_bits_preDecodeInfo_brType) & ~(|io_in_2_bits_ldest)
           & ~(_uops_2_traceBlockInPipe_itype_jumpType_T_54
               | _uops_2_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hA
             : 4'h0)
        | (uops_2_traceBlockInPipe_itype_isJal & ~(|io_in_2_bits_ldest) ? 4'hB : 4'h0)
        | ((&io_in_2_bits_preDecodeInfo_brType)
           & (_uops_2_traceBlockInPipe_itype_jumpType_T_59
              | _uops_2_traceBlockInPipe_itype_jumpType_T_60)
           & (_uops_2_traceBlockInPipe_itype_jumpType_T_54
              | _uops_2_traceBlockInPipe_itype_jumpType_T_55)
           & ~uops_2_traceBlockInPipe_itype_isEqualRdRs
             ? 4'hC
             : 4'h0)
        | ((&io_in_2_bits_preDecodeInfo_brType)
           & ~(_uops_2_traceBlockInPipe_itype_jumpType_T_59
               | _uops_2_traceBlockInPipe_itype_jumpType_T_60)
           & (_uops_2_traceBlockInPipe_itype_jumpType_T_54
              | _uops_2_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hD
             : 4'h0)
        | ((&io_in_2_bits_preDecodeInfo_brType)
           & ~(_uops_2_traceBlockInPipe_itype_jumpType_T_59
               | _uops_2_traceBlockInPipe_itype_jumpType_T_60) & (|io_in_2_bits_ldest)
           & ~(_uops_2_traceBlockInPipe_itype_jumpType_T_54
               | _uops_2_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hE
             : 4'h0)
        | {4{uops_2_traceBlockInPipe_itype_isJal
               & ~(_uops_2_traceBlockInPipe_itype_jumpType_T_59
                   | _uops_2_traceBlockInPipe_itype_jumpType_T_60)
               & (|io_in_2_bits_ldest)}}
      : 4'h0;
  assign io_out_2_bits_traceBlockInPipe_iretire =
    _compressUnit_io_out_canCompressVec_2
      ? 4'(4'({1'h0,
               3'({1'h0, _compressUnit_io_out_masks_2[0] ? halfWordNumVec_0 : 2'h0}
                  + {1'h0, _compressUnit_io_out_masks_2[1] ? halfWordNumVec_1 : 2'h0})}
              + {2'h0, _compressUnit_io_out_masks_2[2] ? halfWordNumVec_2 : 2'h0})
           + 4'({2'h0, _compressUnit_io_out_masks_2[3] ? halfWordNumVec_3 : 2'h0}
                + 4'({2'h0, _compressUnit_io_out_masks_2[4] ? halfWordNumVec_4 : 2'h0}
                     + {2'h0,
                        _compressUnit_io_out_masks_2[5] ? halfWordNumVec_5 : 2'h0})))
      : {1'h0,
         3'({1'h0, io_in_2_bits_commitType[2] ? halfWordNumVec_3 : 2'h0}
            + {1'h0, halfWordNumVec_2})};
  assign io_out_2_bits_traceBlockInPipe_ilastsize =
    _compressUnit_io_out_canCompressVec_2
      ? ~(_compressUnit_io_out_masks_2[5]
            ? io_in_5_bits_preDecodeInfo_isRVC
            : _compressUnit_io_out_masks_2[4]
                ? io_in_4_bits_preDecodeInfo_isRVC
                : _compressUnit_io_out_masks_2[3]
                    ? io_in_3_bits_preDecodeInfo_isRVC
                    : _compressUnit_io_out_masks_2[2] & io_in_2_bits_preDecodeInfo_isRVC)
      : io_in_2_bits_commitType[2]
          ? ~io_in_3_bits_preDecodeInfo_isRVC
          : ~io_in_2_bits_preDecodeInfo_isRVC;
  assign io_out_2_bits_eliminatedMove = isMove_2;
  assign io_out_2_bits_snapshot = io_out_2_bits_snapshot_0;
  assign io_out_2_bits_numLsElem =
    io_in_2_valid & isVlsType_2 & ~(io_in_2_bits_vpu_isVleff & uops_2_lastUop)
      ? (isVlsType_2 & ~(|(io_in_2_bits_fuOpType[6:5]))
         & (io_in_2_bits_fuOpType[8] ^ io_in_2_bits_fuOpType[7])
           ? 5'h2
           : (instType_2 == 3'h0
                ? {_GEN_8, &emul_2, _numLsElem_T_560, _numLsElem_T_559, 1'h0} >> _GEN_9
                : 5'h0)
             | (instType_2 == 3'h2
                  ? {_GEN_8, &emul_2, _numLsElem_T_560, _numLsElem_T_559, 1'h0} >> _GEN_9
                  : 5'h0)
             | (instType_2 == 3'h1
                  ? ($signed(emul_2) > $signed(io_in_2_bits_vpu_vlmul)
                       ? {_GEN_8, &emul_2, _numLsElem_T_560, _numLsElem_T_559, 1'h0}
                         >> _GEN_9
                       : {_GEN_10,
                          &io_in_2_bits_vpu_vlmul,
                          _numLsElem_T_516,
                          _numLsElem_T_515,
                          1'h0} >> _GEN_11)
                  : 5'h0)
             | (instType_2 == 3'h3
                  ? ($signed(emul_2) > $signed(io_in_2_bits_vpu_vlmul)
                       ? {_GEN_8, &emul_2, _numLsElem_T_560, _numLsElem_T_559, 1'h0}
                         >> _GEN_9
                       : {_GEN_10,
                          &io_in_2_bits_vpu_vlmul,
                          _numLsElem_T_516,
                          _numLsElem_T_515,
                          1'h0} >> _GEN_11)
                  : 5'h0)
             | (instType_2 == 3'h4
                  ? {_GEN_8, &emul_2, _numLsElem_T_560, _numLsElem_T_559, 1'h0} >> _GEN_9
                  : 5'h0)
             | (instType_2 == 3'h6
                  ? {_GEN_8, &emul_2, _numLsElem_T_560, _numLsElem_T_559, 1'h0} >> _GEN_9
                  : 5'h0) | (instType_2 == 3'h5 ? numLsElem_segmentIndexFlowNum_2 : 5'h0)
             | ((&instType_2) ? numLsElem_segmentIndexFlowNum_2 : 5'h0))
      : 5'h0;
  assign io_out_3_valid = io_out_3_valid_0;
  assign io_out_3_bits_exceptionVec_0 = io_in_3_bits_exceptionVec_0;
  assign io_out_3_bits_exceptionVec_1 = io_in_3_bits_exceptionVec_1;
  assign io_out_3_bits_exceptionVec_2 = io_in_3_bits_exceptionVec_2;
  assign io_out_3_bits_exceptionVec_3 = io_in_3_bits_exceptionVec_3;
  assign io_out_3_bits_exceptionVec_12 = io_in_3_bits_exceptionVec_12;
  assign io_out_3_bits_exceptionVec_20 = io_in_3_bits_exceptionVec_20;
  assign io_out_3_bits_exceptionVec_22 = io_in_3_bits_exceptionVec_22;
  assign io_out_3_bits_isFetchMalAddr = io_in_3_bits_isFetchMalAddr;
  assign io_out_3_bits_hasException = (|_GEN_27) | io_in_3_bits_trigger == 4'h1;
  assign io_out_3_bits_trigger = io_in_3_bits_trigger;
  assign io_out_3_bits_preDecodeInfo_isRVC = io_in_3_bits_preDecodeInfo_isRVC;
  assign io_out_3_bits_pred_taken = io_in_3_bits_pred_taken;
  assign io_out_3_bits_crossPageIPFFix = io_in_3_bits_crossPageIPFFix;
  assign io_out_3_bits_ftqPtr_flag = uops_3_ftqPtr_flag;
  assign io_out_3_bits_ftqPtr_value = uops_3_ftqPtr_value;
  assign io_out_3_bits_ftqOffset = uops_3_ftqOffset;
  assign io_out_3_bits_srcType_0 = fused_lui_load_2 ? 4'h0 : io_in_3_bits_srcType_0;
  assign io_out_3_bits_srcType_1 = io_in_3_bits_srcType_1;
  assign io_out_3_bits_srcType_2 = io_in_3_bits_srcType_2;
  assign io_out_3_bits_srcType_3 = io_in_3_bits_srcType_3;
  assign io_out_3_bits_srcType_4 = io_in_3_bits_srcType_4;
  assign io_out_3_bits_ldest = io_in_3_bits_ldest;
  assign io_out_3_bits_fuType = io_in_3_bits_fuType;
  assign io_out_3_bits_fuOpType = io_in_3_bits_fuOpType;
  assign io_out_3_bits_rfWen = io_in_3_bits_rfWen;
  assign io_out_3_bits_fpWen = io_in_3_bits_fpWen;
  assign io_out_3_bits_vecWen = io_in_3_bits_vecWen;
  assign io_out_3_bits_v0Wen = io_in_3_bits_v0Wen;
  assign io_out_3_bits_vlWen = io_in_3_bits_vlWen;
  assign io_out_3_bits_waitForward =
    io_in_3_bits_waitForward
    & ~(isCsrr_3
        & (io_in_3_bits_instr[31:20] == 12'hF15 | io_in_3_bits_instr[31:20] == 12'hF14
           | io_in_3_bits_instr[31:20] == 12'hF13 | io_in_3_bits_instr[31:20] == 12'hF12
           | io_in_3_bits_instr[31:20] == 12'hF11 | io_in_3_bits_instr[31:20] == 12'h680
           | io_in_3_bits_instr[31:20] == 12'h643 | io_in_3_bits_instr[31:20] == 12'h606
           | io_in_3_bits_instr[31:20] == 12'h603 | io_in_3_bits_instr[31:20] == 12'h602
           | io_in_3_bits_instr[31:20] == 12'h5C4 | io_in_3_bits_instr[31:20] == 12'h5C3
           | io_in_3_bits_instr[31:20] == 12'h5C2 | io_in_3_bits_instr[31:20] == 12'h5C1
           | io_in_3_bits_instr[31:20] == 12'h5C0 | io_in_3_bits_instr[31:20] == 12'h34B
           | io_in_3_bits_instr[31:20] == 12'h34A | io_in_3_bits_instr[31:20] == 12'h343
           | io_in_3_bits_instr[31:20] == 12'h342 | io_in_3_bits_instr[31:20] == 12'h341
           | io_in_3_bits_instr[31:20] == 12'h340 | io_in_3_bits_instr[31:20] == 12'h320
           | io_in_3_bits_instr[31:20] == 12'h30A | io_in_3_bits_instr[31:20] == 12'h306
           | io_in_3_bits_instr[31:20] == 12'h305 | io_in_3_bits_instr[31:20] == 12'h303
           | io_in_3_bits_instr[31:20] == 12'h302 | io_in_3_bits_instr[31:20] == 12'h280
           | io_in_3_bits_instr[31:20] == 12'h243 | io_in_3_bits_instr[31:20] == 12'h242
           | io_in_3_bits_instr[31:20] == 12'h241 | io_in_3_bits_instr[31:20] == 12'h240
           | io_in_3_bits_instr[31:20] == 12'h205 | io_in_3_bits_instr[31:20] == 12'h180
           | io_in_3_bits_instr[31:20] == 12'h143 | io_in_3_bits_instr[31:20] == 12'h142
           | io_in_3_bits_instr[31:20] == 12'h141 | io_in_3_bits_instr[31:20] == 12'h140
           | io_in_3_bits_instr[31:20] == 12'h10A | io_in_3_bits_instr[31:20] == 12'h106
           | io_in_3_bits_instr[31:20] == 12'h105 | io_in_3_bits_instr[31:20] == 12'hA
           | io_in_3_bits_instr[31:20] == 12'h2));
  assign io_out_3_bits_blockBackward = io_in_3_bits_blockBackward & ~isCsrr_3;
  assign io_out_3_bits_flushPipe = io_in_3_bits_flushPipe;
  assign io_out_3_bits_selImm = io_in_3_bits_selImm;
  assign io_out_3_bits_imm =
    fused_lui_load_2
      ? {io_in_2_bits_imm[19:0], io_in_3_bits_imm[11:0]}
      : io_in_3_bits_selImm == 4'hB & io_in_3_bits_fuType == 35'h40
          ? {io_in_3_bits_imm[19:0], io_in_4_bits_imm[11:0]}
          : io_in_3_bits_fuType == 35'h200
              ? {20'h0, io_in_3_bits_lsrc_1, io_in_3_bits_lsrc_0}
              : {10'h0, io_in_3_bits_imm};
  assign io_out_3_bits_fpu_typeTagOut = io_in_3_bits_fpu_typeTagOut;
  assign io_out_3_bits_fpu_wflags = io_in_3_bits_fpu_wflags;
  assign io_out_3_bits_fpu_typ = io_in_3_bits_fpu_typ;
  assign io_out_3_bits_fpu_fmt = io_in_3_bits_fpu_fmt;
  assign io_out_3_bits_fpu_rm = io_in_3_bits_fpu_rm;
  assign io_out_3_bits_vpu_vill = io_in_3_bits_vpu_vill;
  assign io_out_3_bits_vpu_vma = io_in_3_bits_vpu_vma;
  assign io_out_3_bits_vpu_vta = io_in_3_bits_vpu_vta;
  assign io_out_3_bits_vpu_vsew = io_in_3_bits_vpu_vsew;
  assign io_out_3_bits_vpu_vlmul = io_in_3_bits_vpu_vlmul;
  assign io_out_3_bits_vpu_specVill = io_in_3_bits_vpu_specVill;
  assign io_out_3_bits_vpu_specVma = io_in_3_bits_vpu_specVma;
  assign io_out_3_bits_vpu_specVta = io_in_3_bits_vpu_specVta;
  assign io_out_3_bits_vpu_specVsew = io_in_3_bits_vpu_specVsew;
  assign io_out_3_bits_vpu_specVlmul = io_in_3_bits_vpu_specVlmul;
  assign io_out_3_bits_vpu_vm = io_in_3_bits_vpu_vm;
  assign io_out_3_bits_vpu_vstart = io_in_3_bits_vpu_vstart;
  assign io_out_3_bits_vpu_fpu_isFoldTo1_2 = io_in_3_bits_vpu_fpu_isFoldTo1_2;
  assign io_out_3_bits_vpu_fpu_isFoldTo1_4 = io_in_3_bits_vpu_fpu_isFoldTo1_4;
  assign io_out_3_bits_vpu_fpu_isFoldTo1_8 = io_in_3_bits_vpu_fpu_isFoldTo1_8;
  assign io_out_3_bits_vpu_vmask = io_in_3_bits_vpu_vmask;
  assign io_out_3_bits_vpu_nf = io_in_3_bits_vpu_nf;
  assign io_out_3_bits_vpu_veew = io_in_3_bits_vpu_veew;
  assign io_out_3_bits_vpu_isExt = io_in_3_bits_vpu_isExt;
  assign io_out_3_bits_vpu_isNarrow = io_in_3_bits_vpu_isNarrow;
  assign io_out_3_bits_vpu_isDstMask = io_in_3_bits_vpu_isDstMask;
  assign io_out_3_bits_vpu_isOpMask = io_in_3_bits_vpu_isOpMask;
  assign io_out_3_bits_vpu_isDependOldVd = io_in_3_bits_vpu_isDependOldVd;
  assign io_out_3_bits_vpu_isWritePartVd = io_in_3_bits_vpu_isWritePartVd;
  assign io_out_3_bits_vpu_isVleff = io_in_3_bits_vpu_isVleff;
  assign io_out_3_bits_vlsInstr = io_in_3_bits_vlsInstr;
  assign io_out_3_bits_wfflags =
    |(_compressUnit_io_out_masks_3
      & {io_in_5_bits_wfflags,
         io_in_4_bits_wfflags,
         io_in_3_bits_wfflags,
         io_in_2_bits_wfflags,
         io_in_1_bits_wfflags,
         io_in_0_bits_wfflags});
  assign io_out_3_bits_isMove = io_in_3_bits_isMove;
  assign io_out_3_bits_uopIdx = io_in_3_bits_uopIdx;
  assign io_out_3_bits_isVset = io_in_3_bits_isVset;
  assign io_out_3_bits_firstUop =
    _compressUnit_io_out_needRobFlags_2 & io_in_3_bits_firstUop;
  assign io_out_3_bits_lastUop = uops_3_lastUop;
  assign io_out_3_bits_numWB =
    _compressUnit_io_out_needRobFlags_3
      ? (_compressUnit_io_out_needRobFlags_2
           ? (isMove_3 | (|_GEN_27) | io_in_3_bits_trigger == 4'h1
                ? 7'h0
                : io_in_3_bits_numWB)
           : {4'h0,
              3'(_compressUnit_io_out_instrSizes_3
                 - (3'({1'h0,
                        2'({1'h0, _compressUnit_io_out_masks_3[0] & isMove_0}
                           + 2'({1'h0, _compressUnit_io_out_masks_3[1] & isMove_1}
                                + {1'h0, _compressUnit_io_out_masks_3[2] & isMove_2}))}
                       + {1'h0,
                          2'({1'h0, _compressUnit_io_out_masks_3[3] & isMove_3}
                             + 2'({1'h0, _compressUnit_io_out_masks_3[4] & isMove_4}
                                  + {1'h0,
                                     _compressUnit_io_out_masks_3[5] & isMove_5}))})))})
      : {4'h0,
         3'(_compressUnit_io_out_instrSizes_3
            - (3'({1'h0,
                   2'({1'h0, _compressUnit_io_out_masks_3[0] & isMove_0}
                      + 2'({1'h0, _compressUnit_io_out_masks_3[1] & isMove_1}
                           + {1'h0, _compressUnit_io_out_masks_3[2] & isMove_2}))}
                  + {1'h0,
                     2'({1'h0, _compressUnit_io_out_masks_3[3] & isMove_3}
                        + 2'({1'h0, _compressUnit_io_out_masks_3[4] & isMove_4}
                             + {1'h0, _compressUnit_io_out_masks_3[5] & isMove_5}))})))};
  assign io_out_3_bits_commitType = io_in_3_bits_commitType;
  assign io_out_3_bits_psrc_0 = io_out_3_bits_psrc_0_0;
  assign io_out_3_bits_psrc_1 =
    io_in_2_bits_ldest == io_in_3_bits_lsrc_1
    & (intCond_1_2 & needIntDest_2 | fpCond_1_2 & needFpDest_2 | vecCond_1_2
       & needVecDest_2)
      ? io_out_2_bits_pdest_0
      : io_in_1_bits_ldest == io_in_3_bits_lsrc_1
        & (intCond_1_2 & needIntDest_1 | fpCond_1_2 & needFpDest_1 | vecCond_1_2
           & needVecDest_1)
          ? io_out_1_bits_pdest_0
          : io_in_0_bits_ldest == io_in_3_bits_lsrc_1
            & (intCond_1_2 & needIntDest_0 | fpCond_1_2 & needFpDest_0 | vecCond_1_2
               & needVecDest_0)
              ? io_out_0_bits_pdest_0
              : io_fusionInfo_3_rs2FromRs2 | io_fusionInfo_3_rs2FromRs1
                  ? (io_fusionInfo_3_rs2FromRs2
                       ? io_intReadPorts_4_1
                       : io_intReadPorts_4_0)
                  : io_fusionInfo_3_rs2FromZero
                      ? 8'h0
                      : (io_in_3_bits_srcType_1[0] ? io_intReadPorts_3_1 : 8'h0)
                        | (io_in_3_bits_srcType_1[1] ? io_fpReadPorts_3_1 : 8'h0)
                        | (io_in_3_bits_srcType_1[2] ? io_vecReadPorts_3_1 : 8'h0);
  assign io_out_3_bits_psrc_2 =
    io_in_2_bits_ldest == io_in_3_bits_lsrc_2
    & (intCond_2_2 & needIntDest_2 | fpCond_2_2 & needFpDest_2 | vecCond_2_2
       & needVecDest_2)
      ? io_out_2_bits_pdest_0
      : io_in_1_bits_ldest == io_in_3_bits_lsrc_2
        & (intCond_2_2 & needIntDest_1 | fpCond_2_2 & needFpDest_1 | vecCond_2_2
           & needVecDest_1)
          ? io_out_1_bits_pdest_0
          : io_in_0_bits_ldest == io_in_3_bits_lsrc_2
            & (intCond_2_2 & needIntDest_0 | fpCond_2_2 & needFpDest_0 | vecCond_2_2
               & needVecDest_0)
              ? io_out_0_bits_pdest_0
              : (io_in_3_bits_srcType_2[1] ? io_fpReadPorts_3_2 : 8'h0)
                | (io_in_3_bits_srcType_2[2] ? io_vecReadPorts_3_2 : 8'h0);
  assign io_out_3_bits_psrc_3 =
    io_in_2_bits_ldest == io_in_3_bits_lsrc_3
    & (intCond_3_2 & needIntDest_2 | fpCond_3_2 & needFpDest_2 | vecCond_3_2
       & needVecDest_2) | v0Cond_3_2 & needV0Dest_2
      ? io_out_2_bits_pdest_0
      : io_in_1_bits_ldest == io_in_3_bits_lsrc_3
        & (intCond_3_2 & needIntDest_1 | fpCond_3_2 & needFpDest_1 | vecCond_3_2
           & needVecDest_1) | v0Cond_3_2 & needV0Dest_1
          ? io_out_1_bits_pdest_0
          : io_in_0_bits_ldest == io_in_3_bits_lsrc_3
            & (intCond_3_2 & needIntDest_0 | fpCond_3_2 & needFpDest_0 | vecCond_3_2
               & needVecDest_0) | v0Cond_3_2 & needV0Dest_0
              ? io_out_0_bits_pdest_0
              : io_v0ReadPorts_3_0;
  assign io_out_3_bits_psrc_4 =
    io_in_2_bits_ldest == io_in_3_bits_lsrc_4
    & (intCond_4_2 & needIntDest_2 | fpCond_4_2 & needFpDest_2 | vlCond_4_2
       & needVecDest_2) | vlCond_4_2 & needVlDest_2
      ? io_out_2_bits_pdest_0
      : io_in_1_bits_ldest == io_in_3_bits_lsrc_4
        & (intCond_4_2 & needIntDest_1 | fpCond_4_2 & needFpDest_1 | vlCond_4_2
           & needVecDest_1) | vlCond_4_2 & needVlDest_1
          ? io_out_1_bits_pdest_0
          : io_in_0_bits_ldest == io_in_3_bits_lsrc_4
            & (intCond_4_2 & needIntDest_0 | fpCond_4_2 & needFpDest_0 | vlCond_4_2
               & needVecDest_0) | vlCond_4_2 & needVlDest_0
              ? io_out_0_bits_pdest_0
              : io_vlReadPorts_3_0;
  assign io_out_3_bits_pdest = io_out_3_bits_pdest_0;
  assign io_out_3_bits_robIdx_flag = uops_3_robIdx_reverse_flag ^ robIdxHead_flag;
  assign io_out_3_bits_robIdx_value =
    uops_3_robIdx_reverse_flag
      ? _uops_3_robIdx_diff_T_4[7:0]
      : uops_3_robIdx_new_value[7:0];
  assign io_out_3_bits_instrSize = _compressUnit_io_out_instrSizes_3;
  assign io_out_3_bits_dirtyFs =
    |(_compressUnit_io_out_masks_3
      & {io_in_5_bits_fpWen,
         io_in_4_bits_fpWen,
         io_in_3_bits_fpWen,
         io_in_2_bits_fpWen,
         io_in_1_bits_fpWen,
         io_in_0_bits_fpWen});
  assign io_out_3_bits_dirtyVs =
    |(_compressUnit_io_out_masks_3
      & {(|io_in_5_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_146 | _uops_5_dirtyVs_T_147 | _uops_5_dirtyVs_T_149)
           & ~(io_in_5_bits_fuType[24] & _uops_5_dirtyVs_T_155 | io_in_5_bits_fuType[18]
               & _uops_5_dirtyVs_T_159 | io_in_5_bits_fuType[18] & _uops_5_dirtyVs_T_163
               | io_in_5_bits_fuType[18] & _uops_5_dirtyVs_T_167),
         (|io_in_4_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_117 | _uops_5_dirtyVs_T_118 | _uops_5_dirtyVs_T_120)
           & ~(io_in_4_bits_fuType[24] & _uops_5_dirtyVs_T_126 | io_in_4_bits_fuType[18]
               & _uops_5_dirtyVs_T_130 | io_in_4_bits_fuType[18] & _uops_5_dirtyVs_T_134
               | io_in_4_bits_fuType[18] & _uops_5_dirtyVs_T_138),
         (|io_in_3_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_88 | _uops_5_dirtyVs_T_89 | _uops_5_dirtyVs_T_91)
           & ~(io_in_3_bits_fuType[24] & _uops_5_dirtyVs_T_97 | io_in_3_bits_fuType[18]
               & _uops_5_dirtyVs_T_101 | io_in_3_bits_fuType[18] & _uops_5_dirtyVs_T_105
               | io_in_3_bits_fuType[18] & _uops_5_dirtyVs_T_109),
         (|io_in_2_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_59 | _uops_5_dirtyVs_T_60 | _uops_5_dirtyVs_T_62)
           & ~(io_in_2_bits_fuType[24] & _uops_5_dirtyVs_T_68 | io_in_2_bits_fuType[18]
               & _uops_5_dirtyVs_T_72 | io_in_2_bits_fuType[18] & _uops_5_dirtyVs_T_76
               | io_in_2_bits_fuType[18] & _uops_5_dirtyVs_T_80),
         (|io_in_1_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_30 | _uops_5_dirtyVs_T_31 | _uops_5_dirtyVs_T_33)
           & ~(io_in_1_bits_fuType[24] & _uops_5_dirtyVs_T_39 | io_in_1_bits_fuType[18]
               & _uops_5_dirtyVs_T_43 | io_in_1_bits_fuType[18] & _uops_5_dirtyVs_T_47
               | io_in_1_bits_fuType[18] & _uops_5_dirtyVs_T_51),
         (|io_in_0_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_1 | _uops_5_dirtyVs_T_2 | _uops_5_dirtyVs_T_4)
           & ~(io_in_0_bits_fuType[24] & _uops_5_dirtyVs_T_10 | io_in_0_bits_fuType[18]
               & _uops_5_dirtyVs_T_14 | io_in_0_bits_fuType[18] & _uops_5_dirtyVs_T_18
               | io_in_0_bits_fuType[18] & _uops_5_dirtyVs_T_22)});
  assign io_out_3_bits_traceBlockInPipe_itype =
    uops_3_traceBlockInPipe_itype_isBranch | uops_3_traceBlockInPipe_itype_isJal
    | (&io_in_3_bits_preDecodeInfo_brType)
      ? {(&io_in_3_bits_preDecodeInfo_brType)
           & (_uops_3_traceBlockInPipe_itype_jumpType_T_59
              | _uops_3_traceBlockInPipe_itype_jumpType_T_60)
           & (~(_uops_3_traceBlockInPipe_itype_jumpType_T_54
                | _uops_3_traceBlockInPipe_itype_jumpType_T_55)
              | (_uops_3_traceBlockInPipe_itype_jumpType_T_54
                 | _uops_3_traceBlockInPipe_itype_jumpType_T_55)
              & uops_3_traceBlockInPipe_itype_isEqualRdRs),
         uops_3_traceBlockInPipe_itype_isBranch,
         2'h0}
        | (uops_3_traceBlockInPipe_itype_isJal
           & (_uops_3_traceBlockInPipe_itype_jumpType_T_59
              | _uops_3_traceBlockInPipe_itype_jumpType_T_60)
             ? 4'h9
             : 4'h0)
        | ((&io_in_3_bits_preDecodeInfo_brType) & ~(|io_in_3_bits_ldest)
           & ~(_uops_3_traceBlockInPipe_itype_jumpType_T_54
               | _uops_3_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hA
             : 4'h0)
        | (uops_3_traceBlockInPipe_itype_isJal & ~(|io_in_3_bits_ldest) ? 4'hB : 4'h0)
        | ((&io_in_3_bits_preDecodeInfo_brType)
           & (_uops_3_traceBlockInPipe_itype_jumpType_T_59
              | _uops_3_traceBlockInPipe_itype_jumpType_T_60)
           & (_uops_3_traceBlockInPipe_itype_jumpType_T_54
              | _uops_3_traceBlockInPipe_itype_jumpType_T_55)
           & ~uops_3_traceBlockInPipe_itype_isEqualRdRs
             ? 4'hC
             : 4'h0)
        | ((&io_in_3_bits_preDecodeInfo_brType)
           & ~(_uops_3_traceBlockInPipe_itype_jumpType_T_59
               | _uops_3_traceBlockInPipe_itype_jumpType_T_60)
           & (_uops_3_traceBlockInPipe_itype_jumpType_T_54
              | _uops_3_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hD
             : 4'h0)
        | ((&io_in_3_bits_preDecodeInfo_brType)
           & ~(_uops_3_traceBlockInPipe_itype_jumpType_T_59
               | _uops_3_traceBlockInPipe_itype_jumpType_T_60) & (|io_in_3_bits_ldest)
           & ~(_uops_3_traceBlockInPipe_itype_jumpType_T_54
               | _uops_3_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hE
             : 4'h0)
        | {4{uops_3_traceBlockInPipe_itype_isJal
               & ~(_uops_3_traceBlockInPipe_itype_jumpType_T_59
                   | _uops_3_traceBlockInPipe_itype_jumpType_T_60)
               & (|io_in_3_bits_ldest)}}
      : 4'h0;
  assign io_out_3_bits_traceBlockInPipe_iretire =
    _compressUnit_io_out_canCompressVec_3
      ? 4'(4'({1'h0,
               3'({1'h0, _compressUnit_io_out_masks_3[0] ? halfWordNumVec_0 : 2'h0}
                  + {1'h0, _compressUnit_io_out_masks_3[1] ? halfWordNumVec_1 : 2'h0})}
              + {2'h0, _compressUnit_io_out_masks_3[2] ? halfWordNumVec_2 : 2'h0})
           + 4'({2'h0, _compressUnit_io_out_masks_3[3] ? halfWordNumVec_3 : 2'h0}
                + 4'({2'h0, _compressUnit_io_out_masks_3[4] ? halfWordNumVec_4 : 2'h0}
                     + {2'h0,
                        _compressUnit_io_out_masks_3[5] ? halfWordNumVec_5 : 2'h0})))
      : {1'h0,
         3'({1'h0, io_in_3_bits_commitType[2] ? halfWordNumVec_4 : 2'h0}
            + {1'h0, halfWordNumVec_3})};
  assign io_out_3_bits_traceBlockInPipe_ilastsize =
    _compressUnit_io_out_canCompressVec_3
      ? ~(_compressUnit_io_out_masks_3[5]
            ? io_in_5_bits_preDecodeInfo_isRVC
            : _compressUnit_io_out_masks_3[4]
                ? io_in_4_bits_preDecodeInfo_isRVC
                : _compressUnit_io_out_masks_3[3] & io_in_3_bits_preDecodeInfo_isRVC)
      : io_in_3_bits_commitType[2]
          ? ~io_in_4_bits_preDecodeInfo_isRVC
          : ~io_in_3_bits_preDecodeInfo_isRVC;
  assign io_out_3_bits_eliminatedMove = isMove_3;
  assign io_out_3_bits_snapshot = io_out_3_bits_snapshot_0;
  assign io_out_3_bits_numLsElem =
    io_in_3_valid & isVlsType_3 & ~(io_in_3_bits_vpu_isVleff & uops_3_lastUop)
      ? (isVlsType_3 & ~(|(io_in_3_bits_fuOpType[6:5]))
         & (io_in_3_bits_fuOpType[8] ^ io_in_3_bits_fuOpType[7])
           ? 5'h2
           : (instType_3 == 3'h0
                ? {_GEN_12, &emul_3, _numLsElem_T_761, _numLsElem_T_760, 1'h0} >> _GEN_13
                : 5'h0)
             | (instType_3 == 3'h2
                  ? {_GEN_12, &emul_3, _numLsElem_T_761, _numLsElem_T_760, 1'h0}
                    >> _GEN_13
                  : 5'h0)
             | (instType_3 == 3'h1
                  ? ($signed(emul_3) > $signed(io_in_3_bits_vpu_vlmul)
                       ? {_GEN_12, &emul_3, _numLsElem_T_761, _numLsElem_T_760, 1'h0}
                         >> _GEN_13
                       : {_GEN_14,
                          &io_in_3_bits_vpu_vlmul,
                          _numLsElem_T_717,
                          _numLsElem_T_716,
                          1'h0} >> _GEN_15)
                  : 5'h0)
             | (instType_3 == 3'h3
                  ? ($signed(emul_3) > $signed(io_in_3_bits_vpu_vlmul)
                       ? {_GEN_12, &emul_3, _numLsElem_T_761, _numLsElem_T_760, 1'h0}
                         >> _GEN_13
                       : {_GEN_14,
                          &io_in_3_bits_vpu_vlmul,
                          _numLsElem_T_717,
                          _numLsElem_T_716,
                          1'h0} >> _GEN_15)
                  : 5'h0)
             | (instType_3 == 3'h4
                  ? {_GEN_12, &emul_3, _numLsElem_T_761, _numLsElem_T_760, 1'h0}
                    >> _GEN_13
                  : 5'h0)
             | (instType_3 == 3'h6
                  ? {_GEN_12, &emul_3, _numLsElem_T_761, _numLsElem_T_760, 1'h0}
                    >> _GEN_13
                  : 5'h0) | (instType_3 == 3'h5 ? numLsElem_segmentIndexFlowNum_3 : 5'h0)
             | ((&instType_3) ? numLsElem_segmentIndexFlowNum_3 : 5'h0))
      : 5'h0;
  assign io_out_4_valid = io_out_4_valid_0;
  assign io_out_4_bits_exceptionVec_0 = io_in_4_bits_exceptionVec_0;
  assign io_out_4_bits_exceptionVec_1 = io_in_4_bits_exceptionVec_1;
  assign io_out_4_bits_exceptionVec_2 = io_in_4_bits_exceptionVec_2;
  assign io_out_4_bits_exceptionVec_3 = io_in_4_bits_exceptionVec_3;
  assign io_out_4_bits_exceptionVec_12 = io_in_4_bits_exceptionVec_12;
  assign io_out_4_bits_exceptionVec_20 = io_in_4_bits_exceptionVec_20;
  assign io_out_4_bits_exceptionVec_22 = io_in_4_bits_exceptionVec_22;
  assign io_out_4_bits_isFetchMalAddr = io_in_4_bits_isFetchMalAddr;
  assign io_out_4_bits_hasException = (|_GEN_28) | io_in_4_bits_trigger == 4'h1;
  assign io_out_4_bits_trigger = io_in_4_bits_trigger;
  assign io_out_4_bits_preDecodeInfo_isRVC = io_in_4_bits_preDecodeInfo_isRVC;
  assign io_out_4_bits_pred_taken = io_in_4_bits_pred_taken;
  assign io_out_4_bits_crossPageIPFFix = io_in_4_bits_crossPageIPFFix;
  assign io_out_4_bits_ftqPtr_flag = uops_4_ftqPtr_flag;
  assign io_out_4_bits_ftqPtr_value = uops_4_ftqPtr_value;
  assign io_out_4_bits_ftqOffset = uops_4_ftqOffset;
  assign io_out_4_bits_srcType_0 = fused_lui_load_3 ? 4'h0 : io_in_4_bits_srcType_0;
  assign io_out_4_bits_srcType_1 = io_in_4_bits_srcType_1;
  assign io_out_4_bits_srcType_2 = io_in_4_bits_srcType_2;
  assign io_out_4_bits_srcType_3 = io_in_4_bits_srcType_3;
  assign io_out_4_bits_srcType_4 = io_in_4_bits_srcType_4;
  assign io_out_4_bits_ldest = io_in_4_bits_ldest;
  assign io_out_4_bits_fuType = io_in_4_bits_fuType;
  assign io_out_4_bits_fuOpType = io_in_4_bits_fuOpType;
  assign io_out_4_bits_rfWen = io_in_4_bits_rfWen;
  assign io_out_4_bits_fpWen = io_in_4_bits_fpWen;
  assign io_out_4_bits_vecWen = io_in_4_bits_vecWen;
  assign io_out_4_bits_v0Wen = io_in_4_bits_v0Wen;
  assign io_out_4_bits_vlWen = io_in_4_bits_vlWen;
  assign io_out_4_bits_waitForward =
    io_in_4_bits_waitForward
    & ~(isCsrr_4
        & (io_in_4_bits_instr[31:20] == 12'hF15 | io_in_4_bits_instr[31:20] == 12'hF14
           | io_in_4_bits_instr[31:20] == 12'hF13 | io_in_4_bits_instr[31:20] == 12'hF12
           | io_in_4_bits_instr[31:20] == 12'hF11 | io_in_4_bits_instr[31:20] == 12'h680
           | io_in_4_bits_instr[31:20] == 12'h643 | io_in_4_bits_instr[31:20] == 12'h606
           | io_in_4_bits_instr[31:20] == 12'h603 | io_in_4_bits_instr[31:20] == 12'h602
           | io_in_4_bits_instr[31:20] == 12'h5C4 | io_in_4_bits_instr[31:20] == 12'h5C3
           | io_in_4_bits_instr[31:20] == 12'h5C2 | io_in_4_bits_instr[31:20] == 12'h5C1
           | io_in_4_bits_instr[31:20] == 12'h5C0 | io_in_4_bits_instr[31:20] == 12'h34B
           | io_in_4_bits_instr[31:20] == 12'h34A | io_in_4_bits_instr[31:20] == 12'h343
           | io_in_4_bits_instr[31:20] == 12'h342 | io_in_4_bits_instr[31:20] == 12'h341
           | io_in_4_bits_instr[31:20] == 12'h340 | io_in_4_bits_instr[31:20] == 12'h320
           | io_in_4_bits_instr[31:20] == 12'h30A | io_in_4_bits_instr[31:20] == 12'h306
           | io_in_4_bits_instr[31:20] == 12'h305 | io_in_4_bits_instr[31:20] == 12'h303
           | io_in_4_bits_instr[31:20] == 12'h302 | io_in_4_bits_instr[31:20] == 12'h280
           | io_in_4_bits_instr[31:20] == 12'h243 | io_in_4_bits_instr[31:20] == 12'h242
           | io_in_4_bits_instr[31:20] == 12'h241 | io_in_4_bits_instr[31:20] == 12'h240
           | io_in_4_bits_instr[31:20] == 12'h205 | io_in_4_bits_instr[31:20] == 12'h180
           | io_in_4_bits_instr[31:20] == 12'h143 | io_in_4_bits_instr[31:20] == 12'h142
           | io_in_4_bits_instr[31:20] == 12'h141 | io_in_4_bits_instr[31:20] == 12'h140
           | io_in_4_bits_instr[31:20] == 12'h10A | io_in_4_bits_instr[31:20] == 12'h106
           | io_in_4_bits_instr[31:20] == 12'h105 | io_in_4_bits_instr[31:20] == 12'hA
           | io_in_4_bits_instr[31:20] == 12'h2));
  assign io_out_4_bits_blockBackward = io_in_4_bits_blockBackward & ~isCsrr_4;
  assign io_out_4_bits_flushPipe = io_in_4_bits_flushPipe;
  assign io_out_4_bits_selImm = io_in_4_bits_selImm;
  assign io_out_4_bits_imm =
    fused_lui_load_3
      ? {io_in_3_bits_imm[19:0], io_in_4_bits_imm[11:0]}
      : io_in_4_bits_selImm == 4'hB & io_in_4_bits_fuType == 35'h40
          ? {io_in_4_bits_imm[19:0], io_in_5_bits_imm[11:0]}
          : io_in_4_bits_fuType == 35'h200
              ? {20'h0, io_in_4_bits_lsrc_1, io_in_4_bits_lsrc_0}
              : {10'h0, io_in_4_bits_imm};
  assign io_out_4_bits_fpu_typeTagOut = io_in_4_bits_fpu_typeTagOut;
  assign io_out_4_bits_fpu_wflags = io_in_4_bits_fpu_wflags;
  assign io_out_4_bits_fpu_typ = io_in_4_bits_fpu_typ;
  assign io_out_4_bits_fpu_fmt = io_in_4_bits_fpu_fmt;
  assign io_out_4_bits_fpu_rm = io_in_4_bits_fpu_rm;
  assign io_out_4_bits_vpu_vill = io_in_4_bits_vpu_vill;
  assign io_out_4_bits_vpu_vma = io_in_4_bits_vpu_vma;
  assign io_out_4_bits_vpu_vta = io_in_4_bits_vpu_vta;
  assign io_out_4_bits_vpu_vsew = io_in_4_bits_vpu_vsew;
  assign io_out_4_bits_vpu_vlmul = io_in_4_bits_vpu_vlmul;
  assign io_out_4_bits_vpu_specVill = io_in_4_bits_vpu_specVill;
  assign io_out_4_bits_vpu_specVma = io_in_4_bits_vpu_specVma;
  assign io_out_4_bits_vpu_specVta = io_in_4_bits_vpu_specVta;
  assign io_out_4_bits_vpu_specVsew = io_in_4_bits_vpu_specVsew;
  assign io_out_4_bits_vpu_specVlmul = io_in_4_bits_vpu_specVlmul;
  assign io_out_4_bits_vpu_vm = io_in_4_bits_vpu_vm;
  assign io_out_4_bits_vpu_vstart = io_in_4_bits_vpu_vstart;
  assign io_out_4_bits_vpu_fpu_isFoldTo1_2 = io_in_4_bits_vpu_fpu_isFoldTo1_2;
  assign io_out_4_bits_vpu_fpu_isFoldTo1_4 = io_in_4_bits_vpu_fpu_isFoldTo1_4;
  assign io_out_4_bits_vpu_fpu_isFoldTo1_8 = io_in_4_bits_vpu_fpu_isFoldTo1_8;
  assign io_out_4_bits_vpu_vmask = io_in_4_bits_vpu_vmask;
  assign io_out_4_bits_vpu_nf = io_in_4_bits_vpu_nf;
  assign io_out_4_bits_vpu_veew = io_in_4_bits_vpu_veew;
  assign io_out_4_bits_vpu_isExt = io_in_4_bits_vpu_isExt;
  assign io_out_4_bits_vpu_isNarrow = io_in_4_bits_vpu_isNarrow;
  assign io_out_4_bits_vpu_isDstMask = io_in_4_bits_vpu_isDstMask;
  assign io_out_4_bits_vpu_isOpMask = io_in_4_bits_vpu_isOpMask;
  assign io_out_4_bits_vpu_isDependOldVd = io_in_4_bits_vpu_isDependOldVd;
  assign io_out_4_bits_vpu_isWritePartVd = io_in_4_bits_vpu_isWritePartVd;
  assign io_out_4_bits_vpu_isVleff = io_in_4_bits_vpu_isVleff;
  assign io_out_4_bits_vlsInstr = io_in_4_bits_vlsInstr;
  assign io_out_4_bits_wfflags =
    |(_compressUnit_io_out_masks_4
      & {io_in_5_bits_wfflags,
         io_in_4_bits_wfflags,
         io_in_3_bits_wfflags,
         io_in_2_bits_wfflags,
         io_in_1_bits_wfflags,
         io_in_0_bits_wfflags});
  assign io_out_4_bits_isMove = io_in_4_bits_isMove;
  assign io_out_4_bits_uopIdx = io_in_4_bits_uopIdx;
  assign io_out_4_bits_isVset = io_in_4_bits_isVset;
  assign io_out_4_bits_firstUop =
    _compressUnit_io_out_needRobFlags_3 & io_in_4_bits_firstUop;
  assign io_out_4_bits_lastUop = uops_4_lastUop;
  assign io_out_4_bits_numWB =
    _compressUnit_io_out_needRobFlags_4
      ? (_compressUnit_io_out_needRobFlags_3
           ? (isMove_4 | (|_GEN_28) | io_in_4_bits_trigger == 4'h1
                ? 7'h0
                : io_in_4_bits_numWB)
           : {4'h0,
              3'(_compressUnit_io_out_instrSizes_4
                 - (3'({1'h0,
                        2'({1'h0, _compressUnit_io_out_masks_4[0] & isMove_0}
                           + 2'({1'h0, _compressUnit_io_out_masks_4[1] & isMove_1}
                                + {1'h0, _compressUnit_io_out_masks_4[2] & isMove_2}))}
                       + {1'h0,
                          2'({1'h0, _compressUnit_io_out_masks_4[3] & isMove_3}
                             + 2'({1'h0, _compressUnit_io_out_masks_4[4] & isMove_4}
                                  + {1'h0,
                                     _compressUnit_io_out_masks_4[5] & isMove_5}))})))})
      : {4'h0,
         3'(_compressUnit_io_out_instrSizes_4
            - (3'({1'h0,
                   2'({1'h0, _compressUnit_io_out_masks_4[0] & isMove_0}
                      + 2'({1'h0, _compressUnit_io_out_masks_4[1] & isMove_1}
                           + {1'h0, _compressUnit_io_out_masks_4[2] & isMove_2}))}
                  + {1'h0,
                     2'({1'h0, _compressUnit_io_out_masks_4[3] & isMove_3}
                        + 2'({1'h0, _compressUnit_io_out_masks_4[4] & isMove_4}
                             + {1'h0, _compressUnit_io_out_masks_4[5] & isMove_5}))})))};
  assign io_out_4_bits_commitType = io_in_4_bits_commitType;
  assign io_out_4_bits_psrc_0 = io_out_4_bits_psrc_0_0;
  assign io_out_4_bits_psrc_1 =
    io_in_3_bits_ldest == io_in_4_bits_lsrc_1
    & (intCond_1_3 & needIntDest_3 | fpCond_1_3 & needFpDest_3 | vecCond_1_3
       & needVecDest_3)
      ? io_out_3_bits_pdest_0
      : io_in_2_bits_ldest == io_in_4_bits_lsrc_1
        & (intCond_1_3 & needIntDest_2 | fpCond_1_3 & needFpDest_2 | vecCond_1_3
           & needVecDest_2)
          ? io_out_2_bits_pdest_0
          : io_in_1_bits_ldest == io_in_4_bits_lsrc_1
            & (intCond_1_3 & needIntDest_1 | fpCond_1_3 & needFpDest_1 | vecCond_1_3
               & needVecDest_1)
              ? io_out_1_bits_pdest_0
              : io_in_0_bits_ldest == io_in_4_bits_lsrc_1
                & (intCond_1_3 & needIntDest_0 | fpCond_1_3 & needFpDest_0 | vecCond_1_3
                   & needVecDest_0)
                  ? io_out_0_bits_pdest_0
                  : io_fusionInfo_4_rs2FromRs2 | io_fusionInfo_4_rs2FromRs1
                      ? (io_fusionInfo_4_rs2FromRs2
                           ? io_intReadPorts_5_1
                           : io_intReadPorts_5_0)
                      : io_fusionInfo_4_rs2FromZero
                          ? 8'h0
                          : (io_in_4_bits_srcType_1[0] ? io_intReadPorts_4_1 : 8'h0)
                            | (io_in_4_bits_srcType_1[1] ? io_fpReadPorts_4_1 : 8'h0)
                            | (io_in_4_bits_srcType_1[2] ? io_vecReadPorts_4_1 : 8'h0);
  assign io_out_4_bits_psrc_2 =
    io_in_3_bits_ldest == io_in_4_bits_lsrc_2
    & (intCond_2_3 & needIntDest_3 | fpCond_2_3 & needFpDest_3 | vecCond_2_3
       & needVecDest_3)
      ? io_out_3_bits_pdest_0
      : io_in_2_bits_ldest == io_in_4_bits_lsrc_2
        & (intCond_2_3 & needIntDest_2 | fpCond_2_3 & needFpDest_2 | vecCond_2_3
           & needVecDest_2)
          ? io_out_2_bits_pdest_0
          : io_in_1_bits_ldest == io_in_4_bits_lsrc_2
            & (intCond_2_3 & needIntDest_1 | fpCond_2_3 & needFpDest_1 | vecCond_2_3
               & needVecDest_1)
              ? io_out_1_bits_pdest_0
              : io_in_0_bits_ldest == io_in_4_bits_lsrc_2
                & (intCond_2_3 & needIntDest_0 | fpCond_2_3 & needFpDest_0 | vecCond_2_3
                   & needVecDest_0)
                  ? io_out_0_bits_pdest_0
                  : (io_in_4_bits_srcType_2[1] ? io_fpReadPorts_4_2 : 8'h0)
                    | (io_in_4_bits_srcType_2[2] ? io_vecReadPorts_4_2 : 8'h0);
  assign io_out_4_bits_psrc_3 =
    io_in_3_bits_ldest == io_in_4_bits_lsrc_3
    & (intCond_3_3 & needIntDest_3 | fpCond_3_3 & needFpDest_3 | vecCond_3_3
       & needVecDest_3) | v0Cond_3_3 & needV0Dest_3
      ? io_out_3_bits_pdest_0
      : io_in_2_bits_ldest == io_in_4_bits_lsrc_3
        & (intCond_3_3 & needIntDest_2 | fpCond_3_3 & needFpDest_2 | vecCond_3_3
           & needVecDest_2) | v0Cond_3_3 & needV0Dest_2
          ? io_out_2_bits_pdest_0
          : io_in_1_bits_ldest == io_in_4_bits_lsrc_3
            & (intCond_3_3 & needIntDest_1 | fpCond_3_3 & needFpDest_1 | vecCond_3_3
               & needVecDest_1) | v0Cond_3_3 & needV0Dest_1
              ? io_out_1_bits_pdest_0
              : io_in_0_bits_ldest == io_in_4_bits_lsrc_3
                & (intCond_3_3 & needIntDest_0 | fpCond_3_3 & needFpDest_0 | vecCond_3_3
                   & needVecDest_0) | v0Cond_3_3 & needV0Dest_0
                  ? io_out_0_bits_pdest_0
                  : io_v0ReadPorts_4_0;
  assign io_out_4_bits_psrc_4 =
    io_in_3_bits_ldest == io_in_4_bits_lsrc_4
    & (intCond_4_3 & needIntDest_3 | fpCond_4_3 & needFpDest_3 | vlCond_4_3
       & needVecDest_3) | vlCond_4_3 & needVlDest_3
      ? io_out_3_bits_pdest_0
      : io_in_2_bits_ldest == io_in_4_bits_lsrc_4
        & (intCond_4_3 & needIntDest_2 | fpCond_4_3 & needFpDest_2 | vlCond_4_3
           & needVecDest_2) | vlCond_4_3 & needVlDest_2
          ? io_out_2_bits_pdest_0
          : io_in_1_bits_ldest == io_in_4_bits_lsrc_4
            & (intCond_4_3 & needIntDest_1 | fpCond_4_3 & needFpDest_1 | vlCond_4_3
               & needVecDest_1) | vlCond_4_3 & needVlDest_1
              ? io_out_1_bits_pdest_0
              : io_in_0_bits_ldest == io_in_4_bits_lsrc_4
                & (intCond_4_3 & needIntDest_0 | fpCond_4_3 & needFpDest_0 | vlCond_4_3
                   & needVecDest_0) | vlCond_4_3 & needVlDest_0
                  ? io_out_0_bits_pdest_0
                  : io_vlReadPorts_4_0;
  assign io_out_4_bits_pdest = io_out_4_bits_pdest_0;
  assign io_out_4_bits_robIdx_flag = uops_4_robIdx_reverse_flag ^ robIdxHead_flag;
  assign io_out_4_bits_robIdx_value =
    uops_4_robIdx_reverse_flag
      ? _uops_4_robIdx_diff_T_4[7:0]
      : uops_4_robIdx_new_value[7:0];
  assign io_out_4_bits_instrSize = _compressUnit_io_out_instrSizes_4;
  assign io_out_4_bits_dirtyFs =
    |(_compressUnit_io_out_masks_4
      & {io_in_5_bits_fpWen,
         io_in_4_bits_fpWen,
         io_in_3_bits_fpWen,
         io_in_2_bits_fpWen,
         io_in_1_bits_fpWen,
         io_in_0_bits_fpWen});
  assign io_out_4_bits_dirtyVs =
    |(_compressUnit_io_out_masks_4
      & {(|io_in_5_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_146 | _uops_5_dirtyVs_T_147 | _uops_5_dirtyVs_T_149)
           & ~(io_in_5_bits_fuType[24] & _uops_5_dirtyVs_T_155 | io_in_5_bits_fuType[18]
               & _uops_5_dirtyVs_T_159 | io_in_5_bits_fuType[18] & _uops_5_dirtyVs_T_163
               | io_in_5_bits_fuType[18] & _uops_5_dirtyVs_T_167),
         (|io_in_4_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_117 | _uops_5_dirtyVs_T_118 | _uops_5_dirtyVs_T_120)
           & ~(io_in_4_bits_fuType[24] & _uops_5_dirtyVs_T_126 | io_in_4_bits_fuType[18]
               & _uops_5_dirtyVs_T_130 | io_in_4_bits_fuType[18] & _uops_5_dirtyVs_T_134
               | io_in_4_bits_fuType[18] & _uops_5_dirtyVs_T_138),
         (|io_in_3_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_88 | _uops_5_dirtyVs_T_89 | _uops_5_dirtyVs_T_91)
           & ~(io_in_3_bits_fuType[24] & _uops_5_dirtyVs_T_97 | io_in_3_bits_fuType[18]
               & _uops_5_dirtyVs_T_101 | io_in_3_bits_fuType[18] & _uops_5_dirtyVs_T_105
               | io_in_3_bits_fuType[18] & _uops_5_dirtyVs_T_109),
         (|io_in_2_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_59 | _uops_5_dirtyVs_T_60 | _uops_5_dirtyVs_T_62)
           & ~(io_in_2_bits_fuType[24] & _uops_5_dirtyVs_T_68 | io_in_2_bits_fuType[18]
               & _uops_5_dirtyVs_T_72 | io_in_2_bits_fuType[18] & _uops_5_dirtyVs_T_76
               | io_in_2_bits_fuType[18] & _uops_5_dirtyVs_T_80),
         (|io_in_1_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_30 | _uops_5_dirtyVs_T_31 | _uops_5_dirtyVs_T_33)
           & ~(io_in_1_bits_fuType[24] & _uops_5_dirtyVs_T_39 | io_in_1_bits_fuType[18]
               & _uops_5_dirtyVs_T_43 | io_in_1_bits_fuType[18] & _uops_5_dirtyVs_T_47
               | io_in_1_bits_fuType[18] & _uops_5_dirtyVs_T_51),
         (|io_in_0_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_1 | _uops_5_dirtyVs_T_2 | _uops_5_dirtyVs_T_4)
           & ~(io_in_0_bits_fuType[24] & _uops_5_dirtyVs_T_10 | io_in_0_bits_fuType[18]
               & _uops_5_dirtyVs_T_14 | io_in_0_bits_fuType[18] & _uops_5_dirtyVs_T_18
               | io_in_0_bits_fuType[18] & _uops_5_dirtyVs_T_22)});
  assign io_out_4_bits_traceBlockInPipe_itype =
    uops_4_traceBlockInPipe_itype_isBranch | uops_4_traceBlockInPipe_itype_isJal
    | (&io_in_4_bits_preDecodeInfo_brType)
      ? {(&io_in_4_bits_preDecodeInfo_brType)
           & (_uops_4_traceBlockInPipe_itype_jumpType_T_59
              | _uops_4_traceBlockInPipe_itype_jumpType_T_60)
           & (~(_uops_4_traceBlockInPipe_itype_jumpType_T_54
                | _uops_4_traceBlockInPipe_itype_jumpType_T_55)
              | (_uops_4_traceBlockInPipe_itype_jumpType_T_54
                 | _uops_4_traceBlockInPipe_itype_jumpType_T_55)
              & uops_4_traceBlockInPipe_itype_isEqualRdRs),
         uops_4_traceBlockInPipe_itype_isBranch,
         2'h0}
        | (uops_4_traceBlockInPipe_itype_isJal
           & (_uops_4_traceBlockInPipe_itype_jumpType_T_59
              | _uops_4_traceBlockInPipe_itype_jumpType_T_60)
             ? 4'h9
             : 4'h0)
        | ((&io_in_4_bits_preDecodeInfo_brType) & ~(|io_in_4_bits_ldest)
           & ~(_uops_4_traceBlockInPipe_itype_jumpType_T_54
               | _uops_4_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hA
             : 4'h0)
        | (uops_4_traceBlockInPipe_itype_isJal & ~(|io_in_4_bits_ldest) ? 4'hB : 4'h0)
        | ((&io_in_4_bits_preDecodeInfo_brType)
           & (_uops_4_traceBlockInPipe_itype_jumpType_T_59
              | _uops_4_traceBlockInPipe_itype_jumpType_T_60)
           & (_uops_4_traceBlockInPipe_itype_jumpType_T_54
              | _uops_4_traceBlockInPipe_itype_jumpType_T_55)
           & ~uops_4_traceBlockInPipe_itype_isEqualRdRs
             ? 4'hC
             : 4'h0)
        | ((&io_in_4_bits_preDecodeInfo_brType)
           & ~(_uops_4_traceBlockInPipe_itype_jumpType_T_59
               | _uops_4_traceBlockInPipe_itype_jumpType_T_60)
           & (_uops_4_traceBlockInPipe_itype_jumpType_T_54
              | _uops_4_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hD
             : 4'h0)
        | ((&io_in_4_bits_preDecodeInfo_brType)
           & ~(_uops_4_traceBlockInPipe_itype_jumpType_T_59
               | _uops_4_traceBlockInPipe_itype_jumpType_T_60) & (|io_in_4_bits_ldest)
           & ~(_uops_4_traceBlockInPipe_itype_jumpType_T_54
               | _uops_4_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hE
             : 4'h0)
        | {4{uops_4_traceBlockInPipe_itype_isJal
               & ~(_uops_4_traceBlockInPipe_itype_jumpType_T_59
                   | _uops_4_traceBlockInPipe_itype_jumpType_T_60)
               & (|io_in_4_bits_ldest)}}
      : 4'h0;
  assign io_out_4_bits_traceBlockInPipe_iretire =
    _compressUnit_io_out_canCompressVec_4
      ? 4'(4'({1'h0,
               3'({1'h0, _compressUnit_io_out_masks_4[0] ? halfWordNumVec_0 : 2'h0}
                  + {1'h0, _compressUnit_io_out_masks_4[1] ? halfWordNumVec_1 : 2'h0})}
              + {2'h0, _compressUnit_io_out_masks_4[2] ? halfWordNumVec_2 : 2'h0})
           + 4'({2'h0, _compressUnit_io_out_masks_4[3] ? halfWordNumVec_3 : 2'h0}
                + 4'({2'h0, _compressUnit_io_out_masks_4[4] ? halfWordNumVec_4 : 2'h0}
                     + {2'h0,
                        _compressUnit_io_out_masks_4[5] ? halfWordNumVec_5 : 2'h0})))
      : {1'h0,
         3'({1'h0, io_in_4_bits_commitType[2] ? halfWordNumVec_5 : 2'h0}
            + {1'h0, halfWordNumVec_4})};
  assign io_out_4_bits_traceBlockInPipe_ilastsize =
    _compressUnit_io_out_canCompressVec_4
      ? ~(_compressUnit_io_out_masks_4[5]
            ? io_in_5_bits_preDecodeInfo_isRVC
            : _compressUnit_io_out_masks_4[4] & io_in_4_bits_preDecodeInfo_isRVC)
      : io_in_4_bits_commitType[2]
          ? ~io_in_5_bits_preDecodeInfo_isRVC
          : ~io_in_4_bits_preDecodeInfo_isRVC;
  assign io_out_4_bits_eliminatedMove = isMove_4;
  assign io_out_4_bits_snapshot = io_out_4_bits_snapshot_0;
  assign io_out_4_bits_numLsElem =
    io_in_4_valid & isVlsType_4 & ~(io_in_4_bits_vpu_isVleff & uops_4_lastUop)
      ? (isVlsType_4 & ~(|(io_in_4_bits_fuOpType[6:5]))
         & (io_in_4_bits_fuOpType[8] ^ io_in_4_bits_fuOpType[7])
           ? 5'h2
           : (instType_4 == 3'h0
                ? {_GEN_16, &emul_4, _numLsElem_T_962, _numLsElem_T_961, 1'h0} >> _GEN_17
                : 5'h0)
             | (instType_4 == 3'h2
                  ? {_GEN_16, &emul_4, _numLsElem_T_962, _numLsElem_T_961, 1'h0}
                    >> _GEN_17
                  : 5'h0)
             | (instType_4 == 3'h1
                  ? ($signed(emul_4) > $signed(io_in_4_bits_vpu_vlmul)
                       ? {_GEN_16, &emul_4, _numLsElem_T_962, _numLsElem_T_961, 1'h0}
                         >> _GEN_17
                       : {_GEN_18,
                          &io_in_4_bits_vpu_vlmul,
                          _numLsElem_T_918,
                          _numLsElem_T_917,
                          1'h0} >> _GEN_19)
                  : 5'h0)
             | (instType_4 == 3'h3
                  ? ($signed(emul_4) > $signed(io_in_4_bits_vpu_vlmul)
                       ? {_GEN_16, &emul_4, _numLsElem_T_962, _numLsElem_T_961, 1'h0}
                         >> _GEN_17
                       : {_GEN_18,
                          &io_in_4_bits_vpu_vlmul,
                          _numLsElem_T_918,
                          _numLsElem_T_917,
                          1'h0} >> _GEN_19)
                  : 5'h0)
             | (instType_4 == 3'h4
                  ? {_GEN_16, &emul_4, _numLsElem_T_962, _numLsElem_T_961, 1'h0}
                    >> _GEN_17
                  : 5'h0)
             | (instType_4 == 3'h6
                  ? {_GEN_16, &emul_4, _numLsElem_T_962, _numLsElem_T_961, 1'h0}
                    >> _GEN_17
                  : 5'h0) | (instType_4 == 3'h5 ? numLsElem_segmentIndexFlowNum_4 : 5'h0)
             | ((&instType_4) ? numLsElem_segmentIndexFlowNum_4 : 5'h0))
      : 5'h0;
  assign io_out_5_valid = io_out_5_valid_0;
  assign io_out_5_bits_exceptionVec_0 = io_in_5_bits_exceptionVec_0;
  assign io_out_5_bits_exceptionVec_1 = io_in_5_bits_exceptionVec_1;
  assign io_out_5_bits_exceptionVec_2 = io_in_5_bits_exceptionVec_2;
  assign io_out_5_bits_exceptionVec_3 = io_in_5_bits_exceptionVec_3;
  assign io_out_5_bits_exceptionVec_12 = io_in_5_bits_exceptionVec_12;
  assign io_out_5_bits_exceptionVec_20 = io_in_5_bits_exceptionVec_20;
  assign io_out_5_bits_exceptionVec_22 = io_in_5_bits_exceptionVec_22;
  assign io_out_5_bits_isFetchMalAddr = io_in_5_bits_isFetchMalAddr;
  assign io_out_5_bits_hasException = (|_GEN_29) | io_in_5_bits_trigger == 4'h1;
  assign io_out_5_bits_trigger = io_in_5_bits_trigger;
  assign io_out_5_bits_preDecodeInfo_isRVC = io_in_5_bits_preDecodeInfo_isRVC;
  assign io_out_5_bits_pred_taken = io_in_5_bits_pred_taken;
  assign io_out_5_bits_crossPageIPFFix = io_in_5_bits_crossPageIPFFix;
  assign io_out_5_bits_ftqPtr_flag =
    _compressUnit_io_out_needRobFlags_4 ? io_in_5_bits_ftqPtr_flag : uops_4_ftqPtr_flag;
  assign io_out_5_bits_ftqPtr_value =
    _compressUnit_io_out_needRobFlags_4 ? io_in_5_bits_ftqPtr_value : uops_4_ftqPtr_value;
  assign io_out_5_bits_ftqOffset =
    _compressUnit_io_out_needRobFlags_4 ? io_in_5_bits_ftqOffset : uops_4_ftqOffset;
  assign io_out_5_bits_srcType_0 = fused_lui_load_4 ? 4'h0 : io_in_5_bits_srcType_0;
  assign io_out_5_bits_srcType_1 = io_in_5_bits_srcType_1;
  assign io_out_5_bits_srcType_2 = io_in_5_bits_srcType_2;
  assign io_out_5_bits_srcType_3 = io_in_5_bits_srcType_3;
  assign io_out_5_bits_srcType_4 = io_in_5_bits_srcType_4;
  assign io_out_5_bits_ldest = io_in_5_bits_ldest;
  assign io_out_5_bits_fuType = io_in_5_bits_fuType;
  assign io_out_5_bits_fuOpType = io_in_5_bits_fuOpType;
  assign io_out_5_bits_rfWen = io_in_5_bits_rfWen;
  assign io_out_5_bits_fpWen = io_in_5_bits_fpWen;
  assign io_out_5_bits_vecWen = io_in_5_bits_vecWen;
  assign io_out_5_bits_v0Wen = io_in_5_bits_v0Wen;
  assign io_out_5_bits_vlWen = io_in_5_bits_vlWen;
  assign io_out_5_bits_waitForward =
    io_in_5_bits_waitForward
    & ~(isCsrr_5
        & (io_in_5_bits_instr[31:20] == 12'hF15 | io_in_5_bits_instr[31:20] == 12'hF14
           | io_in_5_bits_instr[31:20] == 12'hF13 | io_in_5_bits_instr[31:20] == 12'hF12
           | io_in_5_bits_instr[31:20] == 12'hF11 | io_in_5_bits_instr[31:20] == 12'h680
           | io_in_5_bits_instr[31:20] == 12'h643 | io_in_5_bits_instr[31:20] == 12'h606
           | io_in_5_bits_instr[31:20] == 12'h603 | io_in_5_bits_instr[31:20] == 12'h602
           | io_in_5_bits_instr[31:20] == 12'h5C4 | io_in_5_bits_instr[31:20] == 12'h5C3
           | io_in_5_bits_instr[31:20] == 12'h5C2 | io_in_5_bits_instr[31:20] == 12'h5C1
           | io_in_5_bits_instr[31:20] == 12'h5C0 | io_in_5_bits_instr[31:20] == 12'h34B
           | io_in_5_bits_instr[31:20] == 12'h34A | io_in_5_bits_instr[31:20] == 12'h343
           | io_in_5_bits_instr[31:20] == 12'h342 | io_in_5_bits_instr[31:20] == 12'h341
           | io_in_5_bits_instr[31:20] == 12'h340 | io_in_5_bits_instr[31:20] == 12'h320
           | io_in_5_bits_instr[31:20] == 12'h30A | io_in_5_bits_instr[31:20] == 12'h306
           | io_in_5_bits_instr[31:20] == 12'h305 | io_in_5_bits_instr[31:20] == 12'h303
           | io_in_5_bits_instr[31:20] == 12'h302 | io_in_5_bits_instr[31:20] == 12'h280
           | io_in_5_bits_instr[31:20] == 12'h243 | io_in_5_bits_instr[31:20] == 12'h242
           | io_in_5_bits_instr[31:20] == 12'h241 | io_in_5_bits_instr[31:20] == 12'h240
           | io_in_5_bits_instr[31:20] == 12'h205 | io_in_5_bits_instr[31:20] == 12'h180
           | io_in_5_bits_instr[31:20] == 12'h143 | io_in_5_bits_instr[31:20] == 12'h142
           | io_in_5_bits_instr[31:20] == 12'h141 | io_in_5_bits_instr[31:20] == 12'h140
           | io_in_5_bits_instr[31:20] == 12'h10A | io_in_5_bits_instr[31:20] == 12'h106
           | io_in_5_bits_instr[31:20] == 12'h105 | io_in_5_bits_instr[31:20] == 12'hA
           | io_in_5_bits_instr[31:20] == 12'h2));
  assign io_out_5_bits_blockBackward = io_in_5_bits_blockBackward & ~isCsrr_5;
  assign io_out_5_bits_flushPipe = io_in_5_bits_flushPipe;
  assign io_out_5_bits_selImm = io_in_5_bits_selImm;
  assign io_out_5_bits_imm =
    fused_lui_load_4
      ? {io_in_4_bits_imm[19:0], io_in_5_bits_imm[11:0]}
      : io_in_5_bits_fuType == 35'h200
          ? {20'h0, io_in_5_bits_lsrc_1, io_in_5_bits_lsrc_0}
          : {10'h0, io_in_5_bits_imm};
  assign io_out_5_bits_fpu_typeTagOut = io_in_5_bits_fpu_typeTagOut;
  assign io_out_5_bits_fpu_wflags = io_in_5_bits_fpu_wflags;
  assign io_out_5_bits_fpu_typ = io_in_5_bits_fpu_typ;
  assign io_out_5_bits_fpu_fmt = io_in_5_bits_fpu_fmt;
  assign io_out_5_bits_fpu_rm = io_in_5_bits_fpu_rm;
  assign io_out_5_bits_vpu_vill = io_in_5_bits_vpu_vill;
  assign io_out_5_bits_vpu_vma = io_in_5_bits_vpu_vma;
  assign io_out_5_bits_vpu_vta = io_in_5_bits_vpu_vta;
  assign io_out_5_bits_vpu_vsew = io_in_5_bits_vpu_vsew;
  assign io_out_5_bits_vpu_vlmul = io_in_5_bits_vpu_vlmul;
  assign io_out_5_bits_vpu_specVill = io_in_5_bits_vpu_specVill;
  assign io_out_5_bits_vpu_specVma = io_in_5_bits_vpu_specVma;
  assign io_out_5_bits_vpu_specVta = io_in_5_bits_vpu_specVta;
  assign io_out_5_bits_vpu_specVsew = io_in_5_bits_vpu_specVsew;
  assign io_out_5_bits_vpu_specVlmul = io_in_5_bits_vpu_specVlmul;
  assign io_out_5_bits_vpu_vm = io_in_5_bits_vpu_vm;
  assign io_out_5_bits_vpu_vstart = io_in_5_bits_vpu_vstart;
  assign io_out_5_bits_vpu_fpu_isFoldTo1_2 = io_in_5_bits_vpu_fpu_isFoldTo1_2;
  assign io_out_5_bits_vpu_fpu_isFoldTo1_4 = io_in_5_bits_vpu_fpu_isFoldTo1_4;
  assign io_out_5_bits_vpu_fpu_isFoldTo1_8 = io_in_5_bits_vpu_fpu_isFoldTo1_8;
  assign io_out_5_bits_vpu_vmask = io_in_5_bits_vpu_vmask;
  assign io_out_5_bits_vpu_nf = io_in_5_bits_vpu_nf;
  assign io_out_5_bits_vpu_veew = io_in_5_bits_vpu_veew;
  assign io_out_5_bits_vpu_isExt = io_in_5_bits_vpu_isExt;
  assign io_out_5_bits_vpu_isNarrow = io_in_5_bits_vpu_isNarrow;
  assign io_out_5_bits_vpu_isDstMask = io_in_5_bits_vpu_isDstMask;
  assign io_out_5_bits_vpu_isOpMask = io_in_5_bits_vpu_isOpMask;
  assign io_out_5_bits_vpu_isDependOldVd = io_in_5_bits_vpu_isDependOldVd;
  assign io_out_5_bits_vpu_isWritePartVd = io_in_5_bits_vpu_isWritePartVd;
  assign io_out_5_bits_vpu_isVleff = io_in_5_bits_vpu_isVleff;
  assign io_out_5_bits_vlsInstr = io_in_5_bits_vlsInstr;
  assign io_out_5_bits_wfflags =
    |(_compressUnit_io_out_masks_5
      & {io_in_5_bits_wfflags,
         io_in_4_bits_wfflags,
         io_in_3_bits_wfflags,
         io_in_2_bits_wfflags,
         io_in_1_bits_wfflags,
         io_in_0_bits_wfflags});
  assign io_out_5_bits_isMove = io_in_5_bits_isMove;
  assign io_out_5_bits_uopIdx = io_in_5_bits_uopIdx;
  assign io_out_5_bits_isVset = io_in_5_bits_isVset;
  assign io_out_5_bits_firstUop =
    _compressUnit_io_out_needRobFlags_4 & io_in_5_bits_firstUop;
  assign io_out_5_bits_lastUop = uops_5_lastUop;
  assign io_out_5_bits_numWB =
    _compressUnit_io_out_needRobFlags_5
      ? (_compressUnit_io_out_needRobFlags_4
           ? (isMove_5 | (|_GEN_29) | io_in_5_bits_trigger == 4'h1
                ? 7'h0
                : io_in_5_bits_numWB)
           : {4'h0,
              3'(_compressUnit_io_out_instrSizes_5
                 - (3'({1'h0,
                        2'({1'h0, _compressUnit_io_out_masks_5[0] & isMove_0}
                           + 2'({1'h0, _compressUnit_io_out_masks_5[1] & isMove_1}
                                + {1'h0, _compressUnit_io_out_masks_5[2] & isMove_2}))}
                       + {1'h0,
                          2'({1'h0, _compressUnit_io_out_masks_5[3] & isMove_3}
                             + 2'({1'h0, _compressUnit_io_out_masks_5[4] & isMove_4}
                                  + {1'h0,
                                     _compressUnit_io_out_masks_5[5] & isMove_5}))})))})
      : {4'h0,
         3'(_compressUnit_io_out_instrSizes_5
            - (3'({1'h0,
                   2'({1'h0, _compressUnit_io_out_masks_5[0] & isMove_0}
                      + 2'({1'h0, _compressUnit_io_out_masks_5[1] & isMove_1}
                           + {1'h0, _compressUnit_io_out_masks_5[2] & isMove_2}))}
                  + {1'h0,
                     2'({1'h0, _compressUnit_io_out_masks_5[3] & isMove_3}
                        + 2'({1'h0, _compressUnit_io_out_masks_5[4] & isMove_4}
                             + {1'h0, _compressUnit_io_out_masks_5[5] & isMove_5}))})))};
  assign io_out_5_bits_commitType = io_in_5_bits_commitType;
  assign io_out_5_bits_psrc_0 = io_out_5_bits_psrc_0_0;
  assign io_out_5_bits_psrc_1 =
    io_in_4_bits_ldest == io_in_5_bits_lsrc_1
    & (intCond_1_4 & needIntDest_4 | fpCond_1_4 & needFpDest_4 | vecCond_1_4
       & needVecDest_4)
      ? io_out_4_bits_pdest_0
      : io_in_3_bits_ldest == io_in_5_bits_lsrc_1
        & (intCond_1_4 & needIntDest_3 | fpCond_1_4 & needFpDest_3 | vecCond_1_4
           & needVecDest_3)
          ? io_out_3_bits_pdest_0
          : io_in_2_bits_ldest == io_in_5_bits_lsrc_1
            & (intCond_1_4 & needIntDest_2 | fpCond_1_4 & needFpDest_2 | vecCond_1_4
               & needVecDest_2)
              ? io_out_2_bits_pdest_0
              : io_in_1_bits_ldest == io_in_5_bits_lsrc_1
                & (intCond_1_4 & needIntDest_1 | fpCond_1_4 & needFpDest_1 | vecCond_1_4
                   & needVecDest_1)
                  ? io_out_1_bits_pdest_0
                  : io_in_0_bits_ldest == io_in_5_bits_lsrc_1
                    & (intCond_1_4 & needIntDest_0 | fpCond_1_4 & needFpDest_0
                       | vecCond_1_4 & needVecDest_0)
                      ? io_out_0_bits_pdest_0
                      : (io_in_5_bits_srcType_1[0] ? io_intReadPorts_5_1 : 8'h0)
                        | (io_in_5_bits_srcType_1[1] ? io_fpReadPorts_5_1 : 8'h0)
                        | (io_in_5_bits_srcType_1[2] ? io_vecReadPorts_5_1 : 8'h0);
  assign io_out_5_bits_psrc_2 =
    io_in_4_bits_ldest == io_in_5_bits_lsrc_2
    & (intCond_2_4 & needIntDest_4 | fpCond_2_4 & needFpDest_4 | vecCond_2_4
       & needVecDest_4)
      ? io_out_4_bits_pdest_0
      : io_in_3_bits_ldest == io_in_5_bits_lsrc_2
        & (intCond_2_4 & needIntDest_3 | fpCond_2_4 & needFpDest_3 | vecCond_2_4
           & needVecDest_3)
          ? io_out_3_bits_pdest_0
          : io_in_2_bits_ldest == io_in_5_bits_lsrc_2
            & (intCond_2_4 & needIntDest_2 | fpCond_2_4 & needFpDest_2 | vecCond_2_4
               & needVecDest_2)
              ? io_out_2_bits_pdest_0
              : io_in_1_bits_ldest == io_in_5_bits_lsrc_2
                & (intCond_2_4 & needIntDest_1 | fpCond_2_4 & needFpDest_1 | vecCond_2_4
                   & needVecDest_1)
                  ? io_out_1_bits_pdest_0
                  : io_in_0_bits_ldest == io_in_5_bits_lsrc_2
                    & (intCond_2_4 & needIntDest_0 | fpCond_2_4 & needFpDest_0
                       | vecCond_2_4 & needVecDest_0)
                      ? io_out_0_bits_pdest_0
                      : (io_in_5_bits_srcType_2[1] ? io_fpReadPorts_5_2 : 8'h0)
                        | (io_in_5_bits_srcType_2[2] ? io_vecReadPorts_5_2 : 8'h0);
  assign io_out_5_bits_psrc_3 =
    io_in_4_bits_ldest == io_in_5_bits_lsrc_3
    & (intCond_3_4 & needIntDest_4 | fpCond_3_4 & needFpDest_4 | vecCond_3_4
       & needVecDest_4) | v0Cond_3_4 & needV0Dest_4
      ? io_out_4_bits_pdest_0
      : io_in_3_bits_ldest == io_in_5_bits_lsrc_3
        & (intCond_3_4 & needIntDest_3 | fpCond_3_4 & needFpDest_3 | vecCond_3_4
           & needVecDest_3) | v0Cond_3_4 & needV0Dest_3
          ? io_out_3_bits_pdest_0
          : io_in_2_bits_ldest == io_in_5_bits_lsrc_3
            & (intCond_3_4 & needIntDest_2 | fpCond_3_4 & needFpDest_2 | vecCond_3_4
               & needVecDest_2) | v0Cond_3_4 & needV0Dest_2
              ? io_out_2_bits_pdest_0
              : io_in_1_bits_ldest == io_in_5_bits_lsrc_3
                & (intCond_3_4 & needIntDest_1 | fpCond_3_4 & needFpDest_1 | vecCond_3_4
                   & needVecDest_1) | v0Cond_3_4 & needV0Dest_1
                  ? io_out_1_bits_pdest_0
                  : io_in_0_bits_ldest == io_in_5_bits_lsrc_3
                    & (intCond_3_4 & needIntDest_0 | fpCond_3_4 & needFpDest_0
                       | vecCond_3_4 & needVecDest_0) | v0Cond_3_4 & needV0Dest_0
                      ? io_out_0_bits_pdest_0
                      : io_v0ReadPorts_5_0;
  assign io_out_5_bits_psrc_4 =
    io_in_4_bits_ldest == io_in_5_bits_lsrc_4
    & (intCond_4_4 & needIntDest_4 | fpCond_4_4 & needFpDest_4 | vlCond_4_4
       & needVecDest_4) | vlCond_4_4 & needVlDest_4
      ? io_out_4_bits_pdest_0
      : io_in_3_bits_ldest == io_in_5_bits_lsrc_4
        & (intCond_4_4 & needIntDest_3 | fpCond_4_4 & needFpDest_3 | vlCond_4_4
           & needVecDest_3) | vlCond_4_4 & needVlDest_3
          ? io_out_3_bits_pdest_0
          : io_in_2_bits_ldest == io_in_5_bits_lsrc_4
            & (intCond_4_4 & needIntDest_2 | fpCond_4_4 & needFpDest_2 | vlCond_4_4
               & needVecDest_2) | vlCond_4_4 & needVlDest_2
              ? io_out_2_bits_pdest_0
              : io_in_1_bits_ldest == io_in_5_bits_lsrc_4
                & (intCond_4_4 & needIntDest_1 | fpCond_4_4 & needFpDest_1 | vlCond_4_4
                   & needVecDest_1) | vlCond_4_4 & needVlDest_1
                  ? io_out_1_bits_pdest_0
                  : io_in_0_bits_ldest == io_in_5_bits_lsrc_4
                    & (intCond_4_4 & needIntDest_0 | fpCond_4_4 & needFpDest_0
                       | vlCond_4_4 & needVecDest_0) | vlCond_4_4 & needVlDest_0
                      ? io_out_0_bits_pdest_0
                      : io_vlReadPorts_5_0;
  assign io_out_5_bits_pdest = io_out_5_bits_pdest_0;
  assign io_out_5_bits_robIdx_flag = uops_5_robIdx_reverse_flag ^ robIdxHead_flag;
  assign io_out_5_bits_robIdx_value =
    uops_5_robIdx_reverse_flag
      ? _uops_5_robIdx_diff_T_4[7:0]
      : uops_5_robIdx_new_value[7:0];
  assign io_out_5_bits_instrSize = _compressUnit_io_out_instrSizes_5;
  assign io_out_5_bits_dirtyFs =
    |(_compressUnit_io_out_masks_5
      & {io_in_5_bits_fpWen,
         io_in_4_bits_fpWen,
         io_in_3_bits_fpWen,
         io_in_2_bits_fpWen,
         io_in_1_bits_fpWen,
         io_in_0_bits_fpWen});
  assign io_out_5_bits_dirtyVs =
    |(_compressUnit_io_out_masks_5
      & {(|io_in_5_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_146 | _uops_5_dirtyVs_T_147 | _uops_5_dirtyVs_T_149)
           & ~(io_in_5_bits_fuType[24] & _uops_5_dirtyVs_T_155 | io_in_5_bits_fuType[18]
               & _uops_5_dirtyVs_T_159 | io_in_5_bits_fuType[18] & _uops_5_dirtyVs_T_163
               | io_in_5_bits_fuType[18] & _uops_5_dirtyVs_T_167),
         (|io_in_4_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_117 | _uops_5_dirtyVs_T_118 | _uops_5_dirtyVs_T_120)
           & ~(io_in_4_bits_fuType[24] & _uops_5_dirtyVs_T_126 | io_in_4_bits_fuType[18]
               & _uops_5_dirtyVs_T_130 | io_in_4_bits_fuType[18] & _uops_5_dirtyVs_T_134
               | io_in_4_bits_fuType[18] & _uops_5_dirtyVs_T_138),
         (|io_in_3_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_88 | _uops_5_dirtyVs_T_89 | _uops_5_dirtyVs_T_91)
           & ~(io_in_3_bits_fuType[24] & _uops_5_dirtyVs_T_97 | io_in_3_bits_fuType[18]
               & _uops_5_dirtyVs_T_101 | io_in_3_bits_fuType[18] & _uops_5_dirtyVs_T_105
               | io_in_3_bits_fuType[18] & _uops_5_dirtyVs_T_109),
         (|io_in_2_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_59 | _uops_5_dirtyVs_T_60 | _uops_5_dirtyVs_T_62)
           & ~(io_in_2_bits_fuType[24] & _uops_5_dirtyVs_T_68 | io_in_2_bits_fuType[18]
               & _uops_5_dirtyVs_T_72 | io_in_2_bits_fuType[18] & _uops_5_dirtyVs_T_76
               | io_in_2_bits_fuType[18] & _uops_5_dirtyVs_T_80),
         (|io_in_1_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_30 | _uops_5_dirtyVs_T_31 | _uops_5_dirtyVs_T_33)
           & ~(io_in_1_bits_fuType[24] & _uops_5_dirtyVs_T_39 | io_in_1_bits_fuType[18]
               & _uops_5_dirtyVs_T_43 | io_in_1_bits_fuType[18] & _uops_5_dirtyVs_T_47
               | io_in_1_bits_fuType[18] & _uops_5_dirtyVs_T_51),
         (|io_in_0_bits_uopSplitType)
           & ~(_uops_5_dirtyVs_T_1 | _uops_5_dirtyVs_T_2 | _uops_5_dirtyVs_T_4)
           & ~(io_in_0_bits_fuType[24] & _uops_5_dirtyVs_T_10 | io_in_0_bits_fuType[18]
               & _uops_5_dirtyVs_T_14 | io_in_0_bits_fuType[18] & _uops_5_dirtyVs_T_18
               | io_in_0_bits_fuType[18] & _uops_5_dirtyVs_T_22)});
  assign io_out_5_bits_traceBlockInPipe_itype =
    uops_5_traceBlockInPipe_itype_isBranch | uops_5_traceBlockInPipe_itype_isJal
    | (&io_in_5_bits_preDecodeInfo_brType)
      ? {(&io_in_5_bits_preDecodeInfo_brType)
           & (_uops_5_traceBlockInPipe_itype_jumpType_T_59
              | _uops_5_traceBlockInPipe_itype_jumpType_T_60)
           & (~(_uops_5_traceBlockInPipe_itype_jumpType_T_54
                | _uops_5_traceBlockInPipe_itype_jumpType_T_55)
              | (_uops_5_traceBlockInPipe_itype_jumpType_T_54
                 | _uops_5_traceBlockInPipe_itype_jumpType_T_55)
              & uops_5_traceBlockInPipe_itype_isEqualRdRs),
         uops_5_traceBlockInPipe_itype_isBranch,
         2'h0}
        | (uops_5_traceBlockInPipe_itype_isJal
           & (_uops_5_traceBlockInPipe_itype_jumpType_T_59
              | _uops_5_traceBlockInPipe_itype_jumpType_T_60)
             ? 4'h9
             : 4'h0)
        | ((&io_in_5_bits_preDecodeInfo_brType) & ~(|io_in_5_bits_ldest)
           & ~(_uops_5_traceBlockInPipe_itype_jumpType_T_54
               | _uops_5_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hA
             : 4'h0)
        | (uops_5_traceBlockInPipe_itype_isJal & ~(|io_in_5_bits_ldest) ? 4'hB : 4'h0)
        | ((&io_in_5_bits_preDecodeInfo_brType)
           & (_uops_5_traceBlockInPipe_itype_jumpType_T_59
              | _uops_5_traceBlockInPipe_itype_jumpType_T_60)
           & (_uops_5_traceBlockInPipe_itype_jumpType_T_54
              | _uops_5_traceBlockInPipe_itype_jumpType_T_55)
           & ~uops_5_traceBlockInPipe_itype_isEqualRdRs
             ? 4'hC
             : 4'h0)
        | ((&io_in_5_bits_preDecodeInfo_brType)
           & ~(_uops_5_traceBlockInPipe_itype_jumpType_T_59
               | _uops_5_traceBlockInPipe_itype_jumpType_T_60)
           & (_uops_5_traceBlockInPipe_itype_jumpType_T_54
              | _uops_5_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hD
             : 4'h0)
        | ((&io_in_5_bits_preDecodeInfo_brType)
           & ~(_uops_5_traceBlockInPipe_itype_jumpType_T_59
               | _uops_5_traceBlockInPipe_itype_jumpType_T_60) & (|io_in_5_bits_ldest)
           & ~(_uops_5_traceBlockInPipe_itype_jumpType_T_54
               | _uops_5_traceBlockInPipe_itype_jumpType_T_55)
             ? 4'hE
             : 4'h0)
        | {4{uops_5_traceBlockInPipe_itype_isJal
               & ~(_uops_5_traceBlockInPipe_itype_jumpType_T_59
                   | _uops_5_traceBlockInPipe_itype_jumpType_T_60)
               & (|io_in_5_bits_ldest)}}
      : 4'h0;
  assign io_out_5_bits_traceBlockInPipe_iretire =
    _compressUnit_io_out_canCompressVec_5
      ? 4'(4'({1'h0,
               3'({1'h0, _compressUnit_io_out_masks_5[0] ? halfWordNumVec_0 : 2'h0}
                  + {1'h0, _compressUnit_io_out_masks_5[1] ? halfWordNumVec_1 : 2'h0})}
              + {2'h0, _compressUnit_io_out_masks_5[2] ? halfWordNumVec_2 : 2'h0})
           + 4'({2'h0, _compressUnit_io_out_masks_5[3] ? halfWordNumVec_3 : 2'h0}
                + 4'({2'h0, _compressUnit_io_out_masks_5[4] ? halfWordNumVec_4 : 2'h0}
                     + {2'h0,
                        _compressUnit_io_out_masks_5[5] ? halfWordNumVec_5 : 2'h0})))
      : {2'h0, halfWordNumVec_5};
  assign io_out_5_bits_traceBlockInPipe_ilastsize =
    _compressUnit_io_out_canCompressVec_5
      ? ~(_compressUnit_io_out_masks_5[5] & io_in_5_bits_preDecodeInfo_isRVC)
      : ~io_in_5_bits_preDecodeInfo_isRVC;
  assign io_out_5_bits_eliminatedMove = isMove_5;
  assign io_out_5_bits_snapshot = io_out_5_bits_snapshot_0;
  assign io_out_5_bits_numLsElem =
    io_in_5_valid & isVlsType_5 & ~(io_in_5_bits_vpu_isVleff & uops_5_lastUop)
      ? (isVlsType_5 & ~(|(io_in_5_bits_fuOpType[6:5]))
         & (io_in_5_bits_fuOpType[8] ^ io_in_5_bits_fuOpType[7])
           ? 5'h2
           : (instType_5 == 3'h0
                ? {_GEN_20, &emul_5, _numLsElem_T_1163, _numLsElem_T_1162, 1'h0}
                  >> _GEN_21
                : 5'h0)
             | (instType_5 == 3'h2
                  ? {_GEN_20, &emul_5, _numLsElem_T_1163, _numLsElem_T_1162, 1'h0}
                    >> _GEN_21
                  : 5'h0)
             | (instType_5 == 3'h1
                  ? ($signed(emul_5) > $signed(io_in_5_bits_vpu_vlmul)
                       ? {_GEN_20, &emul_5, _numLsElem_T_1163, _numLsElem_T_1162, 1'h0}
                         >> _GEN_21
                       : {_GEN_22,
                          &io_in_5_bits_vpu_vlmul,
                          _numLsElem_T_1119,
                          _numLsElem_T_1118,
                          1'h0} >> _GEN_23)
                  : 5'h0)
             | (instType_5 == 3'h3
                  ? ($signed(emul_5) > $signed(io_in_5_bits_vpu_vlmul)
                       ? {_GEN_20, &emul_5, _numLsElem_T_1163, _numLsElem_T_1162, 1'h0}
                         >> _GEN_21
                       : {_GEN_22,
                          &io_in_5_bits_vpu_vlmul,
                          _numLsElem_T_1119,
                          _numLsElem_T_1118,
                          1'h0} >> _GEN_23)
                  : 5'h0)
             | (instType_5 == 3'h4
                  ? {_GEN_20, &emul_5, _numLsElem_T_1163, _numLsElem_T_1162, 1'h0}
                    >> _GEN_21
                  : 5'h0)
             | (instType_5 == 3'h6
                  ? {_GEN_20, &emul_5, _numLsElem_T_1163, _numLsElem_T_1162, 1'h0}
                    >> _GEN_21
                  : 5'h0) | (instType_5 == 3'h5 ? numLsElem_segmentIndexFlowNum_5 : 5'h0)
             | ((&instType_5) ? numLsElem_segmentIndexFlowNum_5 : 5'h0))
      : 5'h0;
  assign io_perf_0_value = {3'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {3'h0, io_perf_1_value_REG_1};
  assign io_perf_2_value = {5'h0, io_perf_2_value_REG_1};
  assign io_perf_3_value = {5'h0, io_perf_3_value_REG_1};
  assign io_perf_4_value = {5'h0, io_perf_4_value_REG_1};
  assign io_perf_5_value = {5'h0, io_perf_5_value_REG_1};
  assign io_perf_6_value = {5'h0, io_perf_6_value_REG_1};
  assign io_perf_7_value = {5'h0, io_perf_7_value_REG_1};
  assign io_perf_8_value = {5'h0, io_perf_8_value_REG_1};
  assign io_perf_9_value = {5'h0, io_perf_9_value_REG_1};
  assign io_perf_10_value = io_perf_10_value_REG_1;
  assign io_perf_11_value = io_perf_11_value_REG_1;
  assign io_perf_12_value = io_perf_12_value_REG_1;
  assign io_perf_13_value = io_perf_13_value_REG_1;
  assign io_perf_14_value = io_perf_14_value_REG_1;
  assign io_perf_15_value = io_perf_15_value_REG_1;
  assign io_perf_16_value = io_perf_16_value_REG_1;
  assign io_perf_17_value = io_perf_17_value_REG_1;
  assign io_perf_18_value = io_perf_18_value_REG_1;
  assign io_perf_19_value = io_perf_19_value_REG_1;
  assign io_perf_20_value = io_perf_20_value_REG_1;
  assign io_perf_21_value = io_perf_21_value_REG_1;
  assign io_perf_22_value = io_perf_22_value_REG_1;
  assign io_perf_23_value = io_perf_23_value_REG_1;
  assign io_perf_24_value = io_perf_24_value_REG_1;
  assign io_perf_25_value = io_perf_25_value_REG_1;
  assign io_perf_26_value = io_perf_26_value_REG_1;
  assign io_perf_27_value = io_perf_27_value_REG_1;
  assign io_perf_28_value = io_perf_28_value_REG_1;
  assign io_perf_29_value = io_perf_29_value_REG_1;
endmodule

