Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 14 21:25:52 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.241    -7108.159                   6908                29633        0.051        0.000                      0                29571       -0.667      -13.337                      20                 13158  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
adc_lvds_clk                                                                                {0.000 0.500}        1.000           1000.000        
  adc_data_clk                                                                              {0.000 2.000}        4.000           250.000         
clk_fpga_0                                                                                  {0.000 2.813}        5.625           177.778         
  cfg_bram_clkb                                                                             {0.000 5.625}        11.250          88.889          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
nolabel_line188/clk_wiz_0/inst/clk_in1                                                      {0.000 2.813}        5.625           177.778         
  clk_out1_design_1_clk_wiz_0_0                                                             {0.000 1.667}        3.333           300.000         
  clk_out2_design_1_clk_wiz_0_0                                                             {0.833 2.500}        3.333           300.000         
  clkfbout_design_1_clk_wiz_0_0                                                             {0.000 5.625}        11.250          88.889          
nolabel_line366/inst/clk_in1                                                                {0.000 2.825}        5.650           176.991         
  clk_out1_clk_wiz_1_idelay_refclk_1                                                        {0.000 2.500}        5.000           199.983         
  clkfbout_clk_wiz_1_idelay_refclk_1                                                        {0.000 33.900}       67.800          14.749          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_lvds_clk                                                                                     -8.872       -8.872                      1                    1        7.283        0.000                      0                    1       -0.667      -13.337                      20                    20  
  adc_data_clk                                                                                   -1.190      -15.793                     60                  684        0.060        0.000                      0                  684        1.020        0.000                       0                   257  
clk_fpga_0                                                                                       -4.156    -4306.335                   4423                19179        0.051        0.000                      0                19179        0.313        0.000                       0                  7613  
  cfg_bram_clkb                                                                                   5.806        0.000                      0                  459        0.057        0.000                      0                  459        4.645        0.000                       0                   206  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.269        0.000                      0                  928        0.100        0.000                      0                  928       15.250        0.000                       0                   483  
nolabel_line188/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                        1.313        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                  -2.647    -1744.655                   2185                 7948        0.053        0.000                      0                 7948        0.160        0.000                       0                  4563  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                               1.178        0.000                       0                     5  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                               9.095        0.000                       0                     3  
nolabel_line366/inst/clk_in1                                                                                                                                                                                                                  1.325        0.000                       0                     1  
  clk_out1_clk_wiz_1_idelay_refclk_1                                                                                                                                                                                                          0.264        0.000                       0                     3  
  clkfbout_clk_wiz_1_idelay_refclk_1                                                                                                                                                                                                         32.200        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_data_clk                                                                                adc_lvds_clk                                                                                     -2.218      -17.132                      9                    9        0.350        0.000                      0                    9  
clk_fpga_0                                                                                  adc_data_clk                                                                                     -2.580      -27.306                     11                   24        0.081        0.000                      0                   11  
adc_lvds_clk                                                                                clk_fpga_0                                                                                      -10.241     -152.669                     15                   15        8.000        0.000                      0                   15  
adc_data_clk                                                                                clk_fpga_0                                                                                       -2.770       -9.698                      4                   17        0.083        0.000                      0                    4  
cfg_bram_clkb                                                                               clk_fpga_0                                                                                        0.889        0.000                      0                   29        0.799        0.000                      0                   29  
clk_out1_design_1_clk_wiz_0_0                                                               clk_fpga_0                                                                                       -3.776     -332.498                    109                  119        0.386        0.000                      0                  109  
clk_fpga_0                                                                                  cfg_bram_clkb                                                                                     1.058        0.000                      0                   32        0.589        0.000                      0                   32  
clk_out1_design_1_clk_wiz_0_0                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        2.007        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_out1_design_1_clk_wiz_0_0                                                                    -2.631      -10.237                      4                   14        0.156        0.000                      0                    4  
cfg_bram_clkb                                                                               clk_out1_design_1_clk_wiz_0_0                                                                    -5.105     -473.066                    100                  100        0.782        0.000                      0                  100  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_1_clk_wiz_0_0                                                                    31.440        0.000                      0                    8                                                                        
clk_out1_design_1_clk_wiz_0_0                                                               clk_out2_design_1_clk_wiz_0_0                                                                    -3.751      -15.782                      7                    7        2.498        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        1.593        0.000                      0                   96        0.586        0.000                      0                   96  
**async_default**                                                                           clk_out1_design_1_clk_wiz_0_0                                                               clk_out1_design_1_clk_wiz_0_0                                                                     0.349        0.000                      0                   91        0.377        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.752        0.000                      0                  100        0.232        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  adc_lvds_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -8.872ns,  Total Violation       -8.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.283ns,  Total Violation        0.000ns
PW    :           20  Failing Endpoints,  Worst Slack       -0.667ns,  Total Violation      -13.337ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.872ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            10.100ns
  Clock Path Skew:        1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 1.642 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.100    10.100    
    P19                                               0.000    10.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    10.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    10.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.000    10.495    nolabel_line372/nolabel_line229/adc_frame_clock_in
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.179     1.074    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.484     1.558 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.084     1.642    nolabel_line372/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.642    
                         clock uncertainty           -0.035     1.607    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.016     1.623    nolabel_line372/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.623    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                 -8.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.283ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.889ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.000    10.789    nolabel_line372/nolabel_line229/adc_frame_clock_in
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.408     1.375    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.610     2.985 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.320     3.306    nolabel_line372/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     3.306    
                         clock uncertainty            0.035     3.341    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.165     3.506    nolabel_line372/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                          10.789    
  -------------------------------------------------------------------
                         slack                                  7.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_lvds_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { adc_lclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y58  nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y58  nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y78  nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y78  nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  adc_data_clk

Setup :           60  Failing Endpoints,  Worst Slack       -1.190ns,  Total Violation      -15.793ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.190ns  (required time - arrival time)
  Source:                 nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            trig_sub_word_test_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 1.025ns (19.410%)  route 4.256ns (80.590%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.815     3.324    nolabel_line372/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.977 r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/Q5
                         net (fo=2, routed)           2.315     6.293    lopt_3
    SLICE_X64Y57         LUT6 (Prop_lut6_I5_O)        0.124     6.417 r  trig_gen_i_2/O
                         net (fo=1, routed)           0.301     6.717    trig_gen_i_2_n_0
    SLICE_X67Y58         LUT5 (Prop_lut5_I2_O)        0.124     6.841 r  trig_gen_i_1/O
                         net (fo=4, routed)           1.640     8.481    trig_gen_i_1_n_0
    SLICE_X61Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.605 r  trig_sub_word_test[1]_i_1/O
                         net (fo=1, routed)           0.000     8.605    trig_sub_word_test[1]_i_1_n_0
    SLICE_X61Y97         FDRE                                         r  trig_sub_word_test_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.910     7.212    adc_data_clk
    SLICE_X61Y97         FDRE                                         r  trig_sub_word_test_reg[1]/C
                         clock pessimism              0.208     7.419    
                         clock uncertainty           -0.035     7.384    
    SLICE_X61Y97         FDRE (Setup_fdre_C_D)        0.031     7.415    trig_sub_word_test_reg[1]
  -------------------------------------------------------------------
                         required time                          7.415    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 -1.190    

Slack (VIOLATED) :        -1.188ns  (required time - arrival time)
  Source:                 nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            trig_sub_word_test_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.025ns (19.413%)  route 4.255ns (80.587%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 7.213 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.815     3.324    nolabel_line372/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.977 r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/Q5
                         net (fo=2, routed)           2.315     6.293    lopt_3
    SLICE_X64Y57         LUT6 (Prop_lut6_I5_O)        0.124     6.417 r  trig_gen_i_2/O
                         net (fo=1, routed)           0.301     6.717    trig_gen_i_2_n_0
    SLICE_X67Y58         LUT5 (Prop_lut5_I2_O)        0.124     6.841 r  trig_gen_i_1/O
                         net (fo=4, routed)           1.639     8.480    trig_gen_i_1_n_0
    SLICE_X59Y99         LUT4 (Prop_lut4_I2_O)        0.124     8.604 r  trig_sub_word_test[2]_i_1/O
                         net (fo=1, routed)           0.000     8.604    trig_sub_word_test[2]_i_1_n_0
    SLICE_X59Y99         FDRE                                         r  trig_sub_word_test_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.911     7.213    adc_data_clk
    SLICE_X59Y99         FDRE                                         r  trig_sub_word_test_reg[2]/C
                         clock pessimism              0.208     7.420    
                         clock uncertainty           -0.035     7.385    
    SLICE_X59Y99         FDRE (Setup_fdre_C_D)        0.031     7.416    trig_sub_word_test_reg[2]
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                 -1.188    

Slack (VIOLATED) :        -1.162ns  (required time - arrival time)
  Source:                 nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            trig_sub_word_test_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.025ns (19.513%)  route 4.228ns (80.487%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.815     3.324    nolabel_line372/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.977 r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/Q5
                         net (fo=2, routed)           2.315     6.293    lopt_3
    SLICE_X64Y57         LUT6 (Prop_lut6_I5_O)        0.124     6.417 r  trig_gen_i_2/O
                         net (fo=1, routed)           0.301     6.717    trig_gen_i_2_n_0
    SLICE_X67Y58         LUT5 (Prop_lut5_I2_O)        0.124     6.841 r  trig_gen_i_1/O
                         net (fo=4, routed)           1.612     8.453    trig_gen_i_1_n_0
    SLICE_X60Y97         LUT2 (Prop_lut2_I0_O)        0.124     8.577 r  trig_sub_word_test[0]_i_1/O
                         net (fo=1, routed)           0.000     8.577    trig_sub_word_test[0]_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  trig_sub_word_test_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.910     7.212    adc_data_clk
    SLICE_X60Y97         FDRE                                         r  trig_sub_word_test_reg[0]/C
                         clock pessimism              0.208     7.419    
                         clock uncertainty           -0.035     7.384    
    SLICE_X60Y97         FDRE (Setup_fdre_C_D)        0.031     7.415    trig_sub_word_test_reg[0]
  -------------------------------------------------------------------
                         required time                          7.415    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                 -1.162    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 nolabel_line372/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        2.304ns  (logic 0.524ns (22.739%)  route 1.780ns (77.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 7.055 - 4.000 ) 
    Source Clock Delay      (SCD):    3.392ns = ( 5.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.883     5.392    nolabel_line372/adc_data_clk
    SLICE_X102Y84        FDRE                                         r  nolabel_line372/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.524     5.916 r  nolabel_line372/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.780     7.697    nolabel_line372/asi2_mod_inst1/rst
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.753     7.055    nolabel_line372/asi2_mod_inst1/adc_clk_div_in
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.262    
                         clock uncertainty           -0.035     7.227    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.710    nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.887ns  (required time - arrival time)
  Source:                 nolabel_line372/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        2.206ns  (logic 0.524ns (23.754%)  route 1.682ns (76.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 7.056 - 4.000 ) 
    Source Clock Delay      (SCD):    3.392ns = ( 5.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.883     5.392    nolabel_line372/adc_data_clk
    SLICE_X102Y84        FDRE                                         r  nolabel_line372/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.524     5.916 r  nolabel_line372/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.682     7.598    nolabel_line372/asi2_mod_inst0/rst
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.754     7.056    nolabel_line372/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.263    
                         clock uncertainty           -0.035     7.228    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.711    nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                 -0.887    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 nolabel_line372/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        2.117ns  (logic 0.524ns (24.755%)  route 1.593ns (75.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 7.051 - 4.000 ) 
    Source Clock Delay      (SCD):    3.392ns = ( 5.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.883     5.392    nolabel_line372/adc_data_clk
    SLICE_X102Y84        FDRE                                         r  nolabel_line372/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.524     5.916 r  nolabel_line372/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.593     7.509    nolabel_line372/asi2_mod_inst4/rst
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.749     7.051    nolabel_line372/asi2_mod_inst4/adc_clk_div_in
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.258    
                         clock uncertainty           -0.035     7.223    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.706    nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.766ns  (required time - arrival time)
  Source:                 nolabel_line372/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        2.078ns  (logic 0.524ns (25.219%)  route 1.554ns (74.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 7.049 - 4.000 ) 
    Source Clock Delay      (SCD):    3.392ns = ( 5.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.883     5.392    nolabel_line372/adc_data_clk
    SLICE_X102Y84        FDRE                                         r  nolabel_line372/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.524     5.916 r  nolabel_line372/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.554     7.470    nolabel_line372/asi2_mod_inst3/rst
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747     7.049    nolabel_line372/asi2_mod_inst3/adc_clk_div_in
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.256    
                         clock uncertainty           -0.035     7.221    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.704    nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                 -0.766    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.456ns (11.792%)  route 3.411ns (88.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 7.163 - 4.000 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.976     3.485    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X60Y54         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.456     3.941 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/Q
                         net (fo=17, routed)          3.411     7.352    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ADDRA[6]
    RAMB36_X5Y12         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.861     7.163    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y12         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.371    
                         clock uncertainty           -0.035     7.336    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.770    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.770    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.507ns  (required time - arrival time)
  Source:                 nolabel_line372/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.809ns  (logic 0.524ns (28.966%)  route 1.285ns (71.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 7.039 - 4.000 ) 
    Source Clock Delay      (SCD):    3.392ns = ( 5.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.883     5.392    nolabel_line372/adc_data_clk
    SLICE_X102Y84        FDRE                                         r  nolabel_line372/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.524     5.916 r  nolabel_line372/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.285     7.201    nolabel_line372/nolabel_line229/rst
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.737     7.039    nolabel_line372/nolabel_line229/adc_clk_div_in
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.246    
                         clock uncertainty           -0.035     7.211    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.694    nolabel_line372/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                 -0.507    

Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 nolabel_line372/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.720ns  (logic 0.524ns (30.462%)  route 1.196ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 7.044 - 4.000 ) 
    Source Clock Delay      (SCD):    3.392ns = ( 5.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.883     5.392    nolabel_line372/adc_data_clk
    SLICE_X102Y84        FDRE                                         r  nolabel_line372/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.524     5.916 r  nolabel_line372/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.196     7.113    nolabel_line372/asi2_mod_inst2/rst
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.742     7.044    nolabel_line372/asi2_mod_inst2/adc_clk_div_in
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.251    
                         clock uncertainty           -0.035     7.216    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.699    nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 -0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.361%)  route 0.163ns (53.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.310     1.182    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/CLKA
    SLICE_X55Y73         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.163     1.486    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y14         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.388     1.562    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y14         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.238    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.427    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.523%)  route 0.225ns (61.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.287     1.159    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/CLKA
    SLICE_X105Y54        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y54        FDRE (Prop_fdre_C_Q)         0.141     1.300 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.225     1.525    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X5Y10         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.367     1.541    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y10         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.323     1.218    
    RAMB36_X5Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.407    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.321     1.193    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y54         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.390    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X65Y54         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.359     1.532    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y54         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.339     1.193    
    SLICE_X65Y54         FDRE (Hold_fdre_C_D)         0.075     1.268    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.321     1.193    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X59Y58         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.390    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X59Y58         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.360     1.533    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X59Y58         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.340     1.193    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.075     1.268    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.320     1.192    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X61Y57         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.333 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.389    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X61Y57         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.358     1.531    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X61Y57         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.339     1.192    
    SLICE_X61Y57         FDRE (Hold_fdre_C_D)         0.075     1.267    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.321     1.193    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y56         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.059     1.393    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X64Y56         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.359     1.532    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y56         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.339     1.193    
    SLICE_X64Y56         FDRE (Hold_fdre_C_D)         0.076     1.269    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.322     1.194    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y52         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.059     1.394    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X64Y52         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.360     1.533    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y52         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.339     1.194    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.076     1.270    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.322     1.194    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y52         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.062     1.397    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X64Y52         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.360     1.533    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y52         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.339     1.194    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.078     1.272    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.321     1.193    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y53         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.058     1.392    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X60Y53         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.359     1.532    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y53         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.339     1.193    
    SLICE_X60Y53         FDRE (Hold_fdre_C_D)         0.071     1.264    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.321     1.193    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y56         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.058     1.392    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X64Y56         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.359     1.532    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y56         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.339     1.193    
    SLICE_X64Y56         FDRE (Hold_fdre_C_D)         0.071     1.264    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_data_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { nolabel_line372/bufr_adc_ref_clkdiv/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y16   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y12   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y11   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y10   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y13   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y12   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y14   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y14   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y12   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y13   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y68   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y53   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y53   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y62   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y53   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y73   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y57   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y57   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X86Y69   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X98Y55   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X58Y72   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y62   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X58Y72   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y67   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X86Y69   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X104Y54  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y68   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y53   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y53   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y53   nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4423  Failing Endpoints,  Worst Slack       -4.156ns,  Total Violation    -4306.336ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.156ns  (required time - arrival time)
  Source:                 nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 0.606ns (6.942%)  route 8.124ns (93.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 8.271 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.714     3.008    nolabel_line188/clk_wiz_0/inst/s_axi_aclk
    SLICE_X63Y94         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.646     4.110    nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.260 r  nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        7.478    11.738    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X38Y78         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.467     8.271    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X38Y78         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][11]/C
                         clock pessimism              0.129     8.400    
                         clock uncertainty           -0.092     8.308    
    SLICE_X38Y78         FDRE (Setup_fdre_C_R)       -0.726     7.582    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][11]
  -------------------------------------------------------------------
                         required time                          7.582    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 -4.156    

Slack (VIOLATED) :        -4.156ns  (required time - arrival time)
  Source:                 nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 0.606ns (6.942%)  route 8.124ns (93.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 8.271 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.714     3.008    nolabel_line188/clk_wiz_0/inst/s_axi_aclk
    SLICE_X63Y94         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.646     4.110    nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.260 r  nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        7.478    11.738    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X38Y78         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.467     8.271    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X38Y78         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][13]/C
                         clock pessimism              0.129     8.400    
                         clock uncertainty           -0.092     8.308    
    SLICE_X38Y78         FDRE (Setup_fdre_C_R)       -0.726     7.582    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][13]
  -------------------------------------------------------------------
                         required time                          7.582    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 -4.156    

Slack (VIOLATED) :        -4.156ns  (required time - arrival time)
  Source:                 nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 0.606ns (6.942%)  route 8.124ns (93.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 8.271 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.714     3.008    nolabel_line188/clk_wiz_0/inst/s_axi_aclk
    SLICE_X63Y94         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.646     4.110    nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.260 r  nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        7.478    11.738    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X38Y78         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.467     8.271    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X38Y78         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][8]/C
                         clock pessimism              0.129     8.400    
                         clock uncertainty           -0.092     8.308    
    SLICE_X38Y78         FDRE (Setup_fdre_C_R)       -0.726     7.582    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][8]
  -------------------------------------------------------------------
                         required time                          7.582    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 -4.156    

Slack (VIOLATED) :        -4.156ns  (required time - arrival time)
  Source:                 nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 0.606ns (6.942%)  route 8.124ns (93.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 8.271 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.714     3.008    nolabel_line188/clk_wiz_0/inst/s_axi_aclk
    SLICE_X63Y94         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.646     4.110    nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.260 r  nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        7.478    11.738    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X38Y78         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.467     8.271    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X38Y78         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][9]/C
                         clock pessimism              0.129     8.400    
                         clock uncertainty           -0.092     8.308    
    SLICE_X38Y78         FDRE (Setup_fdre_C_R)       -0.726     7.582    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][9]
  -------------------------------------------------------------------
                         required time                          7.582    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 -4.156    

Slack (VIOLATED) :        -4.061ns  (required time - arrival time)
  Source:                 nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 0.606ns (6.942%)  route 8.124ns (93.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 8.271 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.714     3.008    nolabel_line188/clk_wiz_0/inst/s_axi_aclk
    SLICE_X63Y94         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.646     4.110    nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.260 r  nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        7.478    11.738    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X39Y78         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.467     8.271    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X39Y78         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][11]/C
                         clock pessimism              0.129     8.400    
                         clock uncertainty           -0.092     8.308    
    SLICE_X39Y78         FDRE (Setup_fdre_C_R)       -0.631     7.677    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][11]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 -4.061    

Slack (VIOLATED) :        -4.000ns  (required time - arrival time)
  Source:                 nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 0.606ns (7.067%)  route 7.969ns (92.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 8.272 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.714     3.008    nolabel_line188/clk_wiz_0/inst/s_axi_aclk
    SLICE_X63Y94         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.646     4.110    nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.260 r  nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        7.323    11.583    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X38Y79         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.468     8.272    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X38Y79         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][11]/C
                         clock pessimism              0.129     8.401    
                         clock uncertainty           -0.092     8.309    
    SLICE_X38Y79         FDRE (Setup_fdre_C_R)       -0.726     7.583    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][11]
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                 -4.000    

Slack (VIOLATED) :        -4.000ns  (required time - arrival time)
  Source:                 nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 0.606ns (7.067%)  route 7.969ns (92.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 8.272 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.714     3.008    nolabel_line188/clk_wiz_0/inst/s_axi_aclk
    SLICE_X63Y94         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.646     4.110    nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.260 r  nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        7.323    11.583    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X38Y79         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.468     8.272    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X38Y79         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][9]/C
                         clock pessimism              0.129     8.401    
                         clock uncertainty           -0.092     8.309    
    SLICE_X38Y79         FDRE (Setup_fdre_C_R)       -0.726     7.583    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][9]
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                 -4.000    

Slack (VIOLATED) :        -3.905ns  (required time - arrival time)
  Source:                 nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 0.606ns (7.067%)  route 7.969ns (92.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 8.272 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.714     3.008    nolabel_line188/clk_wiz_0/inst/s_axi_aclk
    SLICE_X63Y94         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.646     4.110    nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.260 r  nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        7.323    11.583    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X39Y79         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.468     8.272    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X39Y79         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][10]/C
                         clock pessimism              0.129     8.401    
                         clock uncertainty           -0.092     8.309    
    SLICE_X39Y79         FDRE (Setup_fdre_C_R)       -0.631     7.678    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][10]
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                 -3.905    

Slack (VIOLATED) :        -3.905ns  (required time - arrival time)
  Source:                 nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 0.606ns (7.067%)  route 7.969ns (92.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 8.272 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.714     3.008    nolabel_line188/clk_wiz_0/inst/s_axi_aclk
    SLICE_X63Y94         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.646     4.110    nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.260 r  nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        7.323    11.583    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X39Y79         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.468     8.272    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X39Y79         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][11]/C
                         clock pessimism              0.129     8.401    
                         clock uncertainty           -0.092     8.309    
    SLICE_X39Y79         FDRE (Setup_fdre_C_R)       -0.631     7.678    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][11]
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                 -3.905    

Slack (VIOLATED) :        -3.905ns  (required time - arrival time)
  Source:                 nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 0.606ns (7.067%)  route 7.969ns (92.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 8.272 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.714     3.008    nolabel_line188/clk_wiz_0/inst/s_axi_aclk
    SLICE_X63Y94         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  nolabel_line188/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.646     4.110    nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.260 r  nolabel_line188/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        7.323    11.583    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X39Y79         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.468     8.272    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X39Y79         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][13]/C
                         clock pessimism              0.129     8.401    
                         clock uncertainty           -0.092     8.309    
    SLICE_X39Y79         FDRE (Setup_fdre_C_R)       -0.631     7.678    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][13]
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                 -3.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.486%)  route 0.256ns (64.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.553     0.889    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X52Y51         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[49]/Q
                         net (fo=1, routed)           0.256     1.286    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_in_tdata[49]
    SLICE_X49Y46         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.829     1.195    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_clk
    SLICE_X49Y46         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][1]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.070     1.235    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.557     0.893    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/primary_aclk
    SLICE_X35Y57         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[17]/Q
                         net (fo=2, routed)           0.110     1.144    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Din[7]
    SLICE_X34Y57         SRL16E                                       r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.824     1.190    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Clk
    SLICE_X34Y57         SRL16E                                       r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.089    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.472%)  route 0.246ns (63.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.577     0.913    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/primary_aclk
    SLICE_X29Y50         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[3]/Q
                         net (fo=2, routed)           0.246     1.299    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[3]
    SLICE_X28Y49         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.859     1.225    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/primary_aclk
    SLICE_X28Y49         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[19]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.047     1.242    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.834%)  route 0.119ns (23.166%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.580     0.916    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[4]/Q
                         net (fo=2, routed)           0.118     1.175    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/dbg_acq_axi_upcounter[4]
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.335 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.335    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[4]_i_1_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.374 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.374    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[8]_i_1_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.428 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.428    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[12]_i_1_n_7
    SLICE_X63Y100        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.935     1.301    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y100        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[9]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.105     1.371    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.548     0.884    nolabel_line188/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/ACLK
    SLICE_X33Y78         FDRE                                         r  nolabel_line188/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  nolabel_line188/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.116     1.141    nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/din[33]
    SLICE_X32Y80         SRLC32E                                      r  nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.815     1.181    nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/clk
    SLICE_X32Y80         SRLC32E                                      r  nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.281     0.900    
    SLICE_X32Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.083    nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.467%)  route 0.231ns (58.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.559     0.895    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X50Y48         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[14]/Q
                         net (fo=1, routed)           0.231     1.290    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_in_tdata[14]
    SLICE_X44Y48         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.830     1.196    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_clk
    SLICE_X44Y48         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X44Y48         FDRE (Hold_fdre_C_D)         0.070     1.231    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nolabel_line188/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.554     0.890    nolabel_line188/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X47Y89         FDRE                                         r  nolabel_line188/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  nolabel_line188/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/Q
                         net (fo=1, routed)           0.116     1.147    nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/din[17]
    SLICE_X46Y89         SRLC32E                                      r  nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.822     1.188    nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/clk
    SLICE_X46Y89         SRLC32E                                      r  nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.285     0.903    
    SLICE_X46Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.086    nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.043%)  route 0.250ns (63.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.559     0.895    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/aclk
    SLICE_X51Y49         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out_reg[1]/Q
                         net (fo=2, routed)           0.250     1.286    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/s_strb[1]
    SLICE_X51Y50         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.821     1.187    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X51Y50         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_reg[1]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.066     1.223    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.516%)  route 0.217ns (59.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.658     0.994    nolabel_line188/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/S_AXI_AClk
    SLICE_X54Y106        FDRE                                         r  nolabel_line188/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.148     1.142 r  nolabel_line188/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/Q
                         net (fo=1, routed)           0.217     1.359    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[7]
    RAMB36_X3Y21         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.972     1.338    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y21         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.287     1.051    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.294    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.064%)  route 0.100ns (37.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.556     0.892    nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/clk
    SLICE_X36Y95         FDRE                                         r  nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.100     1.156    nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/din[6]
    SLICE_X38Y94         SRLC32E                                      r  nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.824     1.190    nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/clk
    SLICE_X38Y94         SRLC32E                                      r  nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X38Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    nolabel_line188/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         5.625       0.626      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y16     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X4Y12     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y11     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y10     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y13     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y12     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X4Y14     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y14     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X5Y12     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         2.813       0.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         2.813       0.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y45     nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y45     nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y45     nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y45     nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y45     nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y45     nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y45     nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y45     nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         2.812       0.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         2.812       0.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X30Y54     nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X30Y54     nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X16Y42     nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X16Y42     nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X16Y42     nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X16Y42     nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X16Y42     nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X16Y42     nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cfg_bram_clkb
  To Clock:  cfg_bram_clkb

Setup :            0  Failing Endpoints,  Worst Slack        5.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_bram_substate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_byte_count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.480ns (28.662%)  route 3.684ns (71.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 16.296 - 11.250 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.478     6.004 r  nolabel_line105/cfg_bram_substate_reg[1]/Q
                         net (fo=6, routed)           0.703     6.707    nolabel_line105/cfg_bram_substate[1]
    SLICE_X55Y103        LUT4 (Prop_lut4_I2_O)        0.325     7.032 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.160     8.191    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I3_O)        0.349     8.540 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.732     9.272    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.328     9.600 r  nolabel_line105/R_csi_line_byte_count[20]_i_1/O
                         net (fo=21, routed)          1.089    10.689    nolabel_line105/R_csi_line_byte_count[20]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.956    16.296    nolabel_line105/cfg_bram_clk
    SLICE_X50Y101        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[18]/C
                         clock pessimism              0.460    16.756    
                         clock uncertainty           -0.092    16.664    
    SLICE_X50Y101        FDRE (Setup_fdre_C_CE)      -0.169    16.495    nolabel_line105/R_csi_line_byte_count_reg[18]
  -------------------------------------------------------------------
                         required time                         16.495    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_bram_substate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_byte_count_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.480ns (28.662%)  route 3.684ns (71.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 16.296 - 11.250 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.478     6.004 r  nolabel_line105/cfg_bram_substate_reg[1]/Q
                         net (fo=6, routed)           0.703     6.707    nolabel_line105/cfg_bram_substate[1]
    SLICE_X55Y103        LUT4 (Prop_lut4_I2_O)        0.325     7.032 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.160     8.191    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I3_O)        0.349     8.540 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.732     9.272    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.328     9.600 r  nolabel_line105/R_csi_line_byte_count[20]_i_1/O
                         net (fo=21, routed)          1.089    10.689    nolabel_line105/R_csi_line_byte_count[20]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.956    16.296    nolabel_line105/cfg_bram_clk
    SLICE_X50Y101        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[19]/C
                         clock pessimism              0.460    16.756    
                         clock uncertainty           -0.092    16.664    
    SLICE_X50Y101        FDRE (Setup_fdre_C_CE)      -0.169    16.495    nolabel_line105/R_csi_line_byte_count_reg[19]
  -------------------------------------------------------------------
                         required time                         16.495    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_bram_substate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.473ns (30.195%)  route 3.405ns (69.805%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 16.245 - 11.250 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.478     6.004 r  nolabel_line105/cfg_bram_substate_reg[1]/Q
                         net (fo=6, routed)           0.703     6.707    nolabel_line105/cfg_bram_substate[1]
    SLICE_X55Y103        LUT4 (Prop_lut4_I2_O)        0.325     7.032 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.160     8.191    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I3_O)        0.349     8.540 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.732     9.272    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.321     9.593 r  nolabel_line105/R_csi_line_count[5]_i_1/O
                         net (fo=6, routed)           0.811    10.404    nolabel_line105/R_csi_line_count[5]_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.905    16.245    nolabel_line105/cfg_bram_clk
    SLICE_X82Y102        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[0]/C
                         clock pessimism              0.460    16.705    
                         clock uncertainty           -0.092    16.613    
    SLICE_X82Y102        FDRE (Setup_fdre_C_CE)      -0.377    16.236    nolabel_line105/R_csi_line_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.236    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_bram_substate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.473ns (30.195%)  route 3.405ns (69.805%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 16.245 - 11.250 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.478     6.004 r  nolabel_line105/cfg_bram_substate_reg[1]/Q
                         net (fo=6, routed)           0.703     6.707    nolabel_line105/cfg_bram_substate[1]
    SLICE_X55Y103        LUT4 (Prop_lut4_I2_O)        0.325     7.032 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.160     8.191    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I3_O)        0.349     8.540 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.732     9.272    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.321     9.593 r  nolabel_line105/R_csi_line_count[5]_i_1/O
                         net (fo=6, routed)           0.811    10.404    nolabel_line105/R_csi_line_count[5]_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.905    16.245    nolabel_line105/cfg_bram_clk
    SLICE_X82Y102        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[1]/C
                         clock pessimism              0.460    16.705    
                         clock uncertainty           -0.092    16.613    
    SLICE_X82Y102        FDRE (Setup_fdre_C_CE)      -0.377    16.236    nolabel_line105/R_csi_line_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.236    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_bram_substate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.473ns (30.195%)  route 3.405ns (69.805%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 16.245 - 11.250 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.478     6.004 r  nolabel_line105/cfg_bram_substate_reg[1]/Q
                         net (fo=6, routed)           0.703     6.707    nolabel_line105/cfg_bram_substate[1]
    SLICE_X55Y103        LUT4 (Prop_lut4_I2_O)        0.325     7.032 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.160     8.191    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I3_O)        0.349     8.540 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.732     9.272    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.321     9.593 r  nolabel_line105/R_csi_line_count[5]_i_1/O
                         net (fo=6, routed)           0.811    10.404    nolabel_line105/R_csi_line_count[5]_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.905    16.245    nolabel_line105/cfg_bram_clk
    SLICE_X82Y102        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[2]/C
                         clock pessimism              0.460    16.705    
                         clock uncertainty           -0.092    16.613    
    SLICE_X82Y102        FDRE (Setup_fdre_C_CE)      -0.377    16.236    nolabel_line105/R_csi_line_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.236    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_bram_substate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.473ns (31.131%)  route 3.259ns (68.869%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 16.247 - 11.250 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.478     6.004 r  nolabel_line105/cfg_bram_substate_reg[1]/Q
                         net (fo=6, routed)           0.703     6.707    nolabel_line105/cfg_bram_substate[1]
    SLICE_X55Y103        LUT4 (Prop_lut4_I2_O)        0.325     7.032 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.160     8.191    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I3_O)        0.349     8.540 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.732     9.272    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.321     9.593 r  nolabel_line105/R_csi_line_count[5]_i_1/O
                         net (fo=6, routed)           0.664    10.257    nolabel_line105/R_csi_line_count[5]_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.907    16.247    nolabel_line105/cfg_bram_clk
    SLICE_X81Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[3]/C
                         clock pessimism              0.460    16.707    
                         clock uncertainty           -0.092    16.615    
    SLICE_X81Y100        FDRE (Setup_fdre_C_CE)      -0.413    16.202    nolabel_line105/R_csi_line_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.202    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_bram_substate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.473ns (31.131%)  route 3.259ns (68.869%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 16.247 - 11.250 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.478     6.004 r  nolabel_line105/cfg_bram_substate_reg[1]/Q
                         net (fo=6, routed)           0.703     6.707    nolabel_line105/cfg_bram_substate[1]
    SLICE_X55Y103        LUT4 (Prop_lut4_I2_O)        0.325     7.032 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.160     8.191    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I3_O)        0.349     8.540 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.732     9.272    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.321     9.593 r  nolabel_line105/R_csi_line_count[5]_i_1/O
                         net (fo=6, routed)           0.664    10.257    nolabel_line105/R_csi_line_count[5]_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.907    16.247    nolabel_line105/cfg_bram_clk
    SLICE_X81Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[5]/C
                         clock pessimism              0.460    16.707    
                         clock uncertainty           -0.092    16.615    
    SLICE_X81Y100        FDRE (Setup_fdre_C_CE)      -0.413    16.202    nolabel_line105/R_csi_line_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.202    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_bram_substate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 1.473ns (31.217%)  route 3.246ns (68.783%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 16.246 - 11.250 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.478     6.004 r  nolabel_line105/cfg_bram_substate_reg[1]/Q
                         net (fo=6, routed)           0.703     6.707    nolabel_line105/cfg_bram_substate[1]
    SLICE_X55Y103        LUT4 (Prop_lut4_I2_O)        0.325     7.032 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.160     8.191    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I3_O)        0.349     8.540 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.732     9.272    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.321     9.593 r  nolabel_line105/R_csi_line_count[5]_i_1/O
                         net (fo=6, routed)           0.651    10.244    nolabel_line105/R_csi_line_count[5]_i_1_n_0
    SLICE_X81Y104        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.906    16.246    nolabel_line105/cfg_bram_clk
    SLICE_X81Y104        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[4]/C
                         clock pessimism              0.460    16.706    
                         clock uncertainty           -0.092    16.614    
    SLICE_X81Y104        FDRE (Setup_fdre_C_CE)      -0.413    16.201    nolabel_line105/R_csi_line_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.201    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_bram_substate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_gpio_test_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.474ns (32.242%)  route 3.098ns (67.758%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.478     6.004 r  nolabel_line105/cfg_bram_substate_reg[1]/Q
                         net (fo=6, routed)           0.703     6.707    nolabel_line105/cfg_bram_substate[1]
    SLICE_X55Y103        LUT4 (Prop_lut4_I2_O)        0.325     7.032 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.160     8.191    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I3_O)        0.349     8.540 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.711     9.251    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X67Y102        LUT4 (Prop_lut4_I3_O)        0.322     9.573 r  nolabel_line105/R_gpio_test[1]_i_1/O
                         net (fo=2, routed)           0.524    10.097    nolabel_line105/R_gpio_test[1]_i_1_n_0
    SLICE_X67Y100        FDRE                                         r  nolabel_line105/R_gpio_test_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X67Y100        FDRE                                         r  nolabel_line105/R_gpio_test_reg[0]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X67Y100        FDRE (Setup_fdre_C_CE)      -0.407    16.211    nolabel_line105/R_gpio_test_reg[0]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_bram_substate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_gpio_test_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.474ns (32.242%)  route 3.098ns (67.758%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.478     6.004 r  nolabel_line105/cfg_bram_substate_reg[1]/Q
                         net (fo=6, routed)           0.703     6.707    nolabel_line105/cfg_bram_substate[1]
    SLICE_X55Y103        LUT4 (Prop_lut4_I2_O)        0.325     7.032 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.160     8.191    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I3_O)        0.349     8.540 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.711     9.251    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X67Y102        LUT4 (Prop_lut4_I3_O)        0.322     9.573 r  nolabel_line105/R_gpio_test[1]_i_1/O
                         net (fo=2, routed)           0.524    10.097    nolabel_line105/R_gpio_test[1]_i_1_n_0
    SLICE_X67Y100        FDRE                                         r  nolabel_line105/R_gpio_test_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X67Y100        FDRE                                         r  nolabel_line105/R_gpio_test_reg[1]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X67Y100        FDRE (Setup_fdre_C_CE)      -0.407    16.211    nolabel_line105/R_gpio_test_reg[1]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  6.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.921%)  route 0.180ns (56.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/cfg_bram_addr_reg[4]/Q
                         net (fo=2, routed)           0.180     2.016    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[2]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.404     2.250    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.474     1.776    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.959    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_din_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.536%)  route 0.306ns (68.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X61Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  nolabel_line105/cfg_bram_din_reg[23]/Q
                         net (fo=1, routed)           0.306     2.140    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINB[7]
    RAMB36_X3Y21         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.403     2.249    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y21         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.474     1.775    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     2.071    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.136%)  route 0.157ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X54Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  nolabel_line105/cfg_bram_addr_reg[8]/Q
                         net (fo=2, routed)           0.157     2.015    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[6]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.404     2.250    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.936    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.136%)  route 0.157ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X54Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  nolabel_line105/cfg_bram_addr_reg[11]/Q
                         net (fo=2, routed)           0.157     2.015    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[9]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.404     2.250    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.936    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X54Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  nolabel_line105/cfg_bram_addr_reg[7]/Q
                         net (fo=2, routed)           0.158     2.017    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[5]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.404     2.250    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.936    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line105/dummy1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X59Y104        FDRE                                         r  nolabel_line105/dummy1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/dummy1_reg[20]/Q
                         net (fo=1, routed)           0.054     1.889    nolabel_line105/dummy1_reg_n_0_[20]
    SLICE_X58Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.934 r  nolabel_line105/cfg_bram_din[20]_i_1/O
                         net (fo=1, routed)           0.000     1.934    nolabel_line105/cfg_bram_din[20]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[20]/C
                         clock pessimism             -0.500     1.707    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.121     1.828    nolabel_line105/cfg_bram_din_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.629%)  route 0.234ns (62.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/cfg_bram_addr_reg[3]/Q
                         net (fo=2, routed)           0.234     2.069    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[1]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.404     2.250    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.474     1.776    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.959    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.411%)  route 0.236ns (62.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/cfg_bram_addr_reg[2]/Q
                         net (fo=2, routed)           0.236     2.071    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[0]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.404     2.250    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.474     1.776    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.959    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/CLKB
    SLICE_X55Y103        FDRE                                         r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           0.068     1.903    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B
    SLICE_X55Y103        FDRE                                         r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/CLKB
    SLICE_X55Y103        FDRE                                         r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                         clock pessimism             -0.513     1.694    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.071     1.765    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 nolabel_line105/dummy1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X59Y104        FDRE                                         r  nolabel_line105/dummy1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/dummy1_reg[24]/Q
                         net (fo=1, routed)           0.089     1.924    nolabel_line105/dummy1_reg_n_0_[24]
    SLICE_X58Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.969 r  nolabel_line105/cfg_bram_din[24]_i_1/O
                         net (fo=1, routed)           0.000     1.969    nolabel_line105/cfg_bram_din[24]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[24]/C
                         clock pessimism             -0.500     1.707    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.121     1.828    nolabel_line105/cfg_bram_din_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cfg_bram_clkb
Waveform(ns):       { 0.000 5.625 }
Period(ns):         11.250
Sources:            { nolabel_line105/bufr_bram_cfg_local_div/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.250      8.674      RAMB36_X3Y20   nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.250      8.674      RAMB36_X3Y21   nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X65Y101  nolabel_line105/R_acq_size_a_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X64Y101  nolabel_line105/R_acq_size_a_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X64Y101  nolabel_line105/R_acq_size_a_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X64Y101  nolabel_line105/R_acq_size_a_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X66Y102  nolabel_line105/R_acq_size_a_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X64Y101  nolabel_line105/R_acq_size_a_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X62Y103  nolabel_line105/R_acq_size_a_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X62Y103  nolabel_line105/R_acq_size_a_reg[16]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y104  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y101  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y101  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y104  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X82Y102  nolabel_line105/R_csi_line_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X82Y102  nolabel_line105/R_csi_line_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X82Y102  nolabel_line105/R_csi_line_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X50Y104  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X65Y101  nolabel_line105/R_acq_size_a_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X64Y101  nolabel_line105/R_acq_size_a_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y101  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y101  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y104  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y104  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X60Y107  nolabel_line105/R_acq_size_a_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X50Y101  nolabel_line105/R_csi_line_byte_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X50Y101  nolabel_line105/R_csi_line_byte_count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X65Y101  nolabel_line105/R_acq_size_a_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X64Y101  nolabel_line105/R_acq_size_a_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X64Y101  nolabel_line105/R_acq_size_a_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.664ns  (logic 2.210ns (28.835%)  route 5.454ns (71.165%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 36.924 - 33.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_fdre_C_Q)         0.419     4.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.035     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y127        LUT4 (Prop_lut4_I1_O)        0.325     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.973     8.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X87Y128        LUT6 (Prop_lut6_I4_O)        0.328     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.435    10.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y132        LUT5 (Prop_lut5_I1_O)        0.146    10.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.012    11.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y133        LUT3 (Prop_lut3_I1_O)        0.328    12.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    12.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X81Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715    36.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.473    37.397    
                         clock uncertainty           -0.035    37.362    
    SLICE_X81Y133        FDRE (Setup_fdre_C_D)        0.029    37.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.391    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                 25.269    

Slack (MET) :             25.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 2.210ns (29.407%)  route 5.305ns (70.593%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 36.923 - 33.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_fdre_C_Q)         0.419     4.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.035     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y127        LUT4 (Prop_lut4_I1_O)        0.325     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.973     8.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X87Y128        LUT6 (Prop_lut6_I4_O)        0.328     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.435    10.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y132        LUT5 (Prop_lut5_I1_O)        0.146    10.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.863    11.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y132        LUT3 (Prop_lut3_I1_O)        0.328    11.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X80Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.714    36.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.473    37.396    
                         clock uncertainty           -0.035    37.361    
    SLICE_X80Y132        FDRE (Setup_fdre_C_D)        0.029    37.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.390    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                 25.417    

Slack (MET) :             25.427ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 2.210ns (29.435%)  route 5.298ns (70.565%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 36.923 - 33.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_fdre_C_Q)         0.419     4.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.035     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y127        LUT4 (Prop_lut4_I1_O)        0.325     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.973     8.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X87Y128        LUT6 (Prop_lut6_I4_O)        0.328     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.435    10.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y132        LUT5 (Prop_lut5_I1_O)        0.146    10.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.856    11.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y132        LUT3 (Prop_lut3_I1_O)        0.328    11.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    11.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X80Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.714    36.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.473    37.396    
                         clock uncertainty           -0.035    37.361    
    SLICE_X80Y132        FDRE (Setup_fdre_C_D)        0.031    37.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.392    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                 25.427    

Slack (MET) :             25.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 2.210ns (29.656%)  route 5.242ns (70.345%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 36.924 - 33.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_fdre_C_Q)         0.419     4.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.035     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y127        LUT4 (Prop_lut4_I1_O)        0.325     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.973     8.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X87Y128        LUT6 (Prop_lut6_I4_O)        0.328     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.435    10.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y132        LUT5 (Prop_lut5_I1_O)        0.146    10.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.800    11.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y133        LUT3 (Prop_lut3_I1_O)        0.328    11.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X80Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715    36.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.473    37.397    
                         clock uncertainty           -0.035    37.362    
    SLICE_X80Y133        FDRE (Setup_fdre_C_D)        0.029    37.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.391    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                 25.481    

Slack (MET) :             25.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 2.210ns (29.682%)  route 5.236ns (70.318%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 36.924 - 33.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_fdre_C_Q)         0.419     4.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.035     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y127        LUT4 (Prop_lut4_I1_O)        0.325     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.973     8.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X87Y128        LUT6 (Prop_lut6_I4_O)        0.328     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.435    10.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y132        LUT5 (Prop_lut5_I1_O)        0.146    10.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.793    11.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y133        LUT3 (Prop_lut3_I1_O)        0.328    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X80Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715    36.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.473    37.397    
                         clock uncertainty           -0.035    37.362    
    SLICE_X80Y133        FDRE (Setup_fdre_C_D)        0.031    37.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.393    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                 25.490    

Slack (MET) :             25.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 2.210ns (30.838%)  route 4.957ns (69.162%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 36.924 - 33.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_fdre_C_Q)         0.419     4.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.035     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y127        LUT4 (Prop_lut4_I1_O)        0.325     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.973     8.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X87Y128        LUT6 (Prop_lut6_I4_O)        0.328     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.435    10.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y132        LUT5 (Prop_lut5_I1_O)        0.146    10.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.514    11.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y133        LUT3 (Prop_lut3_I1_O)        0.328    11.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X80Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715    36.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.473    37.397    
                         clock uncertainty           -0.035    37.362    
    SLICE_X80Y133        FDRE (Setup_fdre_C_D)        0.031    37.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.393    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                 25.769    

Slack (MET) :             25.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 2.210ns (31.046%)  route 4.909ns (68.954%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 36.921 - 33.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_fdre_C_Q)         0.419     4.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.035     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y127        LUT4 (Prop_lut4_I1_O)        0.325     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.973     8.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X87Y128        LUT6 (Prop_lut6_I4_O)        0.328     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.435    10.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y132        LUT5 (Prop_lut5_I1_O)        0.146    10.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.466    11.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y130        LUT6 (Prop_lut6_I2_O)        0.328    11.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X82Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.712    36.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.509    37.430    
                         clock uncertainty           -0.035    37.395    
    SLICE_X82Y130        FDRE (Setup_fdre_C_D)        0.077    37.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 25.896    

Slack (MET) :             26.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 1.984ns (28.751%)  route 4.917ns (71.249%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 36.924 - 33.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_fdre_C_Q)         0.419     4.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.035     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y127        LUT4 (Prop_lut4_I1_O)        0.325     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.973     8.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X87Y128        LUT6 (Prop_lut6_I4_O)        0.328     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.440    10.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y132        LUT6 (Prop_lut6_I0_O)        0.124    10.764 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.469    11.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X83Y132        LUT6 (Prop_lut6_I0_O)        0.124    11.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X83Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715    36.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.533    37.457    
                         clock uncertainty           -0.035    37.422    
    SLICE_X83Y132        FDRE (Setup_fdre_C_D)        0.029    37.451    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.451    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                 26.093    

Slack (MET) :             26.497ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 1.984ns (30.666%)  route 4.486ns (69.334%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 36.921 - 33.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_fdre_C_Q)         0.419     4.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.035     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y127        LUT4 (Prop_lut4_I1_O)        0.325     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.973     8.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X87Y128        LUT6 (Prop_lut6_I4_O)        0.328     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.045    10.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I5_O)        0.124    10.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.433    10.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I5_O)        0.124    10.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.712    36.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.509    37.430    
                         clock uncertainty           -0.035    37.395    
    SLICE_X83Y130        FDRE (Setup_fdre_C_D)        0.029    37.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.424    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                 26.497    

Slack (MET) :             27.333ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 0.947ns (19.182%)  route 3.990ns (80.818%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.909     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.456     4.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X80Y134        LUT6 (Prop_lut6_I4_O)        0.124     6.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.655     6.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y133        LUT5 (Prop_lut5_I3_O)        0.124     6.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.435     8.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X67Y148        LUT4 (Prop_lut4_I1_O)        0.124     8.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.264     8.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X67Y148        LUT5 (Prop_lut5_I4_O)        0.119     8.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.532     9.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X67Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X67Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.473    37.401    
                         clock uncertainty           -0.035    37.366    
    SLICE_X67Y147        FDRE (Setup_fdre_C_R)       -0.637    36.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                 27.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y142        FDCE (Prop_fdce_C_Q)         0.128     1.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.075     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X50Y142        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.907     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y142        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.403     1.768    
    SLICE_X50Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.360%)  route 0.420ns (76.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.128     1.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.420     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X50Y143        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y143        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.153     2.019    
    SLICE_X50Y143        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.360%)  route 0.420ns (76.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.128     1.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.420     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X50Y143        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y143        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.153     2.019    
    SLICE_X50Y143        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.360%)  route 0.420ns (76.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.128     1.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.420     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X50Y143        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y143        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.153     2.019    
    SLICE_X50Y143        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.360%)  route 0.420ns (76.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.128     1.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.420     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X50Y143        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y143        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.153     2.019    
    SLICE_X50Y143        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.360%)  route 0.420ns (76.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.128     1.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.420     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X50Y143        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y143        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.153     2.019    
    SLICE_X50Y143        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.360%)  route 0.420ns (76.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.128     1.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.420     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X50Y143        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y143        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.153     2.019    
    SLICE_X50Y143        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.360%)  route 0.420ns (76.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.128     1.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.420     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X50Y143        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y143        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.153     2.019    
    SLICE_X50Y143        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.360%)  route 0.420ns (76.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.128     1.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.420     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X50Y143        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y143        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.153     2.019    
    SLICE_X50Y143        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.571%)  route 0.113ns (44.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X52Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDCE (Prop_fdce_C_Q)         0.141     1.897 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.113     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X50Y143        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y143        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.400     1.772    
    SLICE_X50Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y6  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X61Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X60Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X60Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X60Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X60Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X60Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y142  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line188/clk_wiz_0/inst/clk_in1
  To Clock:  nolabel_line188/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line188/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line188/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.625       4.376      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.625       94.375     MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :         2185  Failing Endpoints,  Worst Slack       -2.647ns,  Total Violation    -1744.655ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_d0_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.456ns (12.583%)  route 3.168ns (87.417%))
  Logic Levels:           0  
  Clock Path Skew:        -1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 5.401 - 3.333 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        2.228     2.493    nolabel_line281/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line281/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line281/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X110Y145       FDRE                                         r  nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y145       FDRE (Prop_fdre_C_Q)         0.456     4.308 r  nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           3.168     7.476    nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_d0_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.840     5.401    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000     5.401    
                         clock uncertainty           -0.067     5.334    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.830    nolabel_line281/mipi_csi0/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          4.830    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_d1_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.456ns (12.759%)  route 3.118ns (87.241%))
  Logic Levels:           0  
  Clock Path Skew:        -1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 5.402 - 3.333 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        2.228     2.493    nolabel_line281/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line281/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line281/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X110Y145       FDRE                                         r  nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y145       FDRE (Prop_fdre_C_Q)         0.456     4.308 r  nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           3.118     7.426    nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_d1_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.841     5.402    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     5.402    
                         clock uncertainty           -0.067     5.335    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.831    nolabel_line281/mipi_csi0/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          4.831    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                 -2.595    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 1.105ns (21.485%)  route 4.038ns (78.515%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 5.215 - 3.333 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.899     2.164    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y133        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDRE (Prop_fdre_C_Q)         0.456     2.620 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=75, routed)          1.114     3.734    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[5]
    SLICE_X59Y119        LUT6 (Prop_lut6_I5_O)        0.124     3.858 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.545     4.403    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X59Y116        LUT4 (Prop_lut4_I3_O)        0.124     4.527 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.456     4.983    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X59Y113        LUT6 (Prop_lut6_I5_O)        0.124     5.107 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.149     5.256    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I4_O)        0.124     5.380 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.824     6.204    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X60Y110        LUT3 (Prop_lut3_I1_O)        0.153     6.357 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[5]_i_1/O
                         net (fo=10, routed)          0.950     7.307    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[5]
    SLICE_X52Y110        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.641     5.215    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X52Y110        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]_replica_6/C
                         clock pessimism              0.156     5.371    
                         clock uncertainty           -0.067     5.304    
    SLICE_X52Y110        FDRE (Setup_fdre_C_D)       -0.243     5.061    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]_replica_6
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.178ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.105ns (21.617%)  route 4.007ns (78.383%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 5.293 - 3.333 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.899     2.164    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y133        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDRE (Prop_fdre_C_Q)         0.456     2.620 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=75, routed)          1.114     3.734    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[5]
    SLICE_X59Y119        LUT6 (Prop_lut6_I5_O)        0.124     3.858 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.545     4.403    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X59Y116        LUT4 (Prop_lut4_I3_O)        0.124     4.527 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.456     4.983    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X59Y113        LUT6 (Prop_lut6_I5_O)        0.124     5.107 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.149     5.256    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I4_O)        0.124     5.380 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.824     6.204    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X60Y110        LUT3 (Prop_lut3_I1_O)        0.153     6.357 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[5]_i_1/O
                         net (fo=10, routed)          0.918     7.276    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[5]
    SLICE_X65Y102        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.719     5.293    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X65Y102        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]_replica_2/C
                         clock pessimism              0.156     5.449    
                         clock uncertainty           -0.067     5.382    
    SLICE_X65Y102        FDRE (Setup_fdre_C_D)       -0.284     5.098    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]_replica_2
  -------------------------------------------------------------------
                         required time                          5.098    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                 -2.178    

Slack (VIOLATED) :        -2.143ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.071ns (20.979%)  route 4.034ns (79.021%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 5.288 - 3.333 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.899     2.164    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y133        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDRE (Prop_fdre_C_Q)         0.456     2.620 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=75, routed)          1.114     3.734    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[5]
    SLICE_X59Y119        LUT6 (Prop_lut6_I5_O)        0.124     3.858 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.545     4.403    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X59Y116        LUT4 (Prop_lut4_I3_O)        0.124     4.527 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.456     4.983    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X59Y113        LUT6 (Prop_lut6_I5_O)        0.124     5.107 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.149     5.256    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I4_O)        0.124     5.380 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.816     6.196    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X60Y110        LUT3 (Prop_lut3_I1_O)        0.119     6.315 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[7]_i_1/O
                         net (fo=10, routed)          0.954     7.269    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[7]
    SLICE_X55Y102        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.714     5.288    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X55Y102        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_3/C
                         clock pessimism              0.156     5.444    
                         clock uncertainty           -0.067     5.377    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)       -0.251     5.126    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_3
  -------------------------------------------------------------------
                         required time                          5.126    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                 -2.143    

Slack (VIOLATED) :        -2.141ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.071ns (21.069%)  route 4.012ns (78.931%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.287 - 3.333 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.899     2.164    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y133        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDRE (Prop_fdre_C_Q)         0.456     2.620 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=75, routed)          1.114     3.734    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[5]
    SLICE_X59Y119        LUT6 (Prop_lut6_I5_O)        0.124     3.858 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.545     4.403    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X59Y116        LUT4 (Prop_lut4_I3_O)        0.124     4.527 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.456     4.983    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X59Y113        LUT6 (Prop_lut6_I5_O)        0.124     5.107 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.149     5.256    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I4_O)        0.124     5.380 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.802     6.183    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X60Y111        LUT3 (Prop_lut3_I1_O)        0.119     6.302 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.946     7.247    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]
    SLICE_X55Y104        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.713     5.287    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X55Y104        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_2/C
                         clock pessimism              0.156     5.443    
                         clock uncertainty           -0.067     5.376    
    SLICE_X55Y104        FDRE (Setup_fdre_C_D)       -0.270     5.106    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_2
  -------------------------------------------------------------------
                         required time                          5.106    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.071ns (21.073%)  route 4.011ns (78.927%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 5.293 - 3.333 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.899     2.164    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y133        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDRE (Prop_fdre_C_Q)         0.456     2.620 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=75, routed)          1.114     3.734    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[5]
    SLICE_X59Y119        LUT6 (Prop_lut6_I5_O)        0.124     3.858 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.545     4.403    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X59Y116        LUT4 (Prop_lut4_I3_O)        0.124     4.527 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.456     4.983    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X59Y113        LUT6 (Prop_lut6_I5_O)        0.124     5.107 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.149     5.256    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I4_O)        0.124     5.380 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.816     6.196    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X60Y110        LUT3 (Prop_lut3_I1_O)        0.119     6.315 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[7]_i_1/O
                         net (fo=10, routed)          0.932     7.246    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[7]
    SLICE_X65Y102        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.719     5.293    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X65Y102        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_1/C
                         clock pessimism              0.156     5.449    
                         clock uncertainty           -0.067     5.382    
    SLICE_X65Y102        FDRE (Setup_fdre_C_D)       -0.269     5.113    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_1
  -------------------------------------------------------------------
                         required time                          5.113    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.124ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.071ns (21.047%)  route 4.018ns (78.953%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 5.288 - 3.333 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.899     2.164    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y133        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDRE (Prop_fdre_C_Q)         0.456     2.620 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=75, routed)          1.114     3.734    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[5]
    SLICE_X59Y119        LUT6 (Prop_lut6_I5_O)        0.124     3.858 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.545     4.403    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X59Y116        LUT4 (Prop_lut4_I3_O)        0.124     4.527 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.456     4.983    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X59Y113        LUT6 (Prop_lut6_I5_O)        0.124     5.107 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.149     5.256    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I4_O)        0.124     5.380 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.816     6.196    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X60Y110        LUT3 (Prop_lut3_I1_O)        0.119     6.315 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[7]_i_1/O
                         net (fo=10, routed)          0.938     7.253    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[7]
    SLICE_X55Y102        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.714     5.288    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X55Y102        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_8/C
                         clock pessimism              0.156     5.444    
                         clock uncertainty           -0.067     5.377    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)       -0.248     5.129    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_8
  -------------------------------------------------------------------
                         required time                          5.129    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 -2.124    

Slack (VIOLATED) :        -2.089ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/csi_lp_state_lat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/csi_dn0_lp_lat_tristate_oe_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.642ns (20.034%)  route 2.562ns (79.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.272 - 3.333 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        2.228     2.493    nolabel_line281/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line281/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.956     3.985    nolabel_line281/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X86Y118        FDRE                                         r  nolabel_line281/mipi_csi0/csi_lp_state_lat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.518     4.503 f  nolabel_line281/mipi_csi0/csi_lp_state_lat_reg[1]/Q
                         net (fo=3, routed)           0.959     5.462    nolabel_line281/mipi_csi0/csi_lp_state_lat[1]
    SLICE_X88Y119        LUT1 (Prop_lut1_I0_O)        0.124     5.586 r  nolabel_line281/mipi_csi0/csi_dn0_lp_lat_tristate_oe_i_1/O
                         net (fo=3, routed)           1.603     7.190    nolabel_line281/mipi_csi0/csi_dn0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X88Y119        FDRE                                         r  nolabel_line281/mipi_csi0/csi_dn0_lp_lat_tristate_oe_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.712     5.272    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X88Y119        FDRE                                         r  nolabel_line281/mipi_csi0/csi_dn0_lp_lat_tristate_oe_reg_lopt_replica/C
                         clock pessimism              0.000     5.272    
                         clock uncertainty           -0.067     5.205    
    SLICE_X88Y119        FDRE (Setup_fdre_C_D)       -0.105     5.100    nolabel_line281/mipi_csi0/csi_dn0_lp_lat_tristate_oe_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                 -2.089    

Slack (VIOLATED) :        -2.073ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.102ns (22.121%)  route 3.880ns (77.879%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 5.289 - 3.333 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.899     2.164    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y133        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDRE (Prop_fdre_C_Q)         0.456     2.620 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=75, routed)          1.114     3.734    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[5]
    SLICE_X59Y119        LUT6 (Prop_lut6_I5_O)        0.124     3.858 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.545     4.403    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X59Y116        LUT4 (Prop_lut4_I3_O)        0.124     4.527 f  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.456     4.983    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X59Y113        LUT6 (Prop_lut6_I5_O)        0.124     5.107 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.149     5.256    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I4_O)        0.124     5.380 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.818     6.198    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X60Y111        LUT3 (Prop_lut3_I1_O)        0.150     6.348 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=10, routed)          0.798     7.146    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]
    SLICE_X63Y110        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.715     5.289    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X63Y110        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]_replica/C
                         clock pessimism              0.156     5.445    
                         clock uncertainty           -0.067     5.378    
    SLICE_X63Y110        FDRE (Setup_fdre_C_D)       -0.305     5.073    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]_replica
  -------------------------------------------------------------------
                         required time                          5.073    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                 -2.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/parallel_dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/parallel_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.010%)  route 0.226ns (57.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.627     0.697    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/s_dclk_i
    SLICE_X50Y129        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/parallel_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.164     0.861 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/parallel_dout_reg[13]/Q
                         net (fo=2, routed)           0.226     1.087    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/s_do_o[13]
    SLICE_X47Y129        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/parallel_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.901     0.978    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/s_dclk_i
    SLICE_X47Y129        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/parallel_dout_reg[12]/C
                         clock pessimism             -0.016     0.962    
    SLICE_X47Y129        FDRE (Hold_fdre_C_D)         0.072     1.034    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/parallel_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.988%)  route 0.196ns (57.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.628     0.698    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/CLK_I
    SLICE_X42Y126        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDRE (Prop_fdre_C_Q)         0.148     0.846 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.196     1.042    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[21]
    SLICE_X51Y127        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.895     0.972    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X51Y127        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/C
                         clock pessimism             -0.016     0.956    
    SLICE_X51Y127        FDRE (Hold_fdre_C_D)         0.018     0.974    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.041%)  route 0.261ns (64.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.630     0.700    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/s_dclk_i
    SLICE_X51Y132        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.141     0.841 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[13]/Q
                         net (fo=2, routed)           0.261     1.102    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/s_do_o[13]
    SLICE_X48Y129        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.901     0.978    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/s_dclk_i
    SLICE_X48Y129        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[12]/C
                         clock pessimism             -0.016     0.962    
    SLICE_X48Y129        FDRE (Hold_fdre_C_D)         0.072     1.034    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.430%)  route 0.169ns (54.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.658     0.728    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X55Y110        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.141     0.869 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica_8/Q
                         net (fo=4, routed)           0.169     1.038    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/CURR_READ_ADDR_O[8]_repN_8_alias
    RAMB36_X3Y22         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.973     1.050    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y22         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.787    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.970    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][153]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.661%)  route 0.120ns (42.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.641     0.711    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X32Y109        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.164     0.875 r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][153]/Q
                         net (fo=2, routed)           0.120     0.996    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DINA[5]
    RAMB36_X2Y21         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.954     1.031    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y21         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.262     0.770    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.925    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.298%)  route 0.340ns (70.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.661     0.731    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X57Y105        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.141     0.872 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]_replica_8/Q
                         net (fo=3, routed)           0.340     1.212    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/CURR_READ_ADDR_O[1]_repN_8_alias
    RAMB36_X3Y19         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.889     0.966    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y19         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.012     0.954    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.137    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.772%)  route 0.302ns (70.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.660     0.730    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X55Y104        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        FDRE (Prop_fdre_C_Q)         0.128     0.858 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_8/Q
                         net (fo=3, routed)           0.302     1.160    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/CURR_READ_ADDR_O[9]_repN_8_alias
    RAMB36_X3Y19         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.889     0.966    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y19         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.012     0.954    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130     1.084    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.744%)  route 0.120ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.651     0.721    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y120        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDRE (Prop_fdre_C_Q)         0.164     0.885 r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/Q
                         net (fo=2, routed)           0.120     1.005    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DINA[2]
    RAMB36_X3Y24         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.960     1.037    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y24         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.264     0.774    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.929    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.307%)  route 0.122ns (42.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.758ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.688     0.758    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X104Y115       FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_fdre_C_Q)         0.164     0.922 r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][35]/Q
                         net (fo=2, routed)           0.122     1.044    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DINA[4]
    RAMB36_X5Y23         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.000     1.077    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y23         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.266     0.812    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.967    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.128ns (29.566%)  route 0.305ns (70.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.661     0.731    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X55Y102        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.128     0.859 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_replica_8/Q
                         net (fo=3, routed)           0.305     1.164    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/CURR_READ_ADDR_O[7]_repN_8_alias
    RAMB36_X3Y19         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.889     0.966    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y19         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.012     0.954    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     1.084    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         3.333       0.160      BUFR_X1Y11       nolabel_line281/mipi_csi0/BUFR_mipi_clkdiv_ln0/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X4Y18     nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X4Y18     nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X3Y24     nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X3Y24     nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X4Y22     nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X4Y22     nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X5Y23     nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X5Y23     nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X4Y16     nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X62Y135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.833 2.500 }
Period(ns):         3.333
Sources:            { nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         3.333       1.178      BUFGCTRL_X0Y3    nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/I0
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y2    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.333       1.666      OLOGIC_X1Y114    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         3.333       1.666      OLOGIC_X1Y114    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.625 }
Period(ns):         11.250
Sources:            { nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         11.250      9.095      BUFGCTRL_X0Y4    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         11.250      10.001     MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         11.250      10.001     MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       11.250      88.750     MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       11.250      202.110    MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line366/inst/clk_in1
  To Clock:  nolabel_line366/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line366/inst/clk_in1
Waveform(ns):       { 0.000 2.825 }
Period(ns):         5.650
Sources:            { nolabel_line366/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.650       4.401      MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.650       94.350     MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_idelay_refclk_1
  To Clock:  clk_out1_clk_wiz_1_idelay_refclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_idelay_refclk_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line366/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.776      IDELAYCTRL_X1Y1  nolabel_line372/nolabel_line215/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    nolabel_line366/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  nolabel_line372/nolabel_line215/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_idelay_refclk_1
  To Clock:  clkfbout_clk_wiz_1_idelay_refclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       32.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_idelay_refclk_1
Waveform(ns):       { 0.000 33.900 }
Period(ns):         67.800
Sources:            { nolabel_line366/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         67.800      65.645     BUFGCTRL_X0Y5    nolabel_line366/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         67.800      66.551     MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         67.800      66.551     MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       67.800      32.200     MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       67.800      145.560    MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  adc_lvds_clk

Setup :            9  Failing Endpoints,  Worst Slack       -2.218ns,  Total Violation      -17.132ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.218ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.717ns  (logic 0.459ns (26.738%)  route 1.258ns (73.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 5.518 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.459     5.773 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.258     7.031    nolabel_line372/asi2_mod_inst0/ce
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.292     5.518    nolabel_line372/asi2_mod_inst0/adc_clk_in_p
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.562    
                         clock uncertainty           -0.035     5.526    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.813    nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                 -2.218    

Slack (VIOLATED) :        -2.179ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.678ns  (logic 0.459ns (27.353%)  route 1.219ns (72.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 5.518 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.459     5.773 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.219     6.992    nolabel_line372/asi2_mod_inst1/ce
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.292     5.518    nolabel_line372/asi2_mod_inst1/adc_clk_in_p
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.562    
                         clock uncertainty           -0.035     5.526    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.813    nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                 -2.179    

Slack (VIOLATED) :        -1.978ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.473ns  (logic 0.459ns (31.158%)  route 1.014ns (68.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 5.514 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.459     5.773 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.014     6.787    nolabel_line372/asi2_mod_inst4/ce
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.288     5.514    nolabel_line372/asi2_mod_inst4/adc_clk_in_p
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.558    
                         clock uncertainty           -0.035     5.522    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.809    nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                 -1.978    

Slack (VIOLATED) :        -1.914ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.410ns  (logic 0.459ns (32.564%)  route 0.951ns (67.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 5.514 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.459     5.773 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.951     6.724    nolabel_line372/asi2_mod_inst6/ce
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.288     5.514    nolabel_line372/asi2_mod_inst6/adc_clk_in_p
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.558    
                         clock uncertainty           -0.035     5.522    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.809    nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                 -1.914    

Slack (VIOLATED) :        -1.877ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.368ns  (logic 0.459ns (33.548%)  route 0.909ns (66.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.459     5.773 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.909     6.683    nolabel_line372/asi2_mod_inst7/ce
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.284     5.510    nolabel_line372/asi2_mod_inst7/adc_clk_in_p
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.554    
                         clock uncertainty           -0.035     5.518    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.805    nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 -1.877    

Slack (VIOLATED) :        -1.828ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.319ns  (logic 0.459ns (34.788%)  route 0.860ns (65.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.459     5.773 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.860     6.634    nolabel_line372/asi2_mod_inst3/ce
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.284     5.510    nolabel_line372/asi2_mod_inst3/adc_clk_in_p
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.554    
                         clock uncertainty           -0.035     5.518    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.805    nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                 -1.828    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.214ns  (logic 0.459ns (37.822%)  route 0.755ns (62.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 5.508 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.459     5.773 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.755     6.528    nolabel_line372/asi2_mod_inst5/ce
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.282     5.508    nolabel_line372/asi2_mod_inst5/adc_clk_in_p
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.552    
                         clock uncertainty           -0.035     5.516    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.803    nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.803    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.724ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.208ns  (logic 0.459ns (38.012%)  route 0.749ns (61.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 5.502 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.459     5.773 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.749     6.522    nolabel_line372/nolabel_line229/ce
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.276     5.502    nolabel_line372/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.546    
                         clock uncertainty           -0.035     5.510    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.797    nolabel_line372/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                 -1.724    

Slack (VIOLATED) :        -1.689ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.175ns  (logic 0.459ns (39.076%)  route 0.716ns (60.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 5.505 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.459     5.773 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.716     6.489    nolabel_line372/asi2_mod_inst2/ce
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.279     5.505    nolabel_line372/asi2_mod_inst2/adc_clk_in_p
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.549    
                         clock uncertainty           -0.035     5.513    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.800    nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.800    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                 -1.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.505ns  (logic 0.146ns (28.932%)  route 0.359ns (71.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 3.327 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.146     3.269 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.359     3.628    nolabel_line372/asi2_mod_inst2/ce
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.100     3.327    nolabel_line372/asi2_mod_inst2/adc_clk_in_p
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.292    
    ILOGIC_X1Y78         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.278    nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.512ns  (logic 0.146ns (28.538%)  route 0.366ns (71.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 3.330 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.146     3.269 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.366     3.635    nolabel_line372/asi2_mod_inst5/ce
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.103     3.330    nolabel_line372/asi2_mod_inst5/adc_clk_in_p
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.295    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.281    nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.536ns  (logic 0.146ns (27.263%)  route 0.390ns (72.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 3.325 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.146     3.269 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.390     3.659    nolabel_line372/nolabel_line229/ce
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.098     3.325    nolabel_line372/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.290    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.276    nolabel_line372/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.585ns  (logic 0.146ns (24.950%)  route 0.439ns (75.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 3.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.146     3.269 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.439     3.708    nolabel_line372/asi2_mod_inst7/ce
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.105     3.332    nolabel_line372/asi2_mod_inst7/adc_clk_in_p
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.297    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.283    nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.587ns  (logic 0.146ns (24.854%)  route 0.441ns (75.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 3.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.146     3.269 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.441     3.710    nolabel_line372/asi2_mod_inst3/ce
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.105     3.332    nolabel_line372/asi2_mod_inst3/adc_clk_in_p
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.297    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.283    nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.595ns  (logic 0.146ns (24.557%)  route 0.449ns (75.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 3.335 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.146     3.269 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.449     3.718    nolabel_line372/asi2_mod_inst6/ce
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.108     3.335    nolabel_line372/asi2_mod_inst6/adc_clk_in_p
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.300    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.286    nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.718    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.657ns  (logic 0.146ns (22.218%)  route 0.511ns (77.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 3.335 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.146     3.269 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.511     3.780    nolabel_line372/asi2_mod_inst4/ce
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.108     3.335    nolabel_line372/asi2_mod_inst4/adc_clk_in_p
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.300    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.286    nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.780    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.743ns  (logic 0.146ns (19.649%)  route 0.597ns (80.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 3.337 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.146     3.269 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.597     3.866    nolabel_line372/asi2_mod_inst1/ce
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.110     3.337    nolabel_line372/asi2_mod_inst1/adc_clk_in_p
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.302    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.288    nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.866    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.752ns  (logic 0.146ns (19.424%)  route 0.606ns (80.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 3.337 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.146     3.269 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.606     3.875    nolabel_line372/asi2_mod_inst0/ce
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.110     3.337    nolabel_line372/asi2_mod_inst0/adc_clk_in_p
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.302    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.288    nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  0.587    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_data_clk

Setup :           11  Failing Endpoints,  Worst Slack       -2.580ns,  Total Violation      -27.306ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.580ns  (required time - arrival time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_ce_clkdiv_reg/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.097ns  (logic 0.642ns (30.614%)  route 1.455ns (69.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.845    65.014    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.518    65.532 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.668    66.200    nolabel_line372/rst_gen_bitslip_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I1_O)        0.124    66.324 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.787    67.111    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X113Y76        FDRE (Setup_fdre_C_R)       -0.426    64.531    nolabel_line372/g_ce_clkdiv_reg
  -------------------------------------------------------------------
                         required time                         64.531    
                         arrival time                         -67.111    
  -------------------------------------------------------------------
                         slack                                 -2.580    

Slack (VIOLATED) :        -2.580ns  (required time - arrival time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.097ns  (logic 0.642ns (30.614%)  route 1.455ns (69.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.845    65.014    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.518    65.532 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.668    66.200    nolabel_line372/rst_gen_bitslip_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I1_O)        0.124    66.324 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.787    67.111    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X113Y76        FDRE (Setup_fdre_C_R)       -0.426    64.531    nolabel_line372/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         64.531    
                         arrival time                         -67.111    
  -------------------------------------------------------------------
                         slack                                 -2.580    

Slack (VIOLATED) :        -2.580ns  (required time - arrival time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.097ns  (logic 0.642ns (30.614%)  route 1.455ns (69.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.845    65.014    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.518    65.532 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.668    66.200    nolabel_line372/rst_gen_bitslip_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I1_O)        0.124    66.324 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.787    67.111    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X113Y76        FDRE (Setup_fdre_C_R)       -0.426    64.531    nolabel_line372/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         64.531    
                         arrival time                         -67.111    
  -------------------------------------------------------------------
                         slack                                 -2.580    

Slack (VIOLATED) :        -2.580ns  (required time - arrival time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.097ns  (logic 0.642ns (30.614%)  route 1.455ns (69.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.845    65.014    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.518    65.532 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.668    66.200    nolabel_line372/rst_gen_bitslip_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I1_O)        0.124    66.324 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.787    67.111    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X113Y76        FDRE (Setup_fdre_C_R)       -0.426    64.531    nolabel_line372/g_rst_clkdiv_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         64.531    
                         arrival time                         -67.111    
  -------------------------------------------------------------------
                         slack                                 -2.580    

Slack (VIOLATED) :        -2.580ns  (required time - arrival time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.097ns  (logic 0.642ns (30.614%)  route 1.455ns (69.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.845    65.014    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.518    65.532 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.668    66.200    nolabel_line372/rst_gen_bitslip_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I1_O)        0.124    66.324 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.787    67.111    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X113Y76        FDRE (Setup_fdre_C_R)       -0.426    64.531    nolabel_line372/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         64.531    
                         arrival time                         -67.111    
  -------------------------------------------------------------------
                         slack                                 -2.580    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.960ns  (logic 0.642ns (32.747%)  route 1.318ns (67.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.845    65.014    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.518    65.532 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.668    66.200    nolabel_line372/rst_gen_bitslip_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I1_O)        0.124    66.324 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.651    66.974    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line372/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X112Y76        FDRE (Setup_fdre_C_R)       -0.519    64.438    nolabel_line372/g_rst_clkdiv_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         64.438    
                         arrival time                         -66.974    
  -------------------------------------------------------------------
                         slack                                 -2.536    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.960ns  (logic 0.642ns (32.747%)  route 1.318ns (67.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.845    65.014    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.518    65.532 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.668    66.200    nolabel_line372/rst_gen_bitslip_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I1_O)        0.124    66.324 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.651    66.974    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line372/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X112Y76        FDRE (Setup_fdre_C_R)       -0.519    64.438    nolabel_line372/g_rst_clkdiv_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         64.438    
                         arrival time                         -66.974    
  -------------------------------------------------------------------
                         slack                                 -2.536    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.960ns  (logic 0.642ns (32.747%)  route 1.318ns (67.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.845    65.014    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.518    65.532 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.668    66.200    nolabel_line372/rst_gen_bitslip_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I1_O)        0.124    66.324 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.651    66.974    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line372/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X112Y76        FDRE (Setup_fdre_C_R)       -0.519    64.438    nolabel_line372/g_rst_clkdiv_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         64.438    
                         arrival time                         -66.974    
  -------------------------------------------------------------------
                         slack                                 -2.536    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.960ns  (logic 0.642ns (32.747%)  route 1.318ns (67.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.845    65.014    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.518    65.532 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.668    66.200    nolabel_line372/rst_gen_bitslip_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I1_O)        0.124    66.324 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.651    66.974    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line372/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X112Y76        FDRE (Setup_fdre_C_R)       -0.519    64.438    nolabel_line372/g_rst_clkdiv_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         64.438    
                         arrival time                         -66.974    
  -------------------------------------------------------------------
                         slack                                 -2.536    

Slack (VIOLATED) :        -2.202ns  (required time - arrival time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_reg/D
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.303ns  (logic 0.766ns (33.260%)  route 1.537ns (66.740%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 65.121 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.845    65.014    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.518    65.532 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           1.084    66.616    nolabel_line372/nolabel_line229/rst_gen_bitslip
    SLICE_X105Y85        LUT2 (Prop_lut2_I1_O)        0.124    66.740 r  nolabel_line372/nolabel_line229/rst_gen_INST_0/O
                         net (fo=1, routed)           0.453    67.193    nolabel_line372/rst_gen_bitslip
    SLICE_X102Y84        LUT4 (Prop_lut4_I2_O)        0.124    67.317 r  nolabel_line372/g_rst_clkdiv_i_1/O
                         net (fo=1, routed)           0.000    67.317    nolabel_line372/g_rst_clkdiv_i_1_n_0
    SLICE_X102Y84        FDRE                                         r  nolabel_line372/g_rst_clkdiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.819    65.121    nolabel_line372/adc_data_clk
    SLICE_X102Y84        FDRE                                         r  nolabel_line372/g_rst_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    65.121    
                         clock uncertainty           -0.092    65.029    
    SLICE_X102Y84        FDRE (Setup_fdre_C_D)        0.086    65.115    nolabel_line372/g_rst_clkdiv_reg
  -------------------------------------------------------------------
                         required time                         65.115    
                         arrival time                         -67.317    
  -------------------------------------------------------------------
                         slack                                 -2.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_ce_clkdiv_reg/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.133%)  route 0.475ns (71.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.623    90.959    nolabel_line81/clk_master
    SLICE_X109Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    91.100 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.194    91.294    nolabel_line372/g_rst_gen_repN_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.339 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.281    91.620    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.285    91.458    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X113Y76        FDRE (Hold_fdre_C_R)        -0.011    91.539    nolabel_line372/g_ce_clkdiv_reg
  -------------------------------------------------------------------
                         required time                        -91.539    
                         arrival time                          91.620    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.133%)  route 0.475ns (71.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.623    90.959    nolabel_line81/clk_master
    SLICE_X109Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    91.100 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.194    91.294    nolabel_line372/g_rst_gen_repN_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.339 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.281    91.620    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.285    91.458    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X113Y76        FDRE (Hold_fdre_C_R)        -0.011    91.539    nolabel_line372/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        -91.539    
                         arrival time                          91.620    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.133%)  route 0.475ns (71.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.623    90.959    nolabel_line81/clk_master
    SLICE_X109Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    91.100 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.194    91.294    nolabel_line372/g_rst_gen_repN_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.339 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.281    91.620    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.285    91.458    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X113Y76        FDRE (Hold_fdre_C_R)        -0.011    91.539    nolabel_line372/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        -91.539    
                         arrival time                          91.620    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.133%)  route 0.475ns (71.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.623    90.959    nolabel_line81/clk_master
    SLICE_X109Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    91.100 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.194    91.294    nolabel_line372/g_rst_gen_repN_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.339 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.281    91.620    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.285    91.458    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X113Y76        FDRE (Hold_fdre_C_R)        -0.011    91.539    nolabel_line372/g_rst_clkdiv_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        -91.539    
                         arrival time                          91.620    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.133%)  route 0.475ns (71.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.623    90.959    nolabel_line81/clk_master
    SLICE_X109Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    91.100 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.194    91.294    nolabel_line372/g_rst_gen_repN_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.339 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.281    91.620    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.285    91.458    nolabel_line372/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X113Y76        FDRE (Hold_fdre_C_R)        -0.011    91.539    nolabel_line372/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        -91.539    
                         arrival time                          91.620    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_reg/D
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.683%)  route 0.672ns (78.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 91.493 - 90.000 ) 
    Source Clock Delay      (SCD):    0.938ns = ( 90.938 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.602    90.938    nolabel_line81/clk_master
    SLICE_X103Y82        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.141    91.079 r  nolabel_line81/g_rst_gen_reg_reg_replica_2/Q
                         net (fo=2, routed)           0.672    91.750    nolabel_line372/g_rst_gen_repN_2_alias
    SLICE_X102Y84        LUT4 (Prop_lut4_I3_O)        0.045    91.795 r  nolabel_line372/g_rst_clkdiv_i_1/O
                         net (fo=1, routed)           0.000    91.795    nolabel_line372/g_rst_clkdiv_i_1_n_0
    SLICE_X102Y84        FDRE                                         r  nolabel_line372/g_rst_clkdiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.320    91.493    nolabel_line372/adc_data_clk
    SLICE_X102Y84        FDRE                                         r  nolabel_line372/g_rst_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.493    
                         clock uncertainty            0.092    91.585    
    SLICE_X102Y84        FDRE (Hold_fdre_C_D)         0.125    91.710    nolabel_line372/g_rst_clkdiv_reg
  -------------------------------------------------------------------
                         required time                        -91.710    
                         arrival time                          91.795    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_state_complete_reg/D
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.832ns  (logic 0.209ns (25.129%)  route 0.623ns (74.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 91.493 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.623    90.959    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.164    91.123 f  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.623    91.745    nolabel_line372/rst_gen_bitslip_alias
    SLICE_X103Y84        LUT5 (Prop_lut5_I3_O)        0.045    91.790 r  nolabel_line372/g_rst_clkdiv_state_comp/O
                         net (fo=1, routed)           0.000    91.790    nolabel_line372/g_rst_clkdiv_state_complete_i_1_n_0
    SLICE_X103Y84        FDRE                                         r  nolabel_line372/g_rst_clkdiv_state_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.320    91.493    nolabel_line372/adc_data_clk
    SLICE_X103Y84        FDRE                                         r  nolabel_line372/g_rst_clkdiv_state_complete_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.493    
                         clock uncertainty            0.092    91.585    
    SLICE_X103Y84        FDRE (Hold_fdre_C_D)         0.099    91.684    nolabel_line372/g_rst_clkdiv_state_complete_reg
  -------------------------------------------------------------------
                         required time                        -91.684    
                         arrival time                          91.790    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.032%)  route 0.529ns (73.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.623    90.959    nolabel_line81/clk_master
    SLICE_X109Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    91.100 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.194    91.294    nolabel_line372/g_rst_gen_repN_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.339 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.335    91.673    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.285    91.458    nolabel_line372/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X112Y76        FDRE (Hold_fdre_C_R)         0.013    91.563    nolabel_line372/g_rst_clkdiv_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                        -91.563    
                         arrival time                          91.673    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.032%)  route 0.529ns (73.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.623    90.959    nolabel_line81/clk_master
    SLICE_X109Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    91.100 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.194    91.294    nolabel_line372/g_rst_gen_repN_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.339 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.335    91.673    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.285    91.458    nolabel_line372/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X112Y76        FDRE (Hold_fdre_C_R)         0.013    91.563    nolabel_line372/g_rst_clkdiv_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                        -91.563    
                         arrival time                          91.673    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.032%)  route 0.529ns (73.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.623    90.959    nolabel_line81/clk_master
    SLICE_X109Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141    91.100 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.194    91.294    nolabel_line372/g_rst_gen_repN_alias
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.339 r  nolabel_line372/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.335    91.673    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.285    91.458    nolabel_line372/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X112Y76        FDRE (Hold_fdre_C_R)         0.013    91.563    nolabel_line372/g_rst_clkdiv_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        -91.563    
                         arrival time                          91.673    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  clk_fpga_0

Setup :           15  Failing Endpoints,  Worst Slack      -10.241ns,  Total Violation     -152.670ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.241ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.020ns  (logic 0.452ns (44.295%)  route 0.568ns (55.705%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.418    38.913    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.970 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.120    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.622    29.083    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.120    
  -------------------------------------------------------------------
                         slack                                -10.241    

Slack (VIOLATED) :        -10.241ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.020ns  (logic 0.452ns (44.295%)  route 0.568ns (55.705%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.418    38.913    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.970 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.120    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.622    29.083    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.120    
  -------------------------------------------------------------------
                         slack                                -10.241    

Slack (VIOLATED) :        -10.241ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.020ns  (logic 0.452ns (44.295%)  route 0.568ns (55.705%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.418    38.913    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.970 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.120    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.622    29.083    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.120    
  -------------------------------------------------------------------
                         slack                                -10.241    

Slack (VIOLATED) :        -10.241ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.020ns  (logic 0.452ns (44.295%)  route 0.568ns (55.705%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.418    38.913    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.970 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.120    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.622    29.083    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.120    
  -------------------------------------------------------------------
                         slack                                -10.241    

Slack (VIOLATED) :        -10.241ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.020ns  (logic 0.452ns (44.295%)  route 0.568ns (55.705%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.418    38.913    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.970 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.120    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.622    29.083    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.120    
  -------------------------------------------------------------------
                         slack                                -10.241    

Slack (VIOLATED) :        -10.241ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.020ns  (logic 0.452ns (44.295%)  route 0.568ns (55.705%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.418    38.913    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.970 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.120    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.622    29.083    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.120    
  -------------------------------------------------------------------
                         slack                                -10.241    

Slack (VIOLATED) :        -10.241ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.020ns  (logic 0.452ns (44.295%)  route 0.568ns (55.705%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.418    38.913    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.970 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.120    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.622    29.083    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.120    
  -------------------------------------------------------------------
                         slack                                -10.241    

Slack (VIOLATED) :        -10.241ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.020ns  (logic 0.452ns (44.295%)  route 0.568ns (55.705%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.418    38.913    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.970 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.120    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.622    29.083    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.120    
  -------------------------------------------------------------------
                         slack                                -10.241    

Slack (VIOLATED) :        -10.231ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.006ns  (logic 0.452ns (44.920%)  route 0.554ns (55.080%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 29.084 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.418    38.913    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.970 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.136    39.106    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.623    29.084    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/C
                         clock pessimism              0.000    29.084    
                         clock uncertainty           -0.092    28.992    
    SLICE_X113Y74        FDRE (Setup_fdre_C_R)       -0.117    28.875    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -39.106    
  -------------------------------------------------------------------
                         slack                                -10.231    

Slack (VIOLATED) :        -10.231ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.006ns  (logic 0.452ns (44.920%)  route 0.554ns (55.080%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 29.084 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.418    38.913    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.970 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.136    39.106    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.623    29.084    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/C
                         clock pessimism              0.000    29.084    
                         clock uncertainty           -0.092    28.992    
    SLICE_X113Y74        FDRE (Setup_fdre_C_R)       -0.117    28.875    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -39.106    
  -------------------------------------------------------------------
                         slack                                -10.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.000ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/last_fclk_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.889ns (56.844%)  route 0.675ns (43.156%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.675    11.464    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/last_fclk_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.845     3.139    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/last_fclk_comb_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.233     3.464    nolabel_line372/nolabel_line229/last_fclk_comb_reg
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                          11.464    
  -------------------------------------------------------------------
                         slack                                  8.000    

Slack (MET) :             8.089ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.990ns (56.476%)  route 0.763ns (43.524%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.763    11.552    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y74        LUT5 (Prop_lut5_I3_O)        0.101    11.653 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_state_i_1/O
                         net (fo=1, routed)           0.000    11.653    nolabel_line372/nolabel_line229/rst_gen_clkloss_state_i_1_n_0
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.845     3.139    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_state_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.333     3.564    nolabel_line372/nolabel_line229/rst_gen_clkloss_state_reg
  -------------------------------------------------------------------
                         required time                         -3.564    
                         arrival time                          11.653    
  -------------------------------------------------------------------
                         slack                                  8.089    

Slack (MET) :             8.139ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.990ns (56.893%)  route 0.750ns (43.107%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.750    11.539    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT5 (Prop_lut5_I3_O)        0.101    11.640 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_i_1/O
                         net (fo=1, routed)           0.000    11.640    nolabel_line372/nolabel_line229/rst_gen_clkloss_i_1_n_0
    SLICE_X111Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.845     3.139    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X111Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X111Y74        FDRE (Hold_fdre_C_D)         0.270     3.501    nolabel_line372/nolabel_line229/rst_gen_clkloss_reg
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                          11.640    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.684ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.990ns (48.328%)  route 1.058ns (51.672%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.754    11.543    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.644 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.304    11.948    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.843     3.137    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.092     3.229    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.265    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                          11.948    
  -------------------------------------------------------------------
                         slack                                  8.684    

Slack (MET) :             8.684ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.990ns (48.328%)  route 1.058ns (51.672%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.754    11.543    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.644 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.304    11.948    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.843     3.137    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.092     3.229    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.265    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                          11.948    
  -------------------------------------------------------------------
                         slack                                  8.684    

Slack (MET) :             8.684ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.990ns (48.328%)  route 1.058ns (51.672%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.754    11.543    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.644 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.304    11.948    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.843     3.137    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.092     3.229    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.265    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                          11.948    
  -------------------------------------------------------------------
                         slack                                  8.684    

Slack (MET) :             8.684ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.990ns (48.328%)  route 1.058ns (51.672%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.754    11.543    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.644 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.304    11.948    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.843     3.137    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.092     3.229    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.265    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                          11.948    
  -------------------------------------------------------------------
                         slack                                  8.684    

Slack (MET) :             8.684ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.990ns (48.328%)  route 1.058ns (51.672%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.754    11.543    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.644 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.304    11.948    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.843     3.137    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.092     3.229    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.265    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                          11.948    
  -------------------------------------------------------------------
                         slack                                  8.684    

Slack (MET) :             8.684ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.990ns (48.328%)  route 1.058ns (51.672%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.754    11.543    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.644 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.304    11.948    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.843     3.137    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.092     3.229    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.265    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                          11.948    
  -------------------------------------------------------------------
                         slack                                  8.684    

Slack (MET) :             8.684ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.990ns (48.328%)  route 1.058ns (51.672%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=5, routed)           0.754    11.543    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.644 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.304    11.948    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.843     3.137    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.092     3.229    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.265    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                          11.948    
  -------------------------------------------------------------------
                         slack                                  8.684    





---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  clk_fpga_0

Setup :            4  Failing Endpoints,  Worst Slack       -2.770ns,  Total Violation       -9.698ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.770ns  (required time - arrival time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        2.414ns  (logic 0.704ns (29.160%)  route 1.710ns (70.840%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 30.973 - 28.125 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 31.314 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805    31.314    nolabel_line372/nolabel_line229/adc_clk_div_in
    SLICE_X110Y76        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.456    31.770 f  nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[11]/Q
                         net (fo=3, routed)           0.974    32.745    nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[11]
    SLICE_X113Y76        LUT5 (Prop_lut5_I1_O)        0.124    32.869 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_i_2/O
                         net (fo=1, routed)           0.736    33.605    nolabel_line372/nolabel_line229/rst_gen_bitslip_i_2_n_0
    SLICE_X112Y75        LUT5 (Prop_lut5_I0_O)        0.124    33.729 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_i_1/O
                         net (fo=1, routed)           0.000    33.729    nolabel_line372/nolabel_line229/rst_gen_bitslip_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.669    30.973    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                         clock pessimism              0.000    30.973    
                         clock uncertainty           -0.092    30.881    
    SLICE_X112Y75        FDRE (Setup_fdre_C_D)        0.077    30.958    nolabel_line372/nolabel_line229/rst_gen_bitslip_reg
  -------------------------------------------------------------------
                         required time                         30.958    
                         arrival time                         -33.729    
  -------------------------------------------------------------------
                         slack                                 -2.770    

Slack (VIOLATED) :        -2.685ns  (required time - arrival time)
  Source:                 trig_sub_word_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        1.983ns  (logic 0.704ns (35.508%)  route 1.279ns (64.492%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 30.845 - 28.125 ) 
    Source Clock Delay      (SCD):    3.486ns = ( 31.486 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.977    31.486    adc_data_clk
    SLICE_X60Y97         FDRE                                         r  trig_sub_word_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.456    31.942 r  trig_sub_word_test_reg[0]/Q
                         net (fo=4, routed)           0.456    32.399    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[0]
    SLICE_X61Y97         LUT3 (Prop_lut3_I0_O)        0.124    32.523 f  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2/O
                         net (fo=1, routed)           0.822    33.345    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.124    33.469 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1/O
                         net (fo=1, routed)           0.000    33.469    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1_n_0
    SLICE_X61Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.541    30.845    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/C
                         clock pessimism              0.000    30.845    
                         clock uncertainty           -0.092    30.753    
    SLICE_X61Y98         FDRE (Setup_fdre_C_D)        0.031    30.784    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]
  -------------------------------------------------------------------
                         required time                         30.784    
                         arrival time                         -33.469    
  -------------------------------------------------------------------
                         slack                                 -2.685    

Slack (VIOLATED) :        -2.638ns  (required time - arrival time)
  Source:                 trig_sub_word_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        1.934ns  (logic 0.704ns (36.402%)  route 1.230ns (63.598%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 30.845 - 28.125 ) 
    Source Clock Delay      (SCD):    3.486ns = ( 31.486 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.977    31.486    adc_data_clk
    SLICE_X61Y97         FDRE                                         r  trig_sub_word_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.456    31.942 r  trig_sub_word_test_reg[1]/Q
                         net (fo=3, routed)           0.590    32.533    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[1]
    SLICE_X63Y97         LUT3 (Prop_lut3_I0_O)        0.124    32.657 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2/O
                         net (fo=1, routed)           0.640    33.296    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I2_O)        0.124    33.420 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1/O
                         net (fo=1, routed)           0.000    33.420    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1_n_0
    SLICE_X61Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.541    30.845    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/C
                         clock pessimism              0.000    30.845    
                         clock uncertainty           -0.092    30.753    
    SLICE_X61Y98         FDRE (Setup_fdre_C_D)        0.029    30.782    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]
  -------------------------------------------------------------------
                         required time                         30.782    
                         arrival time                         -33.420    
  -------------------------------------------------------------------
                         slack                                 -2.638    

Slack (VIOLATED) :        -1.604ns  (required time - arrival time)
  Source:                 trig_sub_word_test_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        0.803ns  (logic 0.456ns (56.787%)  route 0.347ns (43.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 30.845 - 28.125 ) 
    Source Clock Delay      (SCD):    3.487ns = ( 31.487 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.978    31.487    adc_data_clk
    SLICE_X59Y99         FDRE                                         r  trig_sub_word_test_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456    31.943 r  trig_sub_word_test_reg[2]/Q
                         net (fo=2, routed)           0.347    32.290    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[2]
    SLICE_X61Y99         FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.541    30.845    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y99         FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/C
                         clock pessimism              0.000    30.845    
                         clock uncertainty           -0.092    30.753    
    SLICE_X61Y99         FDSE (Setup_fdse_C_D)       -0.067    30.686    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]
  -------------------------------------------------------------------
                         required time                         30.686    
                         arrival time                         -32.290    
  -------------------------------------------------------------------
                         slack                                 -1.604    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60                                      0.000     0.000 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.592     1.011    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X65Y60         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X65Y60         FDRE (Setup_fdre_C_D)       -0.270     3.730    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.504%)  route 0.591ns (58.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58                                      0.000     0.000 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.591     1.010    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y58         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X60Y58         FDRE (Setup_fdre_C_D)       -0.268     3.732    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.732    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.077%)  route 0.577ns (57.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58                                      0.000     0.000 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.577     0.996    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X61Y59         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X61Y59         FDRE (Setup_fdre_C_D)       -0.278     3.722    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.722    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.611%)  route 0.588ns (58.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58                                      0.000     0.000 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.588     1.007    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X61Y59         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X61Y59         FDRE (Setup_fdre_C_D)       -0.265     3.735    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.889%)  route 0.633ns (58.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60                                      0.000     0.000 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.633     1.089    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X64Y61         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)       -0.093     3.907    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                          3.907    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.275%)  route 0.486ns (53.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57                                      0.000     0.000 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.486     0.905    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X64Y58         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X64Y58         FDRE (Setup_fdre_C_D)       -0.268     3.732    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          3.732    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  2.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trig_sub_word_test_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.206%)  route 0.124ns (46.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.323     1.195    adc_data_clk
    SLICE_X59Y99         FDRE                                         r  trig_sub_word_test_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.336 r  trig_sub_word_test_reg[2]/Q
                         net (fo=2, routed)           0.124     1.460    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[2]
    SLICE_X61Y99         FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.849     1.215    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y99         FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.092     1.307    
    SLICE_X61Y99         FDSE (Hold_fdse_C_D)         0.070     1.377    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.231ns (45.731%)  route 0.274ns (54.269%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.250     1.122    nolabel_line372/nolabel_line229/adc_clk_div_in
    SLICE_X110Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.141     1.263 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[9]/Q
                         net (fo=3, routed)           0.173     1.436    nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[9]
    SLICE_X110Y75        LUT5 (Prop_lut5_I1_O)        0.045     1.481 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_i_3/O
                         net (fo=1, routed)           0.101     1.582    nolabel_line372/nolabel_line229/rst_gen_bitslip_i_3_n_0
    SLICE_X112Y75        LUT5 (Prop_lut5_I3_O)        0.045     1.627 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_i_1/O
                         net (fo=1, routed)           0.000     1.627    nolabel_line372/nolabel_line229/rst_gen_bitslip_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.892     1.258    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                         clock pessimism              0.000     1.258    
                         clock uncertainty            0.092     1.350    
    SLICE_X112Y75        FDRE (Hold_fdre_C_D)         0.120     1.470    nolabel_line372/nolabel_line229/rst_gen_bitslip_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 trig_sub_word_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.231ns (36.495%)  route 0.402ns (63.505%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.322     1.194    adc_data_clk
    SLICE_X61Y97         FDRE                                         r  trig_sub_word_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  trig_sub_word_test_reg[1]/Q
                         net (fo=3, routed)           0.203     1.538    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[1]
    SLICE_X63Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.583 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2/O
                         net (fo=1, routed)           0.199     1.782    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1_n_0
    SLICE_X61Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.849     1.215    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.092     1.307    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.091     1.398    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 trig_sub_word_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.231ns (34.139%)  route 0.446ns (65.861%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.322     1.194    adc_data_clk
    SLICE_X60Y97         FDRE                                         r  trig_sub_word_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  trig_sub_word_test_reg[0]/Q
                         net (fo=4, routed)           0.160     1.495    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[0]
    SLICE_X61Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.540 f  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2/O
                         net (fo=1, routed)           0.285     1.826    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.871 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1_n_0
    SLICE_X61Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.849     1.215    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.092     1.307    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.092     1.399    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
From Clock:  cfg_bram_clkb
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.799ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.580ns (26.861%)  route 1.579ns (73.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 8.520 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X64Y101        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.456     5.983 r  nolabel_line105/R_acq_size_a_reg[12]/Q
                         net (fo=1, routed)           1.579     7.562    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[12]
    SLICE_X65Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.686 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[12]_i_1/O
                         net (fo=1, routed)           0.000     7.686    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[12]_i_1_n_0
    SLICE_X65Y100        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.716     8.520    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X65Y100        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[12]/C
                         clock pessimism              0.115     8.635    
                         clock uncertainty           -0.092     8.544    
    SLICE_X65Y100        FDRE (Setup_fdre_C_D)        0.031     8.575    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.580ns (29.467%)  route 1.388ns (70.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 8.520 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X64Y101        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.456     5.983 r  nolabel_line105/R_acq_size_a_reg[11]/Q
                         net (fo=1, routed)           1.388     7.371    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[11]
    SLICE_X67Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.495 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[11]_i_1/O
                         net (fo=1, routed)           0.000     7.495    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[11]_i_1_n_0
    SLICE_X67Y101        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.716     8.520    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X67Y101        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[11]/C
                         clock pessimism              0.115     8.635    
                         clock uncertainty           -0.092     8.544    
    SLICE_X67Y101        FDRE (Setup_fdre_C_D)        0.029     8.573    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.580ns (29.675%)  route 1.375ns (70.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X60Y104        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.456     5.982 r  nolabel_line105/R_acq_size_a_reg[23]/Q
                         net (fo=1, routed)           1.375     7.356    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[23]
    SLICE_X65Y104        LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[23]_i_1/O
                         net (fo=1, routed)           0.000     7.480    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[23]_i_1_n_0
    SLICE_X65Y104        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.715     8.519    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X65Y104        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X65Y104        FDRE (Setup_fdre_C_D)        0.031     8.574    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.162%)  route 1.294ns (66.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 8.520 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X66Y102        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.518     6.045 r  nolabel_line105/R_acq_size_a_reg[7]/Q
                         net (fo=1, routed)           1.294     7.338    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[7]
    SLICE_X67Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.462 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[7]_i_1/O
                         net (fo=1, routed)           0.000     7.462    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[7]_i_1_n_0
    SLICE_X67Y101        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.716     8.520    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X67Y101        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[7]/C
                         clock pessimism              0.115     8.635    
                         clock uncertainty           -0.092     8.544    
    SLICE_X67Y101        FDRE (Setup_fdre_C_D)        0.031     8.575    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_b_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.718ns (37.882%)  route 1.177ns (62.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X64Y103        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.419     5.945 r  nolabel_line105/R_acq_size_b_reg[20]/Q
                         net (fo=1, routed)           1.177     7.122    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[20]
    SLICE_X65Y103        LUT5 (Prop_lut5_I2_O)        0.299     7.421 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[20]_i_1/O
                         net (fo=1, routed)           0.000     7.421    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[20]_i_1_n_0
    SLICE_X65Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.715     8.519    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X65Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X65Y103        FDRE (Setup_fdre_C_D)        0.031     8.574    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.779ns (41.339%)  route 1.105ns (58.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X62Y103        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     6.004 r  nolabel_line105/R_acq_size_a_reg[22]/Q
                         net (fo=1, routed)           1.105     7.109    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[22]
    SLICE_X67Y103        LUT5 (Prop_lut5_I4_O)        0.301     7.410 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[22]_i_1/O
                         net (fo=1, routed)           0.000     7.410    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[22]_i_1_n_0
    SLICE_X67Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.715     8.519    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X67Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X67Y103        FDRE (Setup_fdre_C_D)        0.032     8.575    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.580ns (30.924%)  route 1.296ns (69.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.975     5.525    nolabel_line105/cfg_bram_clk
    SLICE_X60Y107        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.456     5.981 r  nolabel_line105/R_acq_size_a_reg[26]/Q
                         net (fo=1, routed)           1.296     7.276    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[26]
    SLICE_X67Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.400 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[26]_i_1/O
                         net (fo=1, routed)           0.000     7.400    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[26]_i_1_n_0
    SLICE_X67Y105        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.715     8.519    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X67Y105        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X67Y105        FDRE (Setup_fdre_C_D)        0.029     8.572    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_b_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.580ns (30.961%)  route 1.293ns (69.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 8.520 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X64Y103        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.456     5.982 r  nolabel_line105/R_acq_size_b_reg[16]/Q
                         net (fo=1, routed)           1.293     7.275    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[16]
    SLICE_X64Y102        LUT5 (Prop_lut5_I2_O)        0.124     7.399 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[16]_i_1/O
                         net (fo=1, routed)           0.000     7.399    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[16]_i_1_n_0
    SLICE_X64Y102        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.716     8.520    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y102        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]/C
                         clock pessimism              0.115     8.635    
                         clock uncertainty           -0.092     8.544    
    SLICE_X64Y102        FDRE (Setup_fdre_C_D)        0.031     8.575    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_b_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.580ns (31.239%)  route 1.277ns (68.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 8.520 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X64Y100        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.456     5.983 r  nolabel_line105/R_acq_size_b_reg[10]/Q
                         net (fo=1, routed)           1.277     7.259    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[10]
    SLICE_X65Y100        LUT5 (Prop_lut5_I2_O)        0.124     7.383 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[10]_i_1/O
                         net (fo=1, routed)           0.000     7.383    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[10]_i_1_n_0
    SLICE_X65Y100        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.716     8.520    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X65Y100        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]/C
                         clock pessimism              0.115     8.635    
                         clock uncertainty           -0.092     8.544    
    SLICE_X65Y100        FDRE (Setup_fdre_C_D)        0.029     8.573    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_b_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.718ns (38.744%)  route 1.135ns (61.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 8.520 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X64Y100        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.419     5.946 r  nolabel_line105/R_acq_size_b_reg[14]/Q
                         net (fo=1, routed)           1.135     7.081    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[14]
    SLICE_X64Y102        LUT5 (Prop_lut5_I2_O)        0.299     7.380 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[14]_i_1/O
                         net (fo=1, routed)           0.000     7.380    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[14]_i_1_n_0
    SLICE_X64Y102        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.716     8.520    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y102        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]/C
                         clock pessimism              0.115     8.635    
                         clock uncertainty           -0.092     8.544    
    SLICE_X64Y102        FDRE (Setup_fdre_C_D)        0.031     8.575    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.611%)  route 0.174ns (45.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X66Y100        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     1.858 r  nolabel_line105/R_acq_size_a_reg[4]/Q
                         net (fo=1, routed)           0.174     2.031    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[4]
    SLICE_X67Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.076 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.076    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[4]_i_1_n_0
    SLICE_X67Y99         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.849     1.215    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X67Y99         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[4]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X67Y99         FDRE (Hold_fdre_C_D)         0.092     1.277    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.158%)  route 0.200ns (48.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X66Y100        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     1.858 r  nolabel_line105/R_acq_size_a_reg[1]/Q
                         net (fo=1, routed)           0.200     2.057    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[1]
    SLICE_X67Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.102 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.102    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[1]_i_1_n_0
    SLICE_X67Y99         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.849     1.215    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X67Y99         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X67Y99         FDRE (Hold_fdre_C_D)         0.091     1.276    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.227ns (54.007%)  route 0.193ns (45.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X64Y101        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.128     1.822 r  nolabel_line105/R_acq_size_a_reg[8]/Q
                         net (fo=1, routed)           0.193     2.015    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[8]
    SLICE_X67Y99         LUT5 (Prop_lut5_I4_O)        0.099     2.114 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.114    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[8]_i_1_n_0
    SLICE_X67Y99         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.849     1.215    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X67Y99         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X67Y99         FDRE (Hold_fdre_C_D)         0.092     1.277    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.209ns (38.561%)  route 0.333ns (61.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X62Y104        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/R_acq_size_b_reg[23]/Q
                         net (fo=1, routed)           0.333     2.190    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[23]
    SLICE_X65Y104        LUT5 (Prop_lut5_I2_O)        0.045     2.235 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.235    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[23]_i_1_n_0
    SLICE_X65Y104        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.934     1.300    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X65Y104        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.092     1.362    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (42.964%)  route 0.277ns (57.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X66Y100        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     1.858 r  nolabel_line105/R_acq_size_a_reg[6]/Q
                         net (fo=1, routed)           0.277     2.135    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[6]
    SLICE_X66Y98         LUT5 (Prop_lut5_I4_O)        0.045     2.180 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.180    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[6]_i_1_n_0
    SLICE_X66Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.849     1.215    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X66Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[6]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.121     1.306    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.226ns (41.559%)  route 0.318ns (58.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X64Y103        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.128     1.821 r  nolabel_line105/R_acq_size_b_reg[9]/Q
                         net (fo=1, routed)           0.318     2.138    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[9]
    SLICE_X65Y103        LUT5 (Prop_lut5_I2_O)        0.098     2.236 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.236    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[9]_i_1_n_0
    SLICE_X65Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.934     1.300    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X65Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[9]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X65Y103        FDRE (Hold_fdre_C_D)         0.092     1.362    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.300%)  route 0.337ns (61.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X62Y103        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/R_acq_size_a_reg[16]/Q
                         net (fo=1, routed)           0.337     2.193    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[16]
    SLICE_X64Y102        LUT5 (Prop_lut5_I4_O)        0.045     2.238 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.238    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[16]_i_1_n_0
    SLICE_X64Y102        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.935     1.301    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y102        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]/C
                         clock pessimism             -0.030     1.271    
    SLICE_X64Y102        FDRE (Hold_fdre_C_D)         0.092     1.363    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.298%)  route 0.337ns (61.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X62Y103        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/R_acq_size_a_reg[20]/Q
                         net (fo=1, routed)           0.337     2.193    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[20]
    SLICE_X65Y103        LUT5 (Prop_lut5_I4_O)        0.045     2.238 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.238    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[20]_i_1_n_0
    SLICE_X65Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.934     1.300    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X65Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X65Y103        FDRE (Hold_fdre_C_D)         0.092     1.362    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.347%)  route 0.321ns (58.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X64Y103        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.128     1.821 r  nolabel_line105/R_acq_size_b_reg[22]/Q
                         net (fo=1, routed)           0.321     2.141    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[22]
    SLICE_X67Y103        LUT5 (Prop_lut5_I2_O)        0.098     2.239 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.239    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[22]_i_1_n_0
    SLICE_X67Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.934     1.300    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X67Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X67Y103        FDRE (Hold_fdre_C_D)         0.092     1.362    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.083%)  route 0.340ns (61.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X62Y104        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/R_acq_size_b_reg[25]/Q
                         net (fo=1, routed)           0.340     2.196    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[25]
    SLICE_X65Y104        LUT5 (Prop_lut5_I2_O)        0.045     2.241 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.241    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[25]_i_1_n_0
    SLICE_X65Y104        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.934     1.300    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X65Y104        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.092     1.362    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.879    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :          109  Failing Endpoints,  Worst Slack       -3.776ns,  Total Violation     -332.498ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.776ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@16.875ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        4.158ns  (logic 0.766ns (18.421%)  route 3.392ns (81.579%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 19.512 - 16.875 ) 
    Source Clock Delay      (SCD):    2.181ns = ( 18.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    16.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806    18.473    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.680 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    16.569    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161    16.831    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.932 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.916    18.848    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.518    19.366 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=4, routed)           0.445    19.811    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[11]
    SLICE_X87Y107        LUT3 (Prop_lut3_I0_O)        0.124    19.935 f  nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           2.461    22.396    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_ready
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    22.520 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1/O
                         net (fo=2, routed)           0.486    23.006    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1_n_0
    SLICE_X52Y67         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.963    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.054 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.458    19.512    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X52Y67         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/C
                         clock pessimism              0.000    19.512    
                         clock uncertainty           -0.215    19.297    
    SLICE_X52Y67         FDRE (Setup_fdre_C_D)       -0.067    19.230    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -23.006    
  -------------------------------------------------------------------
                         slack                                 -3.776    

Slack (VIOLATED) :        -3.634ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@16.875ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        4.025ns  (logic 0.766ns (19.029%)  route 3.259ns (80.971%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 19.512 - 16.875 ) 
    Source Clock Delay      (SCD):    2.181ns = ( 18.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    16.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806    18.473    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.680 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    16.569    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161    16.831    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.932 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.916    18.848    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.518    19.366 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=4, routed)           0.445    19.811    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[11]
    SLICE_X87Y107        LUT3 (Prop_lut3_I0_O)        0.124    19.935 f  nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           2.461    22.396    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_ready
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    22.520 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1/O
                         net (fo=2, routed)           0.353    22.873    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1_n_0
    SLICE_X52Y67         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.963    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.054 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.458    19.512    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X52Y67         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/C
                         clock pessimism              0.000    19.512    
                         clock uncertainty           -0.215    19.297    
    SLICE_X52Y67         FDRE (Setup_fdre_C_D)       -0.058    19.239    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg
  -------------------------------------------------------------------
                         required time                         19.239    
                         arrival time                         -22.873    
  -------------------------------------------------------------------
                         slack                                 -3.634    

Slack (VIOLATED) :        -3.570ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@16.875ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        3.819ns  (logic 0.766ns (20.057%)  route 3.053ns (79.943%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 19.517 - 16.875 ) 
    Source Clock Delay      (SCD):    2.181ns = ( 18.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    16.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806    18.473    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.680 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    16.569    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161    16.831    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.932 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.916    18.848    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.518    19.366 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=4, routed)           0.445    19.811    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[11]
    SLICE_X87Y107        LUT3 (Prop_lut3_I0_O)        0.124    19.935 r  nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           1.513    21.448    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_ready
    SLICE_X56Y82         LUT2 (Prop_lut2_I0_O)        0.124    21.572 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[63]_i_2/O
                         net (fo=64, routed)          1.094    22.667    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X49Y72         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.963    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.054 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.463    19.517    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X49Y72         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[51]/C
                         clock pessimism              0.000    19.517    
                         clock uncertainty           -0.215    19.302    
    SLICE_X49Y72         FDRE (Setup_fdre_C_CE)      -0.205    19.097    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[51]
  -------------------------------------------------------------------
                         required time                         19.097    
                         arrival time                         -22.667    
  -------------------------------------------------------------------
                         slack                                 -3.570    

Slack (VIOLATED) :        -3.570ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@16.875ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        3.819ns  (logic 0.766ns (20.057%)  route 3.053ns (79.943%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 19.517 - 16.875 ) 
    Source Clock Delay      (SCD):    2.181ns = ( 18.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    16.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806    18.473    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.680 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    16.569    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161    16.831    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.932 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.916    18.848    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.518    19.366 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=4, routed)           0.445    19.811    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[11]
    SLICE_X87Y107        LUT3 (Prop_lut3_I0_O)        0.124    19.935 r  nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           1.513    21.448    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_ready
    SLICE_X56Y82         LUT2 (Prop_lut2_I0_O)        0.124    21.572 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[63]_i_2/O
                         net (fo=64, routed)          1.094    22.667    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X49Y72         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.963    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.054 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.463    19.517    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X49Y72         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[59]/C
                         clock pessimism              0.000    19.517    
                         clock uncertainty           -0.215    19.302    
    SLICE_X49Y72         FDRE (Setup_fdre_C_CE)      -0.205    19.097    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.097    
                         arrival time                         -22.667    
  -------------------------------------------------------------------
                         slack                                 -3.570    

Slack (VIOLATED) :        -3.570ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@16.875ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        3.819ns  (logic 0.766ns (20.057%)  route 3.053ns (79.943%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 19.517 - 16.875 ) 
    Source Clock Delay      (SCD):    2.181ns = ( 18.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    16.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806    18.473    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.680 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    16.569    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161    16.831    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.932 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.916    18.848    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.518    19.366 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=4, routed)           0.445    19.811    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[11]
    SLICE_X87Y107        LUT3 (Prop_lut3_I0_O)        0.124    19.935 r  nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           1.513    21.448    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_ready
    SLICE_X56Y82         LUT2 (Prop_lut2_I0_O)        0.124    21.572 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[63]_i_2/O
                         net (fo=64, routed)          1.094    22.667    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X49Y72         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.963    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.054 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.463    19.517    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X49Y72         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C
                         clock pessimism              0.000    19.517    
                         clock uncertainty           -0.215    19.302    
    SLICE_X49Y72         FDRE (Setup_fdre_C_CE)      -0.205    19.097    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         19.097    
                         arrival time                         -22.667    
  -------------------------------------------------------------------
                         slack                                 -3.570    

Slack (VIOLATED) :        -3.534ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@16.875ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        3.850ns  (logic 0.766ns (19.894%)  route 3.084ns (80.106%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 19.584 - 16.875 ) 
    Source Clock Delay      (SCD):    2.181ns = ( 18.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    16.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806    18.473    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.680 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    16.569    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161    16.831    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.932 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.916    18.848    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.518    19.366 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=4, routed)           0.445    19.811    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[11]
    SLICE_X87Y107        LUT3 (Prop_lut3_I0_O)        0.124    19.935 r  nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           1.513    21.448    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_ready
    SLICE_X56Y82         LUT2 (Prop_lut2_I0_O)        0.124    21.572 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[63]_i_2/O
                         net (fo=64, routed)          1.126    22.698    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X56Y66         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.963    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.054 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.530    19.584    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X56Y66         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[38]/C
                         clock pessimism              0.000    19.584    
                         clock uncertainty           -0.215    19.369    
    SLICE_X56Y66         FDRE (Setup_fdre_C_CE)      -0.205    19.164    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[38]
  -------------------------------------------------------------------
                         required time                         19.164    
                         arrival time                         -22.698    
  -------------------------------------------------------------------
                         slack                                 -3.534    

Slack (VIOLATED) :        -3.532ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@16.875ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        3.847ns  (logic 0.766ns (19.910%)  route 3.081ns (80.090%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 19.583 - 16.875 ) 
    Source Clock Delay      (SCD):    2.181ns = ( 18.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    16.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806    18.473    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.680 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    16.569    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161    16.831    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.932 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.916    18.848    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.518    19.366 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=4, routed)           0.445    19.811    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[11]
    SLICE_X87Y107        LUT3 (Prop_lut3_I0_O)        0.124    19.935 r  nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           1.513    21.448    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_ready
    SLICE_X56Y82         LUT2 (Prop_lut2_I0_O)        0.124    21.572 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[63]_i_2/O
                         net (fo=64, routed)          1.123    22.695    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X57Y67         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.963    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.054 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.529    19.583    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X57Y67         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[12]/C
                         clock pessimism              0.000    19.583    
                         clock uncertainty           -0.215    19.368    
    SLICE_X57Y67         FDRE (Setup_fdre_C_CE)      -0.205    19.163    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[12]
  -------------------------------------------------------------------
                         required time                         19.163    
                         arrival time                         -22.695    
  -------------------------------------------------------------------
                         slack                                 -3.532    

Slack (VIOLATED) :        -3.532ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@16.875ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        3.847ns  (logic 0.766ns (19.910%)  route 3.081ns (80.090%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 19.583 - 16.875 ) 
    Source Clock Delay      (SCD):    2.181ns = ( 18.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    16.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806    18.473    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.680 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    16.569    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161    16.831    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.932 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.916    18.848    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.518    19.366 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=4, routed)           0.445    19.811    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[11]
    SLICE_X87Y107        LUT3 (Prop_lut3_I0_O)        0.124    19.935 r  nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           1.513    21.448    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_ready
    SLICE_X56Y82         LUT2 (Prop_lut2_I0_O)        0.124    21.572 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[63]_i_2/O
                         net (fo=64, routed)          1.123    22.695    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X57Y67         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.963    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.054 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.529    19.583    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X57Y67         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[14]/C
                         clock pessimism              0.000    19.583    
                         clock uncertainty           -0.215    19.368    
    SLICE_X57Y67         FDRE (Setup_fdre_C_CE)      -0.205    19.163    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[14]
  -------------------------------------------------------------------
                         required time                         19.163    
                         arrival time                         -22.695    
  -------------------------------------------------------------------
                         slack                                 -3.532    

Slack (VIOLATED) :        -3.532ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@16.875ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        3.847ns  (logic 0.766ns (19.910%)  route 3.081ns (80.090%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 19.583 - 16.875 ) 
    Source Clock Delay      (SCD):    2.181ns = ( 18.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    16.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806    18.473    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.680 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    16.569    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161    16.831    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.932 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.916    18.848    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.518    19.366 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=4, routed)           0.445    19.811    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[11]
    SLICE_X87Y107        LUT3 (Prop_lut3_I0_O)        0.124    19.935 r  nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           1.513    21.448    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_ready
    SLICE_X56Y82         LUT2 (Prop_lut2_I0_O)        0.124    21.572 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[63]_i_2/O
                         net (fo=64, routed)          1.123    22.695    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X57Y67         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.963    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.054 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.529    19.583    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X57Y67         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[62]/C
                         clock pessimism              0.000    19.583    
                         clock uncertainty           -0.215    19.368    
    SLICE_X57Y67         FDRE (Setup_fdre_C_CE)      -0.205    19.163    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[62]
  -------------------------------------------------------------------
                         required time                         19.163    
                         arrival time                         -22.695    
  -------------------------------------------------------------------
                         slack                                 -3.532    

Slack (VIOLATED) :        -3.520ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@16.875ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        3.909ns  (logic 0.766ns (19.594%)  route 3.143ns (80.406%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 19.510 - 16.875 ) 
    Source Clock Delay      (SCD):    2.181ns = ( 18.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    16.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806    18.473    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.680 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    16.569    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161    16.831    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.932 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.916    18.848    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.518    19.366 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=4, routed)           0.445    19.811    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[11]
    SLICE_X87Y107        LUT3 (Prop_lut3_I0_O)        0.124    19.935 r  nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           2.364    22.299    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_ready
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124    22.423 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=2, routed)           0.334    22.757    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.963    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.054 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.456    19.510    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X52Y68         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/C
                         clock pessimism              0.000    19.510    
                         clock uncertainty           -0.215    19.295    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)       -0.058    19.237    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -22.757    
  -------------------------------------------------------------------
                         slack                                 -3.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.254ns (22.377%)  route 0.881ns (77.623%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.666     0.736    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.164     0.900 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/Q
                         net (fo=4, routed)           0.120     1.020    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[10]
    SLICE_X87Y107        LUT3 (Prop_lut3_I1_O)        0.045     1.065 r  nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_tready_INST_0/O
                         net (fo=4, routed)           0.761     1.826    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_ready
    SLICE_X51Y66         LUT5 (Prop_lut5_I0_O)        0.045     1.871 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_i_1/O
                         net (fo=1, routed)           0.000     1.871    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_i_1_n_0
    SLICE_X51Y66         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.813     1.179    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X51Y66         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.215     1.394    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.091     1.485    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.254ns (21.307%)  route 0.938ns (78.693%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.666     0.736    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.164     0.900 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/Q
                         net (fo=4, routed)           0.279     1.179    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[10]
    SLICE_X88Y107        LUT4 (Prop_lut4_I1_O)        0.045     1.224 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44_i_2/O
                         net (fo=1, routed)           0.154     1.378    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/WR_EN
    SLICE_X88Y107        LUT2 (Prop_lut2_I0_O)        0.045     1.423 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN_INST_0/O
                         net (fo=39, routed)          0.505     1.928    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/EN
    SLICE_X96Y109        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.962     1.328    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y109        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.000     1.328    
                         clock uncertainty            0.215     1.543    
    SLICE_X96Y109        FDRE (Hold_fdre_C_CE)       -0.016     1.527    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.254ns (21.307%)  route 0.938ns (78.693%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.666     0.736    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.164     0.900 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/Q
                         net (fo=4, routed)           0.279     1.179    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[10]
    SLICE_X88Y107        LUT4 (Prop_lut4_I1_O)        0.045     1.224 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44_i_2/O
                         net (fo=1, routed)           0.154     1.378    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/WR_EN
    SLICE_X88Y107        LUT2 (Prop_lut2_I0_O)        0.045     1.423 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN_INST_0/O
                         net (fo=39, routed)          0.505     1.928    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/EN
    SLICE_X96Y109        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.962     1.328    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y109        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.000     1.328    
                         clock uncertainty            0.215     1.543    
    SLICE_X96Y109        FDRE (Hold_fdre_C_CE)       -0.016     1.527    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.254ns (21.633%)  route 0.920ns (78.367%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.666     0.736    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.164     0.900 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/Q
                         net (fo=4, routed)           0.279     1.179    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[10]
    SLICE_X88Y107        LUT4 (Prop_lut4_I1_O)        0.045     1.224 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44_i_2/O
                         net (fo=1, routed)           0.154     1.378    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/WR_EN
    SLICE_X88Y107        LUT2 (Prop_lut2_I0_O)        0.045     1.423 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN_INST_0/O
                         net (fo=39, routed)          0.487     1.910    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/EN
    SLICE_X97Y108        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.962     1.328    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X97Y108        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.000     1.328    
                         clock uncertainty            0.215     1.543    
    SLICE_X97Y108        FDRE (Hold_fdre_C_CE)       -0.039     1.504    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.254ns (21.633%)  route 0.920ns (78.367%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.666     0.736    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.164     0.900 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/Q
                         net (fo=4, routed)           0.279     1.179    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[10]
    SLICE_X88Y107        LUT4 (Prop_lut4_I1_O)        0.045     1.224 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44_i_2/O
                         net (fo=1, routed)           0.154     1.378    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/WR_EN
    SLICE_X88Y107        LUT2 (Prop_lut2_I0_O)        0.045     1.423 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN_INST_0/O
                         net (fo=39, routed)          0.487     1.910    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/EN
    SLICE_X97Y108        FDSE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.962     1.328    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X97Y108        FDSE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.000     1.328    
                         clock uncertainty            0.215     1.543    
    SLICE_X97Y108        FDSE (Hold_fdse_C_CE)       -0.039     1.504    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.254ns (21.633%)  route 0.920ns (78.367%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.666     0.736    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.164     0.900 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/Q
                         net (fo=4, routed)           0.279     1.179    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[10]
    SLICE_X88Y107        LUT4 (Prop_lut4_I1_O)        0.045     1.224 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44_i_2/O
                         net (fo=1, routed)           0.154     1.378    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/WR_EN
    SLICE_X88Y107        LUT2 (Prop_lut2_I0_O)        0.045     1.423 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN_INST_0/O
                         net (fo=39, routed)          0.487     1.910    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/EN
    SLICE_X97Y108        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.962     1.328    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X97Y108        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.000     1.328    
                         clock uncertainty            0.215     1.543    
    SLICE_X97Y108        FDRE (Hold_fdre_C_CE)       -0.039     1.504    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.254ns (21.633%)  route 0.920ns (78.367%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.666     0.736    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.164     0.900 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/Q
                         net (fo=4, routed)           0.279     1.179    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[10]
    SLICE_X88Y107        LUT4 (Prop_lut4_I1_O)        0.045     1.224 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44_i_2/O
                         net (fo=1, routed)           0.154     1.378    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/WR_EN
    SLICE_X88Y107        LUT2 (Prop_lut2_I0_O)        0.045     1.423 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN_INST_0/O
                         net (fo=39, routed)          0.487     1.910    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/EN
    SLICE_X97Y108        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.962     1.328    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X97Y108        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.000     1.328    
                         clock uncertainty            0.215     1.543    
    SLICE_X97Y108        FDRE (Hold_fdre_C_CE)       -0.039     1.504    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.254ns (21.633%)  route 0.920ns (78.367%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.666     0.736    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.164     0.900 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/Q
                         net (fo=4, routed)           0.279     1.179    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[10]
    SLICE_X88Y107        LUT4 (Prop_lut4_I1_O)        0.045     1.224 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44_i_2/O
                         net (fo=1, routed)           0.154     1.378    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/WR_EN
    SLICE_X88Y107        LUT2 (Prop_lut2_I0_O)        0.045     1.423 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN_INST_0/O
                         net (fo=39, routed)          0.487     1.910    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/EN
    SLICE_X97Y108        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.962     1.328    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X97Y108        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.000     1.328    
                         clock uncertainty            0.215     1.543    
    SLICE_X97Y108        FDRE (Hold_fdre_C_CE)       -0.039     1.504    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.254ns (20.792%)  route 0.968ns (79.208%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.666     0.736    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.164     0.900 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/Q
                         net (fo=4, routed)           0.279     1.179    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[10]
    SLICE_X88Y107        LUT4 (Prop_lut4_I1_O)        0.045     1.224 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44_i_2/O
                         net (fo=1, routed)           0.154     1.378    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/WR_EN
    SLICE_X88Y107        LUT2 (Prop_lut2_I0_O)        0.045     1.423 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN_INST_0/O
                         net (fo=39, routed)          0.534     1.958    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/EN
    SLICE_X96Y108        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.962     1.328    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y108        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.000     1.328    
                         clock uncertainty            0.215     1.543    
    SLICE_X96Y108        FDRE (Hold_fdre_C_CE)       -0.016     1.527    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.254ns (20.746%)  route 0.970ns (79.254%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.666     0.736    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.164     0.900 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/Q
                         net (fo=4, routed)           0.279     1.179    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[10]
    SLICE_X88Y107        LUT4 (Prop_lut4_I1_O)        0.045     1.224 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44_i_2/O
                         net (fo=1, routed)           0.154     1.378    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/WR_EN
    SLICE_X88Y107        LUT2 (Prop_lut2_I0_O)        0.045     1.423 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN_INST_0/O
                         net (fo=39, routed)          0.537     1.960    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/EN
    SLICE_X98Y110        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.962     1.328    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y110        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.000     1.328    
                         clock uncertainty            0.215     1.543    
    SLICE_X98Y110        FDRE (Hold_fdre_C_CE)       -0.016     1.527    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.433    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  cfg_bram_clkb

Setup :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.613ns  (logic 0.580ns (8.770%)  route 6.033ns (91.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 8.634 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.715     8.634    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.456     9.090 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/Q
                         net (fo=2, routed)           6.033    15.123    nolabel_line105/R_acq_trigger_ptr[0]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.247 r  nolabel_line105/cfg_bram_din[0]_i_1/O
                         net (fo=1, routed)           0.000    15.247    nolabel_line105/cfg_bram_din[0]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[0]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X60Y100        FDRE (Setup_fdre_C_D)        0.032    16.305    nolabel_line105/cfg_bram_din_reg[0]
  -------------------------------------------------------------------
                         required time                         16.305    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.469ns  (logic 0.580ns (8.966%)  route 5.889ns (91.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 8.634 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.715     8.634    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X60Y99         FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDSE (Prop_fdse_C_Q)         0.456     9.090 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[8]/Q
                         net (fo=1, routed)           5.889    14.979    nolabel_line105/R_acq_trigger_ptr[8]
    SLICE_X60Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.103 r  nolabel_line105/cfg_bram_din[8]_i_1/O
                         net (fo=1, routed)           0.000    15.103    nolabel_line105/cfg_bram_din[8]_i_1_n_0
    SLICE_X60Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X60Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[8]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)        0.032    16.305    nolabel_line105/cfg_bram_din_reg[8]
  -------------------------------------------------------------------
                         required time                         16.305    
                         arrival time                         -15.103    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.150ns  (logic 0.718ns (11.676%)  route 5.432ns (88.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 8.825 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.906     8.825    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y104        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDSE (Prop_fdse_C_Q)         0.419     9.244 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[28]/Q
                         net (fo=1, routed)           5.432    14.676    nolabel_line105/R_acq_trigger_ptr[28]
    SLICE_X58Y104        LUT6 (Prop_lut6_I1_O)        0.299    14.975 r  nolabel_line105/cfg_bram_din[28]_i_1/O
                         net (fo=1, routed)           0.000    14.975    nolabel_line105/cfg_bram_din[28]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[28]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X58Y104        FDRE (Setup_fdre_C_D)        0.079    16.352    nolabel_line105/cfg_bram_din_reg[28]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -14.975    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.063ns  (logic 0.715ns (11.793%)  route 5.348ns (88.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 8.826 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.907     8.826    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y100        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDSE (Prop_fdse_C_Q)         0.419     9.245 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[3]/Q
                         net (fo=1, routed)           5.348    14.593    nolabel_line105/R_acq_trigger_ptr[3]
    SLICE_X61Y101        LUT6 (Prop_lut6_I1_O)        0.296    14.889 r  nolabel_line105/cfg_bram_din[3]_i_1/O
                         net (fo=1, routed)           0.000    14.889    nolabel_line105/cfg_bram_din[3]_i_1_n_0
    SLICE_X61Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X61Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[3]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X61Y101        FDRE (Setup_fdre_C_D)        0.031    16.304    nolabel_line105/cfg_bram_din_reg[3]
  -------------------------------------------------------------------
                         required time                         16.304    
                         arrival time                         -14.889    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.061ns  (logic 0.580ns (9.569%)  route 5.481ns (90.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 8.825 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.906     8.825    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y104        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDSE (Prop_fdse_C_Q)         0.456     9.281 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[17]/Q
                         net (fo=1, routed)           5.481    14.762    nolabel_line105/R_acq_trigger_ptr[17]
    SLICE_X58Y104        LUT6 (Prop_lut6_I1_O)        0.124    14.886 r  nolabel_line105/cfg_bram_din[17]_i_1/O
                         net (fo=1, routed)           0.000    14.886    nolabel_line105/cfg_bram_din[17]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[17]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X58Y104        FDRE (Setup_fdre_C_D)        0.077    16.350    nolabel_line105/cfg_bram_din_reg[17]
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                         -14.886    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.127ns  (logic 0.580ns (9.466%)  route 5.547ns (90.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 8.634 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.715     8.634    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X60Y99         FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDSE (Prop_fdse_C_Q)         0.456     9.090 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[9]/Q
                         net (fo=1, routed)           5.547    14.637    nolabel_line105/R_acq_trigger_ptr[9]
    SLICE_X60Y102        LUT6 (Prop_lut6_I1_O)        0.124    14.761 r  nolabel_line105/cfg_bram_din[9]_i_1/O
                         net (fo=1, routed)           0.000    14.761    nolabel_line105/cfg_bram_din[9]_i_1_n_0
    SLICE_X60Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X60Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[9]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X60Y102        FDRE (Setup_fdre_C_D)        0.032    16.305    nolabel_line105/cfg_bram_din_reg[9]
  -------------------------------------------------------------------
                         required time                         16.305    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.093ns  (logic 0.580ns (9.519%)  route 5.513ns (90.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 8.634 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.715     8.634    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.456     9.090 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/Q
                         net (fo=2, routed)           5.513    14.603    nolabel_line105/R_acq_trigger_ptr[1]
    SLICE_X61Y101        LUT6 (Prop_lut6_I1_O)        0.124    14.727 r  nolabel_line105/cfg_bram_din[1]_i_1/O
                         net (fo=1, routed)           0.000    14.727    nolabel_line105/cfg_bram_din[1]_i_1_n_0
    SLICE_X61Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X61Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[1]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X61Y101        FDRE (Setup_fdre_C_D)        0.029    16.302    nolabel_line105/cfg_bram_din_reg[1]
  -------------------------------------------------------------------
                         required time                         16.302    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.928ns  (logic 0.642ns (10.831%)  route 5.286ns (89.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 8.824 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.905     8.824    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X58Y102        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDSE (Prop_fdse_C_Q)         0.518     9.342 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[15]/Q
                         net (fo=1, routed)           5.286    14.628    nolabel_line105/R_acq_trigger_ptr[15]
    SLICE_X58Y103        LUT6 (Prop_lut6_I1_O)        0.124    14.752 r  nolabel_line105/cfg_bram_din[15]_i_1/O
                         net (fo=1, routed)           0.000    14.752    nolabel_line105/cfg_bram_din[15]_i_1_n_0
    SLICE_X58Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X58Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[15]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X58Y103        FDRE (Setup_fdre_C_D)        0.077    16.350    nolabel_line105/cfg_bram_din_reg[15]
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                         -14.752    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.832ns  (logic 0.716ns (12.278%)  route 5.116ns (87.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 8.826 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.907     8.826    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y100        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDSE (Prop_fdse_C_Q)         0.419     9.245 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[7]/Q
                         net (fo=1, routed)           5.116    14.361    nolabel_line105/R_acq_trigger_ptr[7]
    SLICE_X61Y101        LUT6 (Prop_lut6_I1_O)        0.297    14.658 r  nolabel_line105/cfg_bram_din[7]_i_1/O
                         net (fo=1, routed)           0.000    14.658    nolabel_line105/cfg_bram_din[7]_i_1_n_0
    SLICE_X61Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X61Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[7]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X61Y101        FDRE (Setup_fdre_C_D)        0.032    16.305    nolabel_line105/cfg_bram_din_reg[7]
  -------------------------------------------------------------------
                         required time                         16.305    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.956ns  (logic 0.580ns (9.738%)  route 5.376ns (90.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 8.634 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.715     8.634    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y99         FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDSE (Prop_fdse_C_Q)         0.456     9.090 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/Q
                         net (fo=1, routed)           5.376    14.466    nolabel_line105/R_acq_trigger_ptr[2]
    SLICE_X60Y101        LUT6 (Prop_lut6_I1_O)        0.124    14.590 r  nolabel_line105/cfg_bram_din[2]_i_1/O
                         net (fo=1, routed)           0.000    14.590    nolabel_line105/cfg_bram_din[2]_i_1_n_0
    SLICE_X60Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X60Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[2]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)        0.031    16.304    nolabel_line105/cfg_bram_din_reg[2]
  -------------------------------------------------------------------
                         required time                         16.304    
                         arrival time                         -14.590    
  -------------------------------------------------------------------
                         slack                                  1.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.226ns (12.164%)  route 1.632ns (87.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.661     0.997    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y104        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDSE (Prop_fdse_C_Q)         0.128     1.125 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[29]/Q
                         net (fo=1, routed)           1.632     2.757    nolabel_line105/R_acq_trigger_ptr[29]
    SLICE_X61Y103        LUT6 (Prop_lut6_I1_O)        0.098     2.855 r  nolabel_line105/cfg_bram_din[29]_i_1/O
                         net (fo=1, routed)           0.000     2.855    nolabel_line105/cfg_bram_din[29]_i_1_n_0
    SLICE_X61Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.359     2.205    nolabel_line105/cfg_bram_clk
    SLICE_X61Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[29]/C
                         clock pessimism             -0.030     2.174    
    SLICE_X61Y103        FDRE (Hold_fdre_C_D)         0.092     2.266    nolabel_line105/cfg_bram_din_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.186ns (9.777%)  route 1.716ns (90.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.662     0.998    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y100        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDSE (Prop_fdse_C_Q)         0.141     1.139 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[10]/Q
                         net (fo=1, routed)           1.716     2.855    nolabel_line105/R_acq_trigger_ptr[10]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.900 r  nolabel_line105/cfg_bram_din[10]_i_1/O
                         net (fo=1, routed)           0.000     2.900    nolabel_line105/cfg_bram_din[10]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[10]/C
                         clock pessimism             -0.030     2.175    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.091     2.266    nolabel_line105/cfg_bram_din_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.186ns (9.634%)  route 1.745ns (90.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.662     0.998    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y100        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDSE (Prop_fdse_C_Q)         0.141     1.139 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[11]/Q
                         net (fo=1, routed)           1.745     2.884    nolabel_line105/R_acq_trigger_ptr[11]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.929 r  nolabel_line105/cfg_bram_din[11]_i_1/O
                         net (fo=1, routed)           0.000     2.929    nolabel_line105/cfg_bram_din[11]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[11]/C
                         clock pessimism             -0.030     2.175    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.092     2.267    nolabel_line105/cfg_bram_din_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.186ns (9.391%)  route 1.795ns (90.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.661     0.997    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y104        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDSE (Prop_fdse_C_Q)         0.141     1.138 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[23]/Q
                         net (fo=1, routed)           1.795     2.933    nolabel_line105/R_acq_trigger_ptr[23]
    SLICE_X61Y103        LUT6 (Prop_lut6_I1_O)        0.045     2.978 r  nolabel_line105/cfg_bram_din[23]_i_1/O
                         net (fo=1, routed)           0.000     2.978    nolabel_line105/cfg_bram_din[23]_i_1_n_0
    SLICE_X61Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.359     2.205    nolabel_line105/cfg_bram_clk
    SLICE_X61Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[23]/C
                         clock pessimism             -0.030     2.174    
    SLICE_X61Y103        FDRE (Hold_fdre_C_D)         0.091     2.265    nolabel_line105/cfg_bram_din_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.186ns (9.377%)  route 1.798ns (90.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.660     0.996    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y102        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDSE (Prop_fdse_C_Q)         0.141     1.137 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[16]/Q
                         net (fo=1, routed)           1.798     2.935    nolabel_line105/R_acq_trigger_ptr[16]
    SLICE_X59Y103        LUT6 (Prop_lut6_I1_O)        0.045     2.980 r  nolabel_line105/cfg_bram_din[16]_i_1/O
                         net (fo=1, routed)           0.000     2.980    nolabel_line105/cfg_bram_din[16]_i_1_n_0
    SLICE_X59Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X59Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[16]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X59Y103        FDRE (Hold_fdre_C_D)         0.091     2.267    nolabel_line105/cfg_bram_din_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.186ns (9.236%)  route 1.828ns (90.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.661     0.997    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y104        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDSE (Prop_fdse_C_Q)         0.141     1.138 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[20]/Q
                         net (fo=1, routed)           1.828     2.966    nolabel_line105/R_acq_trigger_ptr[20]
    SLICE_X58Y104        LUT6 (Prop_lut6_I1_O)        0.045     3.011 r  nolabel_line105/cfg_bram_din[20]_i_1/O
                         net (fo=1, routed)           0.000     3.011    nolabel_line105/cfg_bram_din[20]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[20]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.121     2.297    nolabel_line105/cfg_bram_din_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.227ns (11.293%)  route 1.783ns (88.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.662     0.998    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y100        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDSE (Prop_fdse_C_Q)         0.128     1.126 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[14]/Q
                         net (fo=1, routed)           1.783     2.909    nolabel_line105/R_acq_trigger_ptr[14]
    SLICE_X60Y101        LUT6 (Prop_lut6_I1_O)        0.099     3.008 r  nolabel_line105/cfg_bram_din[14]_i_1/O
                         net (fo=1, routed)           0.000     3.008    nolabel_line105/cfg_bram_din[14]_i_1_n_0
    SLICE_X60Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X60Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[14]/C
                         clock pessimism             -0.030     2.175    
    SLICE_X60Y101        FDRE (Hold_fdre_C_D)         0.092     2.267    nolabel_line105/cfg_bram_din_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.226ns (11.053%)  route 1.819ns (88.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.661     0.997    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y104        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDSE (Prop_fdse_C_Q)         0.128     1.125 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[31]/Q
                         net (fo=1, routed)           1.819     2.944    nolabel_line105/R_acq_trigger_ptr[31]
    SLICE_X61Y103        LUT6 (Prop_lut6_I1_O)        0.098     3.042 r  nolabel_line105/cfg_bram_din[31]_i_2/O
                         net (fo=1, routed)           0.000     3.042    nolabel_line105/cfg_bram_din[31]_i_2_n_0
    SLICE_X61Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.359     2.205    nolabel_line105/cfg_bram_clk
    SLICE_X61Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[31]/C
                         clock pessimism             -0.030     2.174    
    SLICE_X61Y103        FDRE (Hold_fdre_C_D)         0.092     2.266    nolabel_line105/cfg_bram_din_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.186ns (9.059%)  route 1.867ns (90.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.660     0.996    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y102        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDSE (Prop_fdse_C_Q)         0.141     1.137 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[18]/Q
                         net (fo=1, routed)           1.867     3.004    nolabel_line105/R_acq_trigger_ptr[18]
    SLICE_X59Y103        LUT6 (Prop_lut6_I1_O)        0.045     3.049 r  nolabel_line105/cfg_bram_din[18]_i_1/O
                         net (fo=1, routed)           0.000     3.049    nolabel_line105/cfg_bram_din[18]_i_1_n_0
    SLICE_X59Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X59Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[18]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X59Y103        FDRE (Hold_fdre_C_D)         0.092     2.268    nolabel_line105/cfg_bram_din_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.186ns (8.537%)  route 1.993ns (91.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.580     0.916    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X60Y99         FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDSE (Prop_fdse_C_Q)         0.141     1.057 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[6]/Q
                         net (fo=1, routed)           1.993     3.049    nolabel_line105/R_acq_trigger_ptr[6]
    SLICE_X58Y100        LUT6 (Prop_lut6_I1_O)        0.045     3.094 r  nolabel_line105/cfg_bram_din[6]_i_1/O
                         net (fo=1, routed)           0.000     3.094    nolabel_line105/cfg_bram_din[6]_i_1_n_0
    SLICE_X58Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.362     2.208    nolabel_line105/cfg_bram_clk
    SLICE_X58Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[6]/C
                         clock pessimism             -0.030     2.177    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.120     2.297    nolabel_line105/cfg_bram_din_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.797    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        2.007ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.551%)  route 0.640ns (60.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X51Y143        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.640     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X51Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X51Y144        FDCE (Setup_fdce_C_D)       -0.267     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.066    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.054ns  (logic 0.478ns (45.342%)  route 0.576ns (54.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X66Y137        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.576     1.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X67Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X67Y137        FDCE (Setup_fdce_C_D)       -0.270     3.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.967ns  (logic 0.478ns (49.435%)  route 0.489ns (50.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X66Y137        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.489     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X67Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X67Y137        FDCE (Setup_fdce_C_D)       -0.267     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.066    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.152ns  (logic 0.518ns (44.972%)  route 0.634ns (55.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X66Y137        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.634     1.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X66Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X66Y136        FDCE (Setup_fdce_C_D)       -0.047     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.275%)  route 0.574ns (55.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X51Y143        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.574     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X50Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X50Y144        FDCE (Setup_fdce_C_D)       -0.047     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.019ns  (logic 0.518ns (50.810%)  route 0.501ns (49.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X66Y137        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.501     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X66Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X66Y136        FDCE (Setup_fdce_C_D)       -0.043     3.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.290    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.944%)  route 0.476ns (51.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X51Y143        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.476     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X51Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X51Y144        FDCE (Setup_fdce_C_D)       -0.093     3.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.240    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.919ns  (logic 0.456ns (49.612%)  route 0.463ns (50.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X51Y143        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.463     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X50Y144        FDCE (Setup_fdce_C_D)       -0.043     3.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.290    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                  2.371    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -2.631ns,  Total Violation      -10.237ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.631ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line281/csi_ctrl_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.405ns  (logic 0.580ns (41.295%)  route 0.825ns (58.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 75.298 - 73.333 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 76.141 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.722    76.141    nolabel_line81/clk_master
    SLICE_X85Y98         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.456    76.597 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=1, routed)           0.490    77.087    nolabel_line281/g_rst_gen_repN_1_alias
    SLICE_X84Y100        LUT5 (Prop_lut5_I2_O)        0.124    77.211 r  nolabel_line281/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.334    77.546    nolabel_line281/csi_ctrl_state
    SLICE_X82Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612    74.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.724    75.298    nolabel_line281/mipi_fifo_clk
    SLICE_X82Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[2]/C
                         clock pessimism              0.000    75.298    
                         clock uncertainty           -0.215    75.083    
    SLICE_X82Y100        FDRE (Setup_fdre_C_CE)      -0.169    74.914    nolabel_line281/csi_ctrl_state_reg[2]
  -------------------------------------------------------------------
                         required time                         74.914    
                         arrival time                         -77.546    
  -------------------------------------------------------------------
                         slack                                 -2.631    

Slack (VIOLATED) :        -2.535ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line281/csi_ctrl_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.273ns  (logic 0.580ns (45.574%)  route 0.693ns (54.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 75.298 - 73.333 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 76.141 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.722    76.141    nolabel_line81/clk_master
    SLICE_X85Y98         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.456    76.597 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=1, routed)           0.490    77.087    nolabel_line281/g_rst_gen_repN_1_alias
    SLICE_X84Y100        LUT5 (Prop_lut5_I2_O)        0.124    77.211 r  nolabel_line281/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.202    77.414    nolabel_line281/csi_ctrl_state
    SLICE_X84Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612    74.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.724    75.298    nolabel_line281/mipi_fifo_clk
    SLICE_X84Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[0]/C
                         clock pessimism              0.000    75.298    
                         clock uncertainty           -0.215    75.083    
    SLICE_X84Y100        FDRE (Setup_fdre_C_CE)      -0.205    74.878    nolabel_line281/csi_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                         74.878    
                         arrival time                         -77.414    
  -------------------------------------------------------------------
                         slack                                 -2.535    

Slack (VIOLATED) :        -2.535ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line281/csi_ctrl_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.273ns  (logic 0.580ns (45.574%)  route 0.693ns (54.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 75.298 - 73.333 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 76.141 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.722    76.141    nolabel_line81/clk_master
    SLICE_X85Y98         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.456    76.597 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=1, routed)           0.490    77.087    nolabel_line281/g_rst_gen_repN_1_alias
    SLICE_X84Y100        LUT5 (Prop_lut5_I2_O)        0.124    77.211 r  nolabel_line281/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.202    77.414    nolabel_line281/csi_ctrl_state
    SLICE_X84Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612    74.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.724    75.298    nolabel_line281/mipi_fifo_clk
    SLICE_X84Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[1]/C
                         clock pessimism              0.000    75.298    
                         clock uncertainty           -0.215    75.083    
    SLICE_X84Y100        FDRE (Setup_fdre_C_CE)      -0.205    74.878    nolabel_line281/csi_ctrl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         74.878    
                         arrival time                         -77.414    
  -------------------------------------------------------------------
                         slack                                 -2.535    

Slack (VIOLATED) :        -2.535ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line281/csi_ctrl_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.273ns  (logic 0.580ns (45.574%)  route 0.693ns (54.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 75.298 - 73.333 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 76.141 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.722    76.141    nolabel_line81/clk_master
    SLICE_X85Y98         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.456    76.597 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=1, routed)           0.490    77.087    nolabel_line281/g_rst_gen_repN_1_alias
    SLICE_X84Y100        LUT5 (Prop_lut5_I2_O)        0.124    77.211 r  nolabel_line281/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.202    77.414    nolabel_line281/csi_ctrl_state
    SLICE_X84Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612    74.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.724    75.298    nolabel_line281/mipi_fifo_clk
    SLICE_X84Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[3]/C
                         clock pessimism              0.000    75.298    
                         clock uncertainty           -0.215    75.083    
    SLICE_X84Y100        FDRE (Setup_fdre_C_CE)      -0.205    74.878    nolabel_line281/csi_ctrl_state_reg[3]
  -------------------------------------------------------------------
                         required time                         74.878    
                         arrival time                         -77.414    
  -------------------------------------------------------------------
                         slack                                 -2.535    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.135ns  (logic 0.478ns (42.123%)  route 0.657ns (57.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y109                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X94Y109        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.657     1.135    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X94Y110        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X94Y110        FDRE (Setup_fdre_C_D)       -0.218     5.407    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          5.407    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.201%)  route 0.598ns (58.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.598     1.017    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X94Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X94Y107        FDRE (Setup_fdre_C_D)       -0.217     5.408    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.408    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.589     1.008    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X94Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X94Y107        FDRE (Setup_fdre_C_D)       -0.218     5.407    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.407    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.107%)  route 0.495ns (50.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y109                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X94Y109        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.495     0.973    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X94Y110        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X94Y110        FDRE (Setup_fdre_C_D)       -0.222     5.403    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          5.403    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.364%)  route 0.620ns (57.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y112                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X95Y112        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.620     1.076    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X94Y112        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X94Y112        FDRE (Setup_fdre_C_D)       -0.047     5.578    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          5.578    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.545%)  route 0.591ns (56.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.591     1.047    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X94Y107        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X94Y107        FDRE (Setup_fdre_C_D)       -0.047     5.578    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line44/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.578    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  4.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line281/csi_ctrl_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.191%)  route 0.245ns (56.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.584     0.920    nolabel_line81/clk_master
    SLICE_X85Y98         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=1, routed)           0.176     1.237    nolabel_line281/g_rst_gen_repN_1_alias
    SLICE_X84Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.282 r  nolabel_line281/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.068     1.350    nolabel_line281/csi_ctrl_state
    SLICE_X84Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.941     1.018    nolabel_line281/mipi_fifo_clk
    SLICE_X84Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[0]/C
                         clock pessimism              0.000     1.018    
                         clock uncertainty            0.215     1.233    
    SLICE_X84Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.194    nolabel_line281/csi_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line281/csi_ctrl_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.191%)  route 0.245ns (56.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.584     0.920    nolabel_line81/clk_master
    SLICE_X85Y98         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=1, routed)           0.176     1.237    nolabel_line281/g_rst_gen_repN_1_alias
    SLICE_X84Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.282 r  nolabel_line281/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.068     1.350    nolabel_line281/csi_ctrl_state
    SLICE_X84Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.941     1.018    nolabel_line281/mipi_fifo_clk
    SLICE_X84Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[1]/C
                         clock pessimism              0.000     1.018    
                         clock uncertainty            0.215     1.233    
    SLICE_X84Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.194    nolabel_line281/csi_ctrl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line281/csi_ctrl_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.191%)  route 0.245ns (56.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.584     0.920    nolabel_line81/clk_master
    SLICE_X85Y98         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=1, routed)           0.176     1.237    nolabel_line281/g_rst_gen_repN_1_alias
    SLICE_X84Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.282 r  nolabel_line281/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.068     1.350    nolabel_line281/csi_ctrl_state
    SLICE_X84Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.941     1.018    nolabel_line281/mipi_fifo_clk
    SLICE_X84Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[3]/C
                         clock pessimism              0.000     1.018    
                         clock uncertainty            0.215     1.233    
    SLICE_X84Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.194    nolabel_line281/csi_ctrl_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line281/csi_ctrl_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.281%)  route 0.288ns (60.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.584     0.920    nolabel_line81/clk_master
    SLICE_X85Y98         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=1, routed)           0.176     1.237    nolabel_line281/g_rst_gen_repN_1_alias
    SLICE_X84Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.282 r  nolabel_line281/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.111     1.393    nolabel_line281/csi_ctrl_state
    SLICE_X82Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.941     1.018    nolabel_line281/mipi_fifo_clk
    SLICE_X82Y100        FDRE                                         r  nolabel_line281/csi_ctrl_state_reg[2]/C
                         clock pessimism              0.000     1.018    
                         clock uncertainty            0.215     1.233    
    SLICE_X82Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.217    nolabel_line281/csi_ctrl_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  cfg_bram_clkb
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          100  Failing Endpoints,  Worst Slack       -5.105ns,  Total Violation     -473.066ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.105ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.484ns  (logic 0.456ns (30.719%)  route 1.028ns (69.281%))
  Logic Levels:           0  
  Clock Path Skew:        -3.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 58.388 - 56.667 ) 
    Source Clock Delay      (SCD):    5.526ns = ( 61.776 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976    61.776    nolabel_line105/cfg_bram_clk
    SLICE_X61Y105        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_fdre_C_Q)         0.456    62.232 r  nolabel_line105/R_csi_line_byte_count_reg[20]/Q
                         net (fo=2, routed)           1.028    63.260    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[74]
    SLICE_X46Y96         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.481    58.388    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y96         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/CLK
                         clock pessimism              0.000    58.388    
                         clock uncertainty           -0.215    58.173    
    SLICE_X46Y96         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    58.155    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8
  -------------------------------------------------------------------
                         required time                         58.155    
                         arrival time                         -63.260    
  -------------------------------------------------------------------
                         slack                                 -5.105    

Slack (VIOLATED) :        -5.000ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.674ns  (logic 0.642ns (38.349%)  route 1.032ns (61.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 58.632 - 56.667 ) 
    Source Clock Delay      (SCD):    5.522ns = ( 61.772 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.972    61.772    nolabel_line105/cfg_bram_clk
    SLICE_X82Y102        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.518    62.290 r  nolabel_line105/R_csi_line_count_reg[1]/Q
                         net (fo=3, routed)           1.032    63.322    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[41]
    SLICE_X85Y102        LUT2 (Prop_lut2_I0_O)        0.124    63.446 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_124/O
                         net (fo=1, routed)           0.000    63.446    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[1]
    SLICE_X85Y102        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.724    58.632    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X85Y102        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000    58.632    
                         clock uncertainty           -0.215    58.417    
    SLICE_X85Y102        FDRE (Setup_fdre_C_D)        0.029    58.446    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         58.446    
                         arrival time                         -63.446    
  -------------------------------------------------------------------
                         slack                                 -5.000    

Slack (VIOLATED) :        -4.967ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_data_type_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line281/R_csi_data_type_regd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.571ns  (logic 0.518ns (32.964%)  route 1.053ns (67.036%))
  Logic Levels:           0  
  Clock Path Skew:        -3.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 58.626 - 56.667 ) 
    Source Clock Delay      (SCD):    5.526ns = ( 61.776 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976    61.776    nolabel_line105/cfg_bram_clk
    SLICE_X66Y104        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518    62.294 r  nolabel_line105/R_csi_data_type_reg[4]/Q
                         net (fo=3, routed)           1.053    63.347    nolabel_line281/R_csi_data_type[4]
    SLICE_X66Y106        FDRE                                         r  nolabel_line281/R_csi_data_type_regd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.718    58.626    nolabel_line281/mipi_fifo_clk
    SLICE_X66Y106        FDRE                                         r  nolabel_line281/R_csi_data_type_regd_reg[4]/C
                         clock pessimism              0.000    58.626    
                         clock uncertainty           -0.215    58.411    
    SLICE_X66Y106        FDRE (Setup_fdre_C_D)       -0.031    58.380    nolabel_line281/R_csi_data_type_regd_reg[4]
  -------------------------------------------------------------------
                         required time                         58.380    
                         arrival time                         -63.347    
  -------------------------------------------------------------------
                         slack                                 -4.967    

Slack (VIOLATED) :        -4.957ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.387ns  (logic 0.456ns (32.884%)  route 0.931ns (67.116%))
  Logic Levels:           0  
  Clock Path Skew:        -3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 58.450 - 56.667 ) 
    Source Clock Delay      (SCD):    5.526ns = ( 61.776 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976    61.776    nolabel_line105/cfg_bram_clk
    SLICE_X64Y104        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.456    62.232 r  nolabel_line105/R_csi_line_byte_count_reg[15]/Q
                         net (fo=3, routed)           0.931    63.162    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[69]
    SLICE_X62Y93         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.543    58.450    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y93         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/CLK
                         clock pessimism              0.000    58.450    
                         clock uncertainty           -0.215    58.235    
    SLICE_X62Y93         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    58.205    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8
  -------------------------------------------------------------------
                         required time                         58.205    
                         arrival time                         -63.162    
  -------------------------------------------------------------------
                         slack                                 -4.957    

Slack (VIOLATED) :        -4.956ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.397ns  (logic 0.456ns (32.647%)  route 0.941ns (67.353%))
  Logic Levels:           0  
  Clock Path Skew:        -3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 58.450 - 56.667 ) 
    Source Clock Delay      (SCD):    5.526ns = ( 61.776 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976    61.776    nolabel_line105/cfg_bram_clk
    SLICE_X64Y104        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.456    62.232 r  nolabel_line105/R_csi_line_byte_count_reg[16]/Q
                         net (fo=2, routed)           0.941    63.172    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[70]
    SLICE_X62Y93         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.543    58.450    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y93         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/CLK
                         clock pessimism              0.000    58.450    
                         clock uncertainty           -0.215    58.235    
    SLICE_X62Y93         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    58.216    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8
  -------------------------------------------------------------------
                         required time                         58.216    
                         arrival time                         -63.172    
  -------------------------------------------------------------------
                         slack                                 -4.956    

Slack (VIOLATED) :        -4.917ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.591ns  (logic 0.642ns (40.357%)  route 0.949ns (59.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 58.632 - 56.667 ) 
    Source Clock Delay      (SCD):    5.522ns = ( 61.772 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.972    61.772    nolabel_line105/cfg_bram_clk
    SLICE_X82Y102        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.518    62.290 r  nolabel_line105/R_csi_line_count_reg[0]/Q
                         net (fo=3, routed)           0.949    63.238    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[40]
    SLICE_X83Y102        LUT2 (Prop_lut2_I0_O)        0.124    63.362 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_125/O
                         net (fo=1, routed)           0.000    63.362    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X83Y102        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.724    58.632    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X83Y102        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    58.632    
                         clock uncertainty           -0.215    58.417    
    SLICE_X83Y102        FDRE (Setup_fdre_C_D)        0.029    58.446    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         58.446    
                         arrival time                         -63.362    
  -------------------------------------------------------------------
                         slack                                 -4.917    

Slack (VIOLATED) :        -4.914ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.212ns  (logic 0.518ns (42.738%)  route 0.694ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        -3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 58.388 - 56.667 ) 
    Source Clock Delay      (SCD):    5.574ns = ( 61.824 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.024    61.824    nolabel_line105/cfg_bram_clk
    SLICE_X50Y101        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.518    62.342 r  nolabel_line105/R_csi_line_byte_count_reg[19]/Q
                         net (fo=2, routed)           0.694    63.036    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[73]
    SLICE_X46Y96         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.481    58.388    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y96         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/CLK
                         clock pessimism              0.000    58.388    
                         clock uncertainty           -0.215    58.173    
    SLICE_X46Y96         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    58.121    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8
  -------------------------------------------------------------------
                         required time                         58.121    
                         arrival time                         -63.036    
  -------------------------------------------------------------------
                         slack                                 -4.914    

Slack (VIOLATED) :        -4.907ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.210ns  (logic 0.518ns (42.811%)  route 0.692ns (57.189%))
  Logic Levels:           0  
  Clock Path Skew:        -3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 58.388 - 56.667 ) 
    Source Clock Delay      (SCD):    5.574ns = ( 61.824 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.024    61.824    nolabel_line105/cfg_bram_clk
    SLICE_X50Y101        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.518    62.342 r  nolabel_line105/R_csi_line_byte_count_reg[18]/Q
                         net (fo=2, routed)           0.692    63.034    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[72]
    SLICE_X46Y96         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.481    58.388    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y96         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/CLK
                         clock pessimism              0.000    58.388    
                         clock uncertainty           -0.215    58.173    
    SLICE_X46Y96         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    58.126    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8
  -------------------------------------------------------------------
                         required time                         58.126    
                         arrival time                         -63.034    
  -------------------------------------------------------------------
                         slack                                 -4.907    

Slack (VIOLATED) :        -4.900ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.324ns  (logic 0.478ns (36.093%)  route 0.846ns (63.907%))
  Logic Levels:           0  
  Clock Path Skew:        -3.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 58.632 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X62Y102        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.478    62.255 r  nolabel_line105/R_csi_line_byte_count_reg[5]/Q
                         net (fo=3, routed)           0.846    63.101    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[59]
    SLICE_X82Y101        SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.724    58.632    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X82Y101        SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/CLK
                         clock pessimism              0.000    58.632    
                         clock uncertainty           -0.215    58.417    
    SLICE_X82Y101        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.216    58.201    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8
  -------------------------------------------------------------------
                         required time                         58.201    
                         arrival time                         -63.101    
  -------------------------------------------------------------------
                         slack                                 -4.900    

Slack (VIOLATED) :        -4.896ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.512ns  (logic 0.642ns (42.455%)  route 0.870ns (57.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 58.624 - 56.667 ) 
    Source Clock Delay      (SCD):    5.574ns = ( 61.824 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.024    61.824    nolabel_line105/cfg_bram_clk
    SLICE_X50Y101        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.518    62.342 r  nolabel_line105/R_csi_line_byte_count_reg[18]/Q
                         net (fo=2, routed)           0.870    63.212    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[72]
    SLICE_X61Y107        LUT2 (Prop_lut2_I0_O)        0.124    63.336 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_93/O
                         net (fo=1, routed)           0.000    63.336    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[18]
    SLICE_X61Y107        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.716    58.624    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X61Y107        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/C
                         clock pessimism              0.000    58.624    
                         clock uncertainty           -0.215    58.409    
    SLICE_X61Y107        FDRE (Setup_fdre_C_D)        0.031    58.440    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]
  -------------------------------------------------------------------
                         required time                         58.440    
                         arrival time                         -63.336    
  -------------------------------------------------------------------
                         slack                                 -4.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.315%)  route 0.295ns (67.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X67Y102        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_data_type_reg[7]/Q
                         net (fo=2, routed)           0.295     2.130    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[53]
    SLICE_X86Y104        SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.941     1.018    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X86Y104        SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.000     1.018    
                         clock uncertainty            0.215     1.233    
    SLICE_X86Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.348    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.128ns (28.276%)  route 0.325ns (71.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X64Y104        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.128     1.821 r  nolabel_line105/R_csi_line_byte_count_reg[9]/Q
                         net (fo=3, routed)           0.325     2.145    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[63]
    SLICE_X82Y101        SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.941     1.018    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X82Y101        SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/CLK
                         clock pessimism              0.000     1.018    
                         clock uncertainty            0.215     1.233    
    SLICE_X82Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.363    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.330%)  route 0.264ns (61.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X66Y104        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/R_csi_data_type_reg[4]/Q
                         net (fo=3, routed)           0.264     2.120    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[50]
    SLICE_X86Y104        SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.941     1.018    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X86Y104        SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/CLK
                         clock pessimism              0.000     1.018    
                         clock uncertainty            0.215     1.233    
    SLICE_X86Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.327    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.305%)  route 0.268ns (67.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X64Y104        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.128     1.821 r  nolabel_line105/R_csi_line_byte_count_reg[7]/Q
                         net (fo=3, routed)           0.268     2.089    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[61]
    SLICE_X82Y101        SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.941     1.018    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X82Y101        SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/CLK
                         clock pessimism              0.000     1.018    
                         clock uncertainty            0.215     1.233    
    SLICE_X82Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.295    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.113%)  route 0.245ns (56.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X67Y102        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_data_type_reg[6]/Q
                         net (fo=2, routed)           0.245     2.080    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[52]
    SLICE_X67Y108        LUT2 (Prop_lut2_I0_O)        0.045     2.125 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_113/O
                         net (fo=1, routed)           0.000     2.125    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[6]
    SLICE_X67Y108        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.935     1.012    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X67Y108        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     1.012    
                         clock uncertainty            0.215     1.227    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.092     1.319    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line281/csi_ctrl_num_lines_to_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.126%)  route 0.278ns (59.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.320     1.692    nolabel_line105/cfg_bram_clk
    SLICE_X81Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141     1.833 r  nolabel_line105/R_csi_line_count_reg[5]/Q
                         net (fo=3, routed)           0.278     2.110    nolabel_line281/R_csi_line_count[5]
    SLICE_X62Y100        LUT5 (Prop_lut5_I4_O)        0.045     2.155 r  nolabel_line281/csi_ctrl_num_lines_to_tx[5]_i_2/O
                         net (fo=1, routed)           0.000     2.155    nolabel_line281/csi_ctrl_num_lines_to_tx[5]_i_2_n_0
    SLICE_X62Y100        FDRE                                         r  nolabel_line281/csi_ctrl_num_lines_to_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.937     1.014    nolabel_line281/mipi_fifo_clk
    SLICE_X62Y100        FDRE                                         r  nolabel_line281/csi_ctrl_num_lines_to_tx_reg[5]/C
                         clock pessimism              0.000     1.014    
                         clock uncertainty            0.215     1.229    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.120     1.349    nolabel_line281/csi_ctrl_num_lines_to_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line281/R_csi_data_type_regd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.976%)  route 0.187ns (57.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X67Y102        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_data_type_reg[2]/Q
                         net (fo=3, routed)           0.187     2.022    nolabel_line281/R_csi_data_type[2]
    SLICE_X65Y99         FDRE                                         r  nolabel_line281/R_csi_data_type_regd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.851     0.928    nolabel_line281/mipi_fifo_clk
    SLICE_X65Y99         FDRE                                         r  nolabel_line281/R_csi_data_type_regd_reg[2]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.215     1.143    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.071     1.214    nolabel_line281/R_csi_data_type_regd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.479%)  route 0.252ns (57.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.319     1.691    nolabel_line105/cfg_bram_clk
    SLICE_X81Y104        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.141     1.832 r  nolabel_line105/R_csi_line_count_reg[4]/Q
                         net (fo=3, routed)           0.252     2.083    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[44]
    SLICE_X63Y106        LUT2 (Prop_lut2_I0_O)        0.045     2.128 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_121/O
                         net (fo=1, routed)           0.000     2.128    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[4]
    SLICE_X63Y106        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.936     1.013    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X63Y106        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000     1.013    
                         clock uncertainty            0.215     1.228    
    SLICE_X63Y106        FDRE (Hold_fdre_C_D)         0.091     1.319    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.227ns (48.352%)  route 0.242ns (51.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.320     1.692    nolabel_line105/cfg_bram_clk
    SLICE_X81Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.128     1.820 r  nolabel_line105/R_csi_line_count_reg[3]/Q
                         net (fo=3, routed)           0.242     2.062    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[43]
    SLICE_X66Y106        LUT2 (Prop_lut2_I0_O)        0.099     2.161 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_122/O
                         net (fo=1, routed)           0.000     2.161    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[3]
    SLICE_X66Y106        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.936     1.013    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X66Y106        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000     1.013    
                         clock uncertainty            0.215     1.228    
    SLICE_X66Y106        FDRE (Hold_fdre_C_D)         0.121     1.349    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.462%)  route 0.231ns (52.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X66Y104        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/R_csi_data_type_reg[4]/Q
                         net (fo=3, routed)           0.231     2.088    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[50]
    SLICE_X67Y108        LUT2 (Prop_lut2_I0_O)        0.045     2.133 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_115/O
                         net (fo=1, routed)           0.000     2.133    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[4]
    SLICE_X67Y108        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.935     1.012    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X67Y108        FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000     1.012    
                         clock uncertainty            0.215     1.227    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.092     1.319    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.814    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.440ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.440ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.457ns  (logic 0.456ns (31.289%)  route 1.001ns (68.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X51Y144        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.001     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X55Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X55Y143        FDCE (Setup_fdce_C_D)       -0.103    32.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.897    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                 31.440    

Slack (MET) :             31.583ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.314ns  (logic 0.518ns (39.415%)  route 0.796ns (60.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X66Y136        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.796     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X64Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y138        FDCE (Setup_fdce_C_D)       -0.103    32.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.897    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                 31.583    

Slack (MET) :             31.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.256ns  (logic 0.456ns (36.294%)  route 0.800ns (63.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y145                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X51Y145        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.800     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X51Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y143        FDCE (Setup_fdce_C_D)       -0.105    32.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.895    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                 31.639    

Slack (MET) :             31.665ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.277ns  (logic 0.456ns (35.704%)  route 0.821ns (64.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X67Y137        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.821     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X66Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X66Y138        FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -1.277    
  -------------------------------------------------------------------
                         slack                                 31.665    

Slack (MET) :             31.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.916ns  (logic 0.419ns (45.736%)  route 0.497ns (54.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X67Y137        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.497     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X66Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X66Y138        FDCE (Setup_fdce_C_D)       -0.216    32.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.784    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 31.868    

Slack (MET) :             31.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.857ns  (logic 0.419ns (48.881%)  route 0.438ns (51.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y145                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X51Y145        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.438     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X52Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y145        FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 31.878    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.215%)  route 0.599ns (56.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X67Y137        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.599     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X66Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X66Y137        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             32.014ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.891ns  (logic 0.456ns (51.154%)  route 0.435ns (48.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y145                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X51Y145        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.435     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X52Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y145        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                 32.014    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack       -3.751ns,  Total Violation      -15.782ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.751ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.518ns (34.056%)  route 1.003ns (65.944%))
  Logic Levels:           0  
  Clock Path Skew:        -2.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        2.228     2.493    nolabel_line281/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line281/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.886     3.915    nolabel_line281/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X100Y114       FDRE                                         r  nolabel_line281/mipi_csi0/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y114       FDRE (Prop_fdre_C_Q)         0.518     4.433 r  nolabel_line281/mipi_csi0/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           1.003     5.436    nolabel_line281/mipi_csi0/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     2.446    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     1.686    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.686    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                 -3.751    

Slack (VIOLATED) :        -2.998ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/mod_clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.642ns (36.154%)  route 1.134ns (63.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.136ns = ( 0.969 - 0.833 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           1.653     1.656    nolabel_line281/mipi_csi0/mod_clk_I_in
    SLICE_X50Y46         FDRE                                         r  nolabel_line281/mipi_csi0/mod_clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518     2.174 r  nolabel_line281/mipi_csi0/mod_clk_div_reg[0]/Q
                         net (fo=4, routed)           0.530     2.704    nolabel_line281/mipi_csi0/mod_clk_div[0]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.828 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div_i_1/O
                         net (fo=1, routed)           0.604     3.432    nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div_i_1_n_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     2.446    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/I0
                         clock pessimism             -0.174     0.795    
                         clock uncertainty           -0.187     0.608    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     0.434    nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -3.432    
  -------------------------------------------------------------------
                         slack                                 -2.998    

Slack (VIOLATED) :        -1.884ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.456ns (29.015%)  route 1.116ns (70.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.972     2.222    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X97Y115        FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDRE (Prop_fdre_C_Q)         0.456     2.678 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           1.116     3.794    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     2.446    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625     1.910    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -3.794    
  -------------------------------------------------------------------
                         slack                                 -1.884    

Slack (VIOLATED) :        -1.883ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.456ns (29.033%)  route 1.115ns (70.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.972     2.222    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X97Y115        FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDRE (Prop_fdre_C_Q)         0.456     2.678 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           1.115     3.793    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     2.446    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     1.910    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                 -1.883    

Slack (VIOLATED) :        -1.783ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.456ns (31.002%)  route 1.015ns (68.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.972     2.222    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X97Y115        FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDRE (Prop_fdre_C_Q)         0.456     2.678 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           1.015     3.693    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     2.446    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     1.910    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                 -1.783    

Slack (VIOLATED) :        -1.781ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.456ns (31.053%)  route 1.012ns (68.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.972     2.222    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X97Y115        FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDRE (Prop_fdre_C_Q)         0.456     2.678 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           1.012     3.690    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     2.446    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625     1.910    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 -1.781    

Slack (VIOLATED) :        -1.702ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/enz_3_INST_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.456ns (54.611%)  route 0.379ns (45.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 2.672 - 0.833 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          2.055     2.305    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line281/mipi_csi0/enz_3_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line281/mipi_csi0/enz_3_INST_0/Q
                         net (fo=5, routed)           0.379     3.140    nolabel_line281/mipi_csi0/enz_3
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     2.446    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     2.672    nolabel_line281/mipi_csi0/mod_clk_Q_in
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     2.498    
                         clock uncertainty           -0.187     2.311    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.873     1.438    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.438    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                 -1.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.498ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/enz_3_INST_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.965%)  route 0.195ns (58.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 1.821 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     3.930    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.716     4.107    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line281/mipi_csi0/enz_3_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line281/mipi_csi0/enz_3_INST_0/Q
                         net (fo=5, routed)           0.195     4.443    nolabel_line281/mipi_csi0/enz_3
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.697    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     1.821    nolabel_line281/mipi_csi0/mod_clk_Q_in
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     1.871    
                         clock uncertainty            0.187     2.059    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.113     1.946    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           4.443    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.506ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.638ns  (logic 0.164ns (25.704%)  route 0.474ns (74.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 4.548 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     3.930    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     3.377    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.403 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.768     4.171    nolabel_line281/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.092     4.263 r  nolabel_line281/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.285     4.548    nolabel_line281/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X100Y114       FDRE                                         r  nolabel_line281/mipi_csi0/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y114       FDRE (Prop_fdre_C_Q)         0.164     4.712 r  nolabel_line281/mipi_csi0/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.474     5.186    nolabel_line281/mipi_csi0/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.697    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.680    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           5.186    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.580ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.982%)  route 0.500ns (78.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.745ns = ( 4.078 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     3.930    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.687     4.078    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X97Y115        FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDRE (Prop_fdre_C_Q)         0.141     4.219 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.500     4.720    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.697    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.140    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.720    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.584ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.864%)  route 0.504ns (78.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.745ns = ( 4.078 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     3.930    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.687     4.078    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X97Y115        FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDRE (Prop_fdre_C_Q)         0.141     4.219 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.504     4.723    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.697    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.140    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.723    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.596ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.441%)  route 0.517ns (78.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.745ns = ( 4.078 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     3.930    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.687     4.078    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X97Y115        FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDRE (Prop_fdre_C_Q)         0.141     4.219 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.517     4.736    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.697    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.140    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.736    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.619ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.681ns  (logic 0.141ns (20.717%)  route 0.540ns (79.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.745ns = ( 4.078 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     3.930    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.687     4.078    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X97Y115        FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDRE (Prop_fdre_C_Q)         0.141     4.219 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.540     4.759    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.697    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.140    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.759    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             3.188ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/mod_clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.562ns  (logic 0.246ns (43.754%)  route 0.316ns (56.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns = ( 0.868 - 0.833 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 3.891 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     3.930    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.556     3.891    nolabel_line281/mipi_csi0/mod_clk_I_in
    SLICE_X50Y46         FDRE                                         r  nolabel_line281/mipi_csi0/mod_clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.148     4.039 f  nolabel_line281/mipi_csi0/mod_clk_div_reg[1]/Q
                         net (fo=3, routed)           0.086     4.124    nolabel_line281/mipi_csi0/mod_clk_div[1]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.098     4.222 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div_i_1/O
                         net (fo=1, routed)           0.231     4.453    nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div_i_1_n_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.697    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/I0
                         clock pessimism              0.050     0.918    
                         clock uncertainty            0.187     1.106    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.265    nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           4.453    
  -------------------------------------------------------------------
                         slack                                  3.188    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.773ns (22.222%)  route 2.706ns (77.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.696     2.990    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y50         FDPE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.937     4.405    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y47         LUT3 (Prop_lut3_I2_O)        0.295     4.700 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.769     6.469    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X31Y53         FDCE                                         f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.525     8.329    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X31Y53         FDCE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.229     8.558    
                         clock uncertainty           -0.092     8.466    
    SLICE_X31Y53         FDCE (Recov_fdce_C_CLR)     -0.405     8.061    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.773ns (22.222%)  route 2.706ns (77.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.696     2.990    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y50         FDPE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.937     4.405    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y47         LUT3 (Prop_lut3_I2_O)        0.295     4.700 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.769     6.469    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X31Y53         FDCE                                         f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.525     8.329    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X31Y53         FDCE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.229     8.558    
                         clock uncertainty           -0.092     8.466    
    SLICE_X31Y53         FDCE (Recov_fdce_C_CLR)     -0.405     8.061    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.773ns (22.222%)  route 2.706ns (77.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.696     2.990    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y50         FDPE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.937     4.405    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y47         LUT3 (Prop_lut3_I2_O)        0.295     4.700 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.769     6.469    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X31Y53         FDCE                                         f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.525     8.329    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X31Y53         FDCE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.229     8.558    
                         clock uncertainty           -0.092     8.466    
    SLICE_X31Y53         FDCE (Recov_fdce_C_CLR)     -0.405     8.061    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.773ns (22.222%)  route 2.706ns (77.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.696     2.990    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y50         FDPE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.937     4.405    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y47         LUT3 (Prop_lut3_I2_O)        0.295     4.700 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.769     6.469    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X31Y53         FDCE                                         f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.525     8.329    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X31Y53         FDCE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.229     8.558    
                         clock uncertainty           -0.092     8.466    
    SLICE_X31Y53         FDCE (Recov_fdce_C_CLR)     -0.405     8.061    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.773ns (22.222%)  route 2.706ns (77.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.696     2.990    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y50         FDPE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.937     4.405    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y47         LUT3 (Prop_lut3_I2_O)        0.295     4.700 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.769     6.469    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X31Y53         FDCE                                         f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.525     8.329    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X31Y53         FDCE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.229     8.558    
                         clock uncertainty           -0.092     8.466    
    SLICE_X31Y53         FDCE (Recov_fdce_C_CLR)     -0.405     8.061    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.773ns (22.222%)  route 2.706ns (77.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.696     2.990    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y50         FDPE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.937     4.405    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y47         LUT3 (Prop_lut3_I2_O)        0.295     4.700 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.769     6.469    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X31Y53         FDCE                                         f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.525     8.329    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X31Y53         FDCE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.229     8.558    
                         clock uncertainty           -0.092     8.466    
    SLICE_X31Y53         FDCE (Recov_fdce_C_CLR)     -0.405     8.061    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.773ns (22.222%)  route 2.706ns (77.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.696     2.990    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y50         FDPE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.937     4.405    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y47         LUT3 (Prop_lut3_I2_O)        0.295     4.700 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.769     6.469    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X30Y53         FDCE                                         f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.525     8.329    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X30Y53         FDCE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.229     8.558    
                         clock uncertainty           -0.092     8.466    
    SLICE_X30Y53         FDCE (Recov_fdce_C_CLR)     -0.361     8.105    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.773ns (22.222%)  route 2.706ns (77.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.696     2.990    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y50         FDPE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.937     4.405    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y47         LUT3 (Prop_lut3_I2_O)        0.295     4.700 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.769     6.469    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X30Y53         FDPE                                         f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.525     8.329    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X30Y53         FDPE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.229     8.558    
                         clock uncertainty           -0.092     8.466    
    SLICE_X30Y53         FDPE (Recov_fdpe_C_PRE)     -0.361     8.105    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.773ns (22.222%)  route 2.706ns (77.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.696     2.990    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y50         FDPE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.937     4.405    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y47         LUT3 (Prop_lut3_I2_O)        0.295     4.700 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.769     6.469    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X30Y53         FDCE                                         f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.525     8.329    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X30Y53         FDCE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.229     8.558    
                         clock uncertainty           -0.092     8.466    
    SLICE_X30Y53         FDCE (Recov_fdce_C_CLR)     -0.361     8.105    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.773ns (22.222%)  route 2.706ns (77.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.696     2.990    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y50         FDPE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDPE (Prop_fdpe_C_Q)         0.478     3.468 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.937     4.405    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y47         LUT3 (Prop_lut3_I2_O)        0.295     4.700 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.769     6.469    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X31Y53         FDPE                                         f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.525     8.329    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X31Y53         FDPE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.229     8.558    
                         clock uncertainty           -0.092     8.466    
    SLICE_X31Y53         FDPE (Recov_fdpe_C_PRE)     -0.359     8.107    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.227ns (42.350%)  route 0.309ns (57.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.594     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y39         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDPE (Prop_fdpe_C_Q)         0.128     1.058 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     1.184    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.182     1.466    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X12Y40         FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.230    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X12Y40         FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.227ns (42.350%)  route 0.309ns (57.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.594     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y39         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDPE (Prop_fdpe_C_Q)         0.128     1.058 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     1.184    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.182     1.466    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X12Y40         FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.230    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X12Y40         FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.227ns (42.350%)  route 0.309ns (57.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.594     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y39         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDPE (Prop_fdpe_C_Q)         0.128     1.058 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     1.184    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.182     1.466    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X12Y40         FDPE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.230    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X12Y40         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X12Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     0.876    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.227ns (42.350%)  route 0.309ns (57.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.594     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y39         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDPE (Prop_fdpe_C_Q)         0.128     1.058 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     1.184    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.182     1.466    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X12Y40         FDPE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.230    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X12Y40         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X12Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     0.876    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.227ns (42.350%)  route 0.309ns (57.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.594     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y39         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDPE (Prop_fdpe_C_Q)         0.128     1.058 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     1.184    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.182     1.466    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X12Y40         FDPE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.230    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X12Y40         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X12Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     0.876    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.227ns (42.350%)  route 0.309ns (57.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.594     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y39         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDPE (Prop_fdpe_C_Q)         0.128     1.058 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     1.184    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.182     1.466    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/RD_RST
    SLICE_X12Y40         FDPE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.230    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/RD_CLK
    SLICE_X12Y40         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X12Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     0.876    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.227ns (42.350%)  route 0.309ns (57.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.594     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y39         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDPE (Prop_fdpe_C_Q)         0.128     1.058 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     1.184    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.182     1.466    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/RD_RST
    SLICE_X12Y40         FDPE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.230    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/RD_CLK
    SLICE_X12Y40         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X12Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     0.876    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.893%)  route 0.561ns (75.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.592     0.928    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X25Y47         FDRE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.158     1.227    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X25Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.272 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.403     1.675    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/RD_RST
    SLICE_X27Y55         FDPE                                         f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.843     1.209    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/RD_CLK
    SLICE_X27Y55         FDPE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.030     1.179    
    SLICE_X27Y55         FDPE (Remov_fdpe_C_PRE)     -0.095     1.084    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.227ns (38.016%)  route 0.370ns (61.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.594     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y39         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDPE (Prop_fdpe_C_Q)         0.128     1.058 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     1.184    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.244     1.527    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X12Y41         FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.230    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X12Y41         FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X12Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.227ns (38.016%)  route 0.370ns (61.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.594     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y39         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDPE (Prop_fdpe_C_Q)         0.128     1.058 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     1.184    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.244     1.527    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/RST_FULL_FF
    SLICE_X12Y41         FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     1.230    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/WR_CLK
    SLICE_X12Y41         FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X12Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.647    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.456ns (18.595%)  route 1.996ns (81.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 5.290 - 3.333 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.908     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X57Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.456     2.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.996     4.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.716     5.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.156     5.446    
                         clock uncertainty           -0.067     5.379    
    SLICE_X60Y141        FDCE (Recov_fdce_C_CLR)     -0.405     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.456ns (18.628%)  route 1.992ns (81.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 5.290 - 3.333 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.908     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X57Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.456     2.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.992     4.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.716     5.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.156     5.446    
                         clock uncertainty           -0.067     5.379    
    SLICE_X61Y141        FDCE (Recov_fdce_C_CLR)     -0.405     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.456ns (18.880%)  route 1.959ns (81.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 5.291 - 3.333 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.908     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X57Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.456     2.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.959     4.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.717     5.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.156     5.447    
                         clock uncertainty           -0.067     5.380    
    SLICE_X60Y143        FDCE (Recov_fdce_C_CLR)     -0.405     4.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.456ns (18.880%)  route 1.959ns (81.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 5.291 - 3.333 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.908     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X57Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.456     2.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.959     4.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.717     5.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.156     5.447    
                         clock uncertainty           -0.067     5.380    
    SLICE_X60Y143        FDCE (Recov_fdce_C_CLR)     -0.405     4.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.456ns (20.091%)  route 1.814ns (79.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 5.290 - 3.333 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.908     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X57Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.456     2.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.814     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.716     5.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.156     5.446    
                         clock uncertainty           -0.067     5.379    
    SLICE_X60Y142        FDCE (Recov_fdce_C_CLR)     -0.405     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.456ns (20.091%)  route 1.814ns (79.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 5.290 - 3.333 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.908     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X57Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.456     2.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.814     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.716     5.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.156     5.446    
                         clock uncertainty           -0.067     5.379    
    SLICE_X60Y142        FDCE (Recov_fdce_C_CLR)     -0.405     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.456ns (20.091%)  route 1.814ns (79.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 5.290 - 3.333 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.908     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X57Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.456     2.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.814     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.716     5.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.156     5.446    
                         clock uncertainty           -0.067     5.379    
    SLICE_X60Y142        FDCE (Recov_fdce_C_CLR)     -0.405     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.456ns (20.091%)  route 1.814ns (79.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 5.290 - 3.333 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.908     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X57Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.456     2.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.814     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.716     5.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.156     5.446    
                         clock uncertainty           -0.067     5.379    
    SLICE_X60Y142        FDCE (Recov_fdce_C_CLR)     -0.405     4.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.456ns (21.940%)  route 1.622ns (78.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 5.291 - 3.333 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.908     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X57Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.456     2.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.622     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.717     5.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.156     5.447    
                         clock uncertainty           -0.067     5.380    
    SLICE_X60Y145        FDCE (Recov_fdce_C_CLR)     -0.405     4.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.456ns (21.940%)  route 1.622ns (78.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 5.291 - 3.333 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.908     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X57Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.456     2.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.622     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        1.717     5.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.156     5.447    
                         clock uncertainty           -0.067     5.380    
    SLICE_X60Y145        FDCE (Recov_fdce_C_CLR)     -0.405     4.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  0.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.591%)  route 0.182ns (56.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.662     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y142        FDCE (Prop_fdce_C_Q)         0.141     0.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.182     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X62Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.935     1.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X62Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.267     0.745    
    SLICE_X62Y142        FDCE (Remov_fdce_C_CLR)     -0.067     0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.636     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDPE (Prop_fdpe_C_Q)         0.128     0.834 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.124     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X52Y147        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.909     0.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.263     0.723    
    SLICE_X52Y147        FDPE (Remov_fdpe_C_PRE)     -0.149     0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.374%)  route 0.170ns (54.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.636     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDPE (Prop_fdpe_C_Q)         0.141     0.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.908     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X51Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.263     0.722    
    SLICE_X51Y143        FDCE (Remov_fdce_C_CLR)     -0.092     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.374%)  route 0.170ns (54.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.636     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDPE (Prop_fdpe_C_Q)         0.141     0.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.908     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X51Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.263     0.722    
    SLICE_X51Y143        FDCE (Remov_fdce_C_CLR)     -0.092     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.374%)  route 0.170ns (54.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.636     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDPE (Prop_fdpe_C_Q)         0.141     0.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.908     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.263     0.722    
    SLICE_X51Y143        FDCE (Remov_fdce_C_CLR)     -0.092     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.374%)  route 0.170ns (54.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.636     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDPE (Prop_fdpe_C_Q)         0.141     0.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.908     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.263     0.722    
    SLICE_X51Y143        FDCE (Remov_fdce_C_CLR)     -0.092     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.374%)  route 0.170ns (54.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.636     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDPE (Prop_fdpe_C_Q)         0.141     0.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.908     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.263     0.722    
    SLICE_X51Y143        FDCE (Remov_fdce_C_CLR)     -0.092     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.374%)  route 0.170ns (54.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.636     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDPE (Prop_fdpe_C_Q)         0.141     0.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.908     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.263     0.722    
    SLICE_X51Y143        FDCE (Remov_fdce_C_CLR)     -0.092     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.975%)  route 0.181ns (55.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.666     0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDPE (Prop_fdpe_C_Q)         0.148     0.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.181     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y141        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.939     1.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.245     0.771    
    SLICE_X81Y141        FDPE (Remov_fdpe_C_PRE)     -0.148     0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.540%)  route 0.256ns (64.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.663     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDCE (Prop_fdce_C_Q)         0.141     0.874 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.256     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X62Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7618, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4517, routed)        0.936     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X62Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.264     0.749    
    SLICE_X62Y144        FDCE (Remov_fdce_C_CLR)     -0.067     0.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.448    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.752ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.058ns (18.401%)  route 4.692ns (81.599%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.909     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.456     4.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X80Y134        LUT6 (Prop_lut6_I4_O)        0.124     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.288     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y130        LUT4 (Prop_lut4_I3_O)        0.152     7.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.529     9.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y144        LUT1 (Prop_lut1_I0_O)        0.326     9.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.473    37.401    
                         clock uncertainty           -0.035    37.366    
    SLICE_X67Y148        FDCE (Recov_fdce_C_CLR)     -0.405    36.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.752    

Slack (MET) :             26.752ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.058ns (18.401%)  route 4.692ns (81.599%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.909     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.456     4.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X80Y134        LUT6 (Prop_lut6_I4_O)        0.124     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.288     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y130        LUT4 (Prop_lut4_I3_O)        0.152     7.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.529     9.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y144        LUT1 (Prop_lut1_I0_O)        0.326     9.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.473    37.401    
                         clock uncertainty           -0.035    37.366    
    SLICE_X67Y148        FDCE (Recov_fdce_C_CLR)     -0.405    36.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.752    

Slack (MET) :             26.752ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.058ns (18.401%)  route 4.692ns (81.599%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.909     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.456     4.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X80Y134        LUT6 (Prop_lut6_I4_O)        0.124     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.288     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y130        LUT4 (Prop_lut4_I3_O)        0.152     7.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.529     9.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y144        LUT1 (Prop_lut1_I0_O)        0.326     9.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.473    37.401    
                         clock uncertainty           -0.035    37.366    
    SLICE_X67Y148        FDCE (Recov_fdce_C_CLR)     -0.405    36.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.752    

Slack (MET) :             26.752ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.058ns (18.401%)  route 4.692ns (81.599%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.909     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.456     4.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X80Y134        LUT6 (Prop_lut6_I4_O)        0.124     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.288     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y130        LUT4 (Prop_lut4_I3_O)        0.152     7.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.529     9.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y144        LUT1 (Prop_lut1_I0_O)        0.326     9.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.473    37.401    
                         clock uncertainty           -0.035    37.366    
    SLICE_X67Y148        FDCE (Recov_fdce_C_CLR)     -0.405    36.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.752    

Slack (MET) :             26.752ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.058ns (18.401%)  route 4.692ns (81.599%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.909     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.456     4.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X80Y134        LUT6 (Prop_lut6_I4_O)        0.124     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.288     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y130        LUT4 (Prop_lut4_I3_O)        0.152     7.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.529     9.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y144        LUT1 (Prop_lut1_I0_O)        0.326     9.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.473    37.401    
                         clock uncertainty           -0.035    37.366    
    SLICE_X67Y148        FDCE (Recov_fdce_C_CLR)     -0.405    36.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.752    

Slack (MET) :             26.752ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.058ns (18.401%)  route 4.692ns (81.599%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.909     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.456     4.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X80Y134        LUT6 (Prop_lut6_I4_O)        0.124     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.288     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y130        LUT4 (Prop_lut4_I3_O)        0.152     7.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.529     9.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y144        LUT1 (Prop_lut1_I0_O)        0.326     9.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.473    37.401    
                         clock uncertainty           -0.035    37.366    
    SLICE_X67Y148        FDCE (Recov_fdce_C_CLR)     -0.405    36.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.752    

Slack (MET) :             26.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.058ns (18.401%)  route 4.692ns (81.599%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.909     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.456     4.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X80Y134        LUT6 (Prop_lut6_I4_O)        0.124     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.288     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y130        LUT4 (Prop_lut4_I3_O)        0.152     7.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.529     9.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y144        LUT1 (Prop_lut1_I0_O)        0.326     9.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.473    37.401    
                         clock uncertainty           -0.035    37.366    
    SLICE_X66Y148        FDCE (Recov_fdce_C_CLR)     -0.319    37.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.047    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.838    

Slack (MET) :             26.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.058ns (18.401%)  route 4.692ns (81.599%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.909     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.456     4.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X80Y134        LUT6 (Prop_lut6_I4_O)        0.124     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.288     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y130        LUT4 (Prop_lut4_I3_O)        0.152     7.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.529     9.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y144        LUT1 (Prop_lut1_I0_O)        0.326     9.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.473    37.401    
                         clock uncertainty           -0.035    37.366    
    SLICE_X66Y148        FDCE (Recov_fdce_C_CLR)     -0.319    37.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.047    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.838    

Slack (MET) :             26.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.058ns (18.401%)  route 4.692ns (81.599%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.909     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.456     4.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X80Y134        LUT6 (Prop_lut6_I4_O)        0.124     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.288     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y130        LUT4 (Prop_lut4_I3_O)        0.152     7.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.529     9.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y144        LUT1 (Prop_lut1_I0_O)        0.326     9.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.473    37.401    
                         clock uncertainty           -0.035    37.366    
    SLICE_X66Y148        FDCE (Recov_fdce_C_CLR)     -0.319    37.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.047    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.838    

Slack (MET) :             26.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.058ns (18.401%)  route 4.692ns (81.599%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.909     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.456     4.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X80Y134        LUT6 (Prop_lut6_I4_O)        0.124     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.288     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y130        LUT4 (Prop_lut4_I3_O)        0.152     7.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.529     9.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y144        LUT1 (Prop_lut1_I0_O)        0.326     9.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.473    37.401    
                         clock uncertainty           -0.035    37.366    
    SLICE_X66Y148        FDCE (Recov_fdce_C_CLR)     -0.319    37.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.047    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.397%)  route 0.242ns (59.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.637     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.242     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.153     2.023    
    SLICE_X49Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.397%)  route 0.242ns (59.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.637     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.242     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.153     2.023    
    SLICE_X49Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.397%)  route 0.242ns (59.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.637     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.242     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.153     2.023    
    SLICE_X49Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.397%)  route 0.242ns (59.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.637     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.242     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y145        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.153     2.023    
    SLICE_X49Y145        FDPE (Remov_fdpe_C_PRE)     -0.095     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.397%)  route 0.242ns (59.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.637     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.242     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y145        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.153     2.023    
    SLICE_X49Y145        FDPE (Remov_fdpe_C_PRE)     -0.095     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.968%)  route 0.246ns (60.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.637     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.246     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.153     2.023    
    SLICE_X48Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.968%)  route 0.246ns (60.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.637     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.246     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.153     2.023    
    SLICE_X48Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.968%)  route 0.246ns (60.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.637     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.246     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.153     2.023    
    SLICE_X48Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.968%)  route 0.246ns (60.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.637     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.246     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.153     2.023    
    SLICE_X48Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.968%)  route 0.246ns (60.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.637     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.246     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.153     2.023    
    SLICE_X48Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.236    





