Instruction latencies and throughput for AMD and Intel x86 processors:

https://gmplib.org/~tege/x86-timing.pdf

Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD, and VIA CPUs:

https://www.agner.org/optimize/instruction_tables.pdf

LATENCY, THROUGHPUT, AND PORT USAGE INFORMATION of X86: 

https://uops.info/

Performance speed limits：

https://travisdowns.github.io/blog/2019/06/11/speed-limits.html

How are x86 uops scheduled, exactly?：

https://stackoverflow.com/questions/40681331/how-are-x86-uops-scheduled-exactly

Measuring Reorder Buffer Capacity:

http://blog.stuffedcow.net/2013/05/measuring-rob-capacity/


https://stackoverflow.com/questions/50984007/what-exactly-happens-when-a-skylake-cpu-mispredicts-a-branch

Intel Ivy Bridge Cache Replacement Policy:

http://blog.stuffedcow.net/2013/01/ivb-cache-replacement/


The cost of conditional moves and branches:

https://kristerw.blogspot.com/2017/03/the-cost-of-conditional-moves-and.html
