Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 666ee700267a4c2293ac6f397022a0df --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.uart_parity_gen(p_DATA_WIDTH=8)
Compiling module xil_defaultlib.uart_tx(p_DATA_WIDTH=8,p_BAUD_CT...
Compiling architecture uart_tx_tb_arch of entity xil_defaultlib.uart_tx_tb
Built simulation snapshot uart_tx_tb_behav
