module lab7_g7_p2(input logic clk, reset,
// yazma portlar?
input logic we,
input logic [4:0] waddr,
input logic [31:0] wbdata,
// okuma portlar?
input logic [4:0] rs1,
input logic [4:0] rs2,
output logic [31:0] rs1_data,
output logic [31:0] rs2_data);

logic [31:0] mem[0:7];

always_ff @(posedge clk)
begin
if(!reset)
begin
mem[waddr] <= 0;
end
else if(we)
begin
mem[waddr] <= wbdata;
end
end


always_comb
begin
rs1_data = mem[rs1];
rs2_data = mem[rs2];
end

endmodule