--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml SPI_SDIO.twx SPI_SDIO.ncd -o SPI_SDIO.twr SPI_SDIO.pcf

Design file:              SPI_SDIO.ncd
Physical constraint file: SPI_SDIO.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_SYS
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Data_In<0>  |   -0.554(R)|      FAST  |    2.476(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<1>  |   -0.430(R)|      FAST  |    2.315(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<2>  |   -0.496(R)|      FAST  |    2.384(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<3>  |   -0.523(R)|      FAST  |    2.413(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<4>  |   -0.556(R)|      FAST  |    2.489(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<5>  |   -0.563(R)|      FAST  |    2.467(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<6>  |   -0.556(R)|      FAST  |    2.476(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<7>  |   -0.606(R)|      FAST  |    2.547(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<8>  |   -0.625(R)|      FAST  |    2.570(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<9>  |   -0.627(R)|      FAST  |    2.556(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<10> |   -0.623(R)|      FAST  |    2.543(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<11> |   -0.691(R)|      FAST  |    2.623(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<12> |   -0.687(R)|      FAST  |    2.618(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<13> |   -0.668(R)|      FAST  |    2.611(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<14> |   -0.672(R)|      FAST  |    2.623(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<15> |   -0.665(R)|      FAST  |    2.603(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<16> |   -0.439(R)|      FAST  |    2.290(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<17> |   -0.596(R)|      FAST  |    2.500(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<18> |   -0.417(R)|      FAST  |    2.281(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<19> |   -0.626(R)|      FAST  |    2.573(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<20> |   -0.560(R)|      FAST  |    2.479(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<21> |   -0.581(R)|      FAST  |    2.510(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<22> |   -0.517(R)|      FAST  |    2.415(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Data_In<23> |   -0.485(R)|      FAST  |    2.361(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
Start       |   -0.644(R)|      FAST  |    2.605(R)|      SLOW  |CLK_SYS_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK_SYS to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CS_n        |         7.556(R)|      SLOW  |         3.103(R)|      FAST  |CLK_SYS_BUFGP     |   0.000|
RW_CTL      |         7.906(R)|      SLOW  |         3.279(R)|      FAST  |CLK_SYS_BUFGP     |   0.000|
SDIO        |         8.235(R)|      SLOW  |         3.093(R)|      FAST  |CLK_SYS_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_SYS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_SYS        |    2.022|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan 25 09:40:12 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5005 MB



