// Seed: 1979134402
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri id_8,
    input uwire id_9,
    output supply1 id_10,
    output supply1 id_11
);
  logic id_13;
  ;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output wor id_2,
    output wor id_3,
    input wor id_4,
    input supply1 id_5,
    output wor id_6,
    input uwire id_7,
    output wor id_8
);
  assign id_2 = -1;
  integer id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_1,
      id_8,
      id_5,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2
  );
  wire  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ;
endmodule
