{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694257125963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694257125964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 09 18:58:45 2023 " "Processing started: Sat Sep 09 18:58:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694257125964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694257125964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FourBitAdder -c FourBitAdder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FourBitAdder -c FourBitAdder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694257125964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694257126744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694257126744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshr/onedrive/desktop/university of san carlos/usc year 3 - sem 1/hdl/laboratories/le2/quartus/le2_fulladder/tb_fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshr/onedrive/desktop/university of san carlos/usc year 3 - sem 1/hdl/laboratories/le2/quartus/le2_fulladder/tb_fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FullAdder " "Found entity 1: tb_FullAdder" {  } { { "../LE2_FullAdder/tb_FullAdder.v" "" { Text "C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE2/Quartus/LE2_FullAdder/tb_FullAdder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694257144417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694257144417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshr/onedrive/desktop/university of san carlos/usc year 3 - sem 1/hdl/laboratories/le2/quartus/le2_fulladder/fulladder.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/joshr/onedrive/desktop/university of san carlos/usc year 3 - sem 1/hdl/laboratories/le2/quartus/le2_fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../LE2_FullAdder/FullAdder.v" "" { Text "C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE2/Quartus/LE2_FullAdder/FullAdder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694257144423 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder " "Found entity 2: FullAdder" {  } { { "../LE2_FullAdder/FullAdder.v" "" { Text "C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE2/Quartus/LE2_FullAdder/FullAdder.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694257144423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694257144423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.v" "" { Text "C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE2/Quartus/LE2_4BitAdder/FourBitAdder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694257144427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694257144427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fourbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fourbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FourBitAdder " "Found entity 1: tb_FourBitAdder" {  } { { "tb_FourBitAdder.v" "" { Text "C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE2/Quartus/LE2_4BitAdder/tb_FourBitAdder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694257144430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694257144430 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S FourBitAdder.v(8) " "Verilog HDL error at FourBitAdder.v(8): object \"S\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FourBitAdder.v" "" { Text "C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE2/Quartus/LE2_4BitAdder/FourBitAdder.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1694257144431 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S FourBitAdder.v(16) " "Verilog HDL error at FourBitAdder.v(16): object \"S\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FourBitAdder.v" "" { Text "C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE2/Quartus/LE2_4BitAdder/FourBitAdder.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1694257144432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S FourBitAdder.v(17) " "Verilog HDL error at FourBitAdder.v(17): object \"S\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FourBitAdder.v" "" { Text "C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE2/Quartus/LE2_4BitAdder/FourBitAdder.v" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1694257144432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S FourBitAdder.v(18) " "Verilog HDL error at FourBitAdder.v(18): object \"S\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FourBitAdder.v" "" { Text "C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE2/Quartus/LE2_4BitAdder/FourBitAdder.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1694257144432 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S FourBitAdder.v(19) " "Verilog HDL error at FourBitAdder.v(19): object \"S\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FourBitAdder.v" "" { Text "C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE2/Quartus/LE2_4BitAdder/FourBitAdder.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1694257144432 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 5 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694257144488 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 09 18:59:04 2023 " "Processing ended: Sat Sep 09 18:59:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694257144488 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694257144488 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694257144488 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694257144488 ""}
