vunit olo_axi_lite_slave (olo_axi_lite_slave) {

    -- Default clock for PSL assertions
    default clock is rising_edge(Clk);

    -- Force a reset in the first clock cycle
    assume_initial_reset: assume Rst = '1';

    assert AxiDataWidth_g mod 8 = 0;

    assert isPower2(AxiDataWidth_g/8);

}
