read -sv run_verilog_mid/adder_32b_9_63_d2d922f95cfbedc07d0565ee5974b053.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_63_d2d922f95cfbedc07d0565ee5974b053_yosys.v
