(edif system_clock_generator_0_wrapper
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2013 5 31 17 53 52)
      (program "Xilinx ngc2edif" (version "P.49d"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure system_clock_generator_0_wrapper.ngc system_clock_generator_0_wrapper.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell PLL_ADV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN1
              (direction INPUT)
            )
            (port CLKIN2
              (direction INPUT)
            )
            (port CLKFBIN
              (direction INPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port CLKINSEL
              (direction INPUT)
            )
            (port DWE
              (direction INPUT)
            )
            (port DEN
              (direction INPUT)
            )
            (port DCLK
              (direction INPUT)
            )
            (port REL
              (direction INPUT)
            )
            (port CLKOUT0
              (direction OUTPUT)
            )
            (port CLKOUT1
              (direction OUTPUT)
            )
            (port CLKOUT2
              (direction OUTPUT)
            )
            (port CLKOUT3
              (direction OUTPUT)
            )
            (port CLKOUT4
              (direction OUTPUT)
            )
            (port CLKOUT5
              (direction OUTPUT)
            )
            (port CLKFBOUT
              (direction OUTPUT)
            )
            (port CLKOUTDCM0
              (direction OUTPUT)
            )
            (port CLKOUTDCM1
              (direction OUTPUT)
            )
            (port CLKOUTDCM2
              (direction OUTPUT)
            )
            (port CLKOUTDCM3
              (direction OUTPUT)
            )
            (port CLKOUTDCM4
              (direction OUTPUT)
            )
            (port CLKOUTDCM5
              (direction OUTPUT)
            )
            (port CLKFBDCM
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port DRDY
              (direction OUTPUT)
            )
            (port (array (rename DADDR "DADDR<4:0>") 5)
              (direction INPUT))
            (port (array (rename DI "DI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DO "DO<15:0>") 16)
              (direction OUTPUT))
          )
      )
    )
    (cell DCM_ADV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN
              (direction INPUT)
            )
            (port CLKFB
              (direction INPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port DWE
              (direction INPUT)
            )
            (port DEN
              (direction INPUT)
            )
            (port DCLK
              (direction INPUT)
            )
            (port CLK0
              (direction OUTPUT)
            )
            (port CLK90
              (direction OUTPUT)
            )
            (port CLK180
              (direction OUTPUT)
            )
            (port CLK270
              (direction OUTPUT)
            )
            (port CLK2X
              (direction OUTPUT)
            )
            (port CLK2X180
              (direction OUTPUT)
            )
            (port CLKDV
              (direction OUTPUT)
            )
            (port CLKFX
              (direction OUTPUT)
            )
            (port CLKFX180
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port DRDY
              (direction OUTPUT)
            )
            (port (array (rename DADDR "DADDR<6:0>") 7)
              (direction INPUT))
            (port (array (rename DI "DI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DO "DO<15:0>") 16)
              (direction OUTPUT))
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library system_clock_generator_0_wrapper_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell system_clock_generator_0_wrapper
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN
              (direction INPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port CLKOUT0
              (direction OUTPUT)
            )
            (port CLKOUT1
              (direction OUTPUT)
            )
            (port CLKOUT2
              (direction OUTPUT)
            )
            (port CLKOUT3
              (direction OUTPUT)
            )
            (port CLKOUT4
              (direction OUTPUT)
            )
            (port CLKOUT5
              (direction OUTPUT)
            )
            (port CLKOUT6
              (direction OUTPUT)
            )
            (port CLKOUT7
              (direction OUTPUT)
            )
            (port CLKOUT8
              (direction OUTPUT)
            )
            (port CLKOUT9
              (direction OUTPUT)
            )
            (port CLKOUT10
              (direction OUTPUT)
            )
            (port CLKOUT11
              (direction OUTPUT)
            )
            (port CLKOUT12
              (direction OUTPUT)
            )
            (port CLKOUT13
              (direction OUTPUT)
            )
            (port CLKOUT14
              (direction OUTPUT)
            )
            (port CLKFBOUT
              (direction OUTPUT)
            )
            (port CLKOUT15
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port CLKFBIN
              (direction INPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (designator "5vlx110tff1136-1")
            (property TYPE (string "system_clock_generator_0_wrapper") (owner "Xilinx"))
            (property X_CORE_INFO (string "clock_generator_v4_03_a") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "system_clock_generator_0_wrapper_system_clock_generator_0_wrapper") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst")
              (viewRef view_1 (cellRef PLL_ADV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:DADDR<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "35:OUTPUT:TEST<34:0>") (owner "Xilinx"))
              (property BANDWIDTH (string "OPTIMIZED") (owner "Xilinx"))
              (property CLKFBOUT_DESKEW_ADJUST (string "NONE") (owner "Xilinx"))
              (property CLKFBOUT_MULT (integer 10) (owner "Xilinx"))
              (property CLKFBOUT_PHASE (number 0) (owner "Xilinx"))
              (property CLKIN1_PERIOD (string "10.0000000000000000") (owner "Xilinx"))
              (property CLKIN2_PERIOD (string "10.0000000000000000") (owner "Xilinx"))
              (property CLKOUT0_DESKEW_ADJUST (string "NONE") (owner "Xilinx"))
              (property CLKOUT0_DIVIDE (integer 8) (owner "Xilinx"))
              (property CLKOUT0_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT0_PHASE (number (e 9 1)) (owner "Xilinx"))
              (property CLKOUT1_DESKEW_ADJUST (string "NONE") (owner "Xilinx"))
              (property CLKOUT1_DIVIDE (integer 8) (owner "Xilinx"))
              (property CLKOUT1_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT1_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT2_DESKEW_ADJUST (string "NONE") (owner "Xilinx"))
              (property CLKOUT2_DIVIDE (integer 5) (owner "Xilinx"))
              (property CLKOUT2_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT2_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT3_DESKEW_ADJUST (string "NONE") (owner "Xilinx"))
              (property CLKOUT3_DIVIDE (integer 16) (owner "Xilinx"))
              (property CLKOUT3_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT3_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT4_DESKEW_ADJUST (string "NONE") (owner "Xilinx"))
              (property CLKOUT4_DIVIDE (integer 40) (owner "Xilinx"))
              (property CLKOUT4_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT4_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT5_DESKEW_ADJUST (string "NONE") (owner "Xilinx"))
              (property CLKOUT5_DIVIDE (integer 10) (owner "Xilinx"))
              (property CLKOUT5_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT5_PHASE (number 0) (owner "Xilinx"))
              (property CLK_FEEDBACK (string "CLKFBOUT") (owner "Xilinx"))
              (property COMPENSATION (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property DIVCLK_DIVIDE (integer 1) (owner "Xilinx"))
              (property EN_REL (string "FALSE") (owner "Xilinx"))
              (property PLL_PMCD_MODE (string "FALSE") (owner "Xilinx"))
              (property REF_JITTER (number (e 1 -1)) (owner "Xilinx"))
              (property RESET_ON_LOSS_OF_LOCK (string "FALSE") (owner "Xilinx"))
              (property RST_DEASSERT_CLK (string "CLKIN1") (owner "Xilinx"))
              (property SIM_DEVICE (string "VIRTEX5") (owner "Xilinx"))
              (property PLL_CP_RES (integer 1) (owner "Xilinx"))
              (property PLL_PFD_DLY (integer 1) (owner "Xilinx"))
              (property PLL_PFD_CNTRL (integer 8) (owner "Xilinx"))
              (property PLL_LF_NEN (integer 3) (owner "Xilinx"))
              (property PLL_LF_PEN (integer 0) (owner "Xilinx"))
              (property PLL_CLKBURST_CNT (integer 0) (owner "Xilinx"))
              (property PLL_CLK0MX (integer 0) (owner "Xilinx"))
              (property PLL_CLK1MX (integer 0) (owner "Xilinx"))
              (property PLL_CLK2MX (integer 0) (owner "Xilinx"))
              (property PLL_CLK3MX (integer 0) (owner "Xilinx"))
              (property PLL_CLK4MX (integer 0) (owner "Xilinx"))
              (property PLL_CLK5MX (integer 0) (owner "Xilinx"))
              (property PLL_CLKFBMX (integer 0) (owner "Xilinx"))
              (property PLL_LOCK_CNT (integer 63) (owner "Xilinx"))
              (property PLL_UNLOCK_CNT (integer 4) (owner "Xilinx"))
              (property PLL_TCK4_SEL (integer 0) (owner "Xilinx"))
              (property PLL_AVDD_VBG_PD (integer 1) (owner "Xilinx"))
              (property PLL_AVDD_VBG_SEL (integer 9) (owner "Xilinx"))
              (property PLL_AVDD_COMP_SET (integer 3) (owner "Xilinx"))
              (property PLL_DVDD_VBG_PD (integer 1) (owner "Xilinx"))
              (property PLL_DVDD_VBG_SEL (integer 9) (owner "Xilinx"))
              (property PLL_DVDD_COMP_SET (integer 3) (owner "Xilinx"))
              (property PLL_CLKCNTRL (integer 0) (owner "Xilinx"))
              (property PLL_CLKIN_MUX_SEL (integer 0) (owner "Xilinx"))
              (property PLL_CLKFB_MUX_SEL (integer 0) (owner "Xilinx"))
              (property CMT_TEST_CLK_SEL (integer 7) (owner "Xilinx"))
              (property PLL_2_DCM1_CLK_SEL (integer 6) (owner "Xilinx"))
              (property PLL_2_DCM2_CLK_SEL (integer 6) (owner "Xilinx"))
              (property PLL_SKEW_CNTRL (integer 0) (owner "Xilinx"))
              (property LOCK_FAST_FILTER (string "HIGH") (owner "Xilinx"))
              (property LOCK_SLOW_FILTER (string "HIGH") (owner "Xilinx"))
              (property WAIT_DCM1_LOCK (string "FALSE") (owner "Xilinx"))
              (property WAIT_DCM2_LOCK (string "FALSE") (owner "Xilinx"))
              (property PLL_SEL_SLIPD (string "FALSE") (owner "Xilinx"))
              (property PLL_VLFHIGH_DIS (string "FALSE") (owner "Xilinx"))
              (property PLL_MAN_LF_EN (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKBURST_ENABLE (string "FALSE") (owner "Xilinx"))
              (property PLL_DIRECT_PATH_CNTRL (string "FALSE") (owner "Xilinx"))
              (property PLL_PWRD_CFG (string "FALSE") (owner "Xilinx"))
              (property PLL_MISC (string "0000") (owner "Xilinx"))
              (property PLL_EN_CNTRL (string "001110110000111100100001010110100000101100100000000001001100010111100110100110") (owner "Xilinx"))
              (property PLL_IN_DLY_SET (string "000000000") (owner "Xilinx"))
              (property PLL_FLOCK (string "000000") (owner "Xilinx"))
              (property PLL_INC_FLOCK (string "TRUE") (owner "Xilinx"))
              (property PLL_INC_SLOCK (string "TRUE") (owner "Xilinx"))
              (property PLL_LOCK_FB_P1 (string "01000") (owner "Xilinx"))
              (property PLL_LOCK_FB_P2 (string "01000") (owner "Xilinx"))
              (property PLL_LOCK_CNT_RST_FAST (string "FALSE") (owner "Xilinx"))
              (property PLL_UNLOCK_CNT_RST_FAST (string "FALSE") (owner "Xilinx"))
              (property PLL_EN_TCLK4 (string "FALSE") (owner "Xilinx"))
              (property PLL_EN_TCLK0 (string "FALSE") (owner "Xilinx"))
              (property PLL_EN_TCLK1 (string "FALSE") (owner "Xilinx"))
              (property PLL_EN_TCLK2 (string "FALSE") (owner "Xilinx"))
              (property PLL_EN_TCLK3 (string "FALSE") (owner "Xilinx"))
              (property PLL_LOCK_REF_P1 (string "01000") (owner "Xilinx"))
              (property PLL_LOCK_REF_P2 (string "01000") (owner "Xilinx"))
              (property PLL_CLKFBOUT2_DT (string "000000") (owner "Xilinx"))
              (property PLL_CLKFBOUT2_EDGE (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKFBOUT2_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PLL_EN (string "FALSE") (owner "Xilinx"))
              (property PLL_EN_VCO0 (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO1 (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO2 (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO3 (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO4 (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO5 (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO6 (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO7 (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO_DIV6 (string "FALSE") (owner "Xilinx"))
              (property PLL_EN_VCO_DIV1 (string "FALSE") (owner "Xilinx"))
              (property PLL_CP_BIAS_TRIP_SHIFT (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKFBOUT2_HT (string "000001") (owner "Xilinx"))
              (property PLL_CLKFBOUT2_LT (string "000001") (owner "Xilinx"))
              (property PLL_NBTI_EN (string "FALSE") (owner "Xilinx"))
              (property PLL_OPT_INV (string "000000") (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST "clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST")
              (viewRef view_1 (cellRef DCM_ADV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "7:INPUT:DADDR<6:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:CTLSEL<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:SCANIN<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:SCANOUT<1:0>") (owner "Xilinx"))
              (property CLKDV_DIVIDE (number (e 2 0)) (owner "Xilinx"))
              (property CLKFX_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKFX_MULTIPLY (integer 4) (owner "Xilinx"))
              (property CLKIN_DIVIDE_BY_2 (string "FALSE") (owner "Xilinx"))
              (property CLKIN_PERIOD (string "8.0000000000000000") (owner "Xilinx"))
              (property CLKOUT_PHASE_SHIFT (string "NONE") (owner "Xilinx"))
              (property CLK_FEEDBACK (string "1X") (owner "Xilinx"))
              (property DCM_AUTOCALIBRATION (string "TRUE") (owner "Xilinx"))
              (property DCM_PERFORMANCE_MODE (string "MAX_SPEED") (owner "Xilinx"))
              (property DESKEW_ADJUST (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property DFS_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DLL_FREQUENCY_MODE (string "HIGH") (owner "Xilinx"))
              (property DUTY_CYCLE_CORRECTION (string "TRUE") (owner "Xilinx"))
              (property MUX_INV_TEST_CLK (string "FALSE") (owner "Xilinx"))
              (property PHASE_SHIFT (integer 0) (owner "Xilinx"))
              (property SIM_DEVICE (string "VIRTEX5") (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property DFS_AVE_FREQ_GAIN (number (e 2 0)) (owner "Xilinx"))
              (property DFS_AVE_FREQ_SAMPLE_INTERVAL (integer 2) (owner "Xilinx"))
              (property DLL_DEAD_TIME (integer 10) (owner "Xilinx"))
              (property DLL_LIVE_TIME (integer 5) (owner "Xilinx"))
              (property DLL_PHASE_SHIFT_LFC (integer 385) (owner "Xilinx"))
              (property DLL_SETTLE_TIME (integer 10) (owner "Xilinx"))
              (property DFS_OSCILLATOR_MODE (string "PHASE_FREQ_LOCK") (owner "Xilinx"))
              (property DCM_CLKDV_CLKFX_ALIGNMENT (string "TRUE") (owner "Xilinx"))
              (property DCM_CLKFB_IODLY_MUXINSEL (string "PASS") (owner "Xilinx"))
              (property DCM_CLKFB_IODLY_MUXOUT_SEL (string "PASS") (owner "Xilinx"))
              (property DCM_CLKIN_IODLY_MUXINSEL (string "PASS") (owner "Xilinx"))
              (property DCM_CLKIN_IODLY_MUXOUT_SEL (string "PASS") (owner "Xilinx"))
              (property DCM_CLKLOST_EN (string "DISABLE") (owner "Xilinx"))
              (property DCM_COM_PWC_FB_EN (string "FALSE") (owner "Xilinx"))
              (property MUX_CLKOUT_PLL_SEL (string "0000") (owner "Xilinx"))
              (property DCM_COM_PWC_REF_EN (string "FALSE") (owner "Xilinx"))
              (property FACTORY_JF (string "F0F0") (owner "Xilinx"))
              (property DCM_COM_PWC_FB_TAP (string "000") (owner "Xilinx"))
              (property DCM_EXT_FB_EN (string "FALSE") (owner "Xilinx"))
              (property DCM_INPUTMUX_EN (string "FALSE") (owner "Xilinx"))
              (property DCM_LOCK_HIGH_B (string "FALSE") (owner "Xilinx"))
              (property DCM_OPTINV_PSEN (string "FALSE") (owner "Xilinx"))
              (property DCM_OPTINV_PSINCDEC (string "FALSE") (owner "Xilinx"))
              (property DCM_OPTINV_RST (string "FALSE") (owner "Xilinx"))
              (property DCM_OPTINV_SKEW_IN (string "FALSE") (owner "Xilinx"))
              (property DCM_OPTINV_SKEW_RST (string "FALSE") (owner "Xilinx"))
              (property DCM_PLL_RST_DCM (string "FALSE") (owner "Xilinx"))
              (property DCM_POWERDOWN_COMMON_EN_B (string "TRUE") (owner "Xilinx"))
              (property DCM_REG_PWRD_CFG (string "FALSE") (owner "Xilinx"))
              (property DCM_SCANMODE (string "FALSE") (owner "Xilinx"))
              (property DCM_COM_PWC_REF_TAP (string "000") (owner "Xilinx"))
              (property DCM_UNUSED_TAPS_POWERDOWN (string "TRUE") (owner "Xilinx"))
              (property DCM_USE_REG_READY (string "TRUE") (owner "Xilinx"))
              (property DCM_COMMON_MSB_SEL (string "01") (owner "Xilinx"))
              (property DCM_TRIM_CAL (string "010") (owner "Xilinx"))
              (property DCM_VREF_SOURCE (string "VBG_DLL") (owner "Xilinx"))
              (property DCM_VREG_ENABLE (string "TRUE") (owner "Xilinx"))
              (property DCM_VBG_PD (string "00") (owner "Xilinx"))
              (property DCM_WAIT_PLL (string "FALSE") (owner "Xilinx"))
              (property DFS_CFG_BYPASS (string "FALSE") (owner "Xilinx"))
              (property DCM_VBG_SEL (string "0000") (owner "Xilinx"))
              (property DCM_VSPLY_VALID_ACC (string "00") (owner "Xilinx"))
              (property DFS_EARLY_LOCK (string "FALSE") (owner "Xilinx"))
              (property DFS_EN (string "FALSE") (owner "Xilinx"))
              (property DFS_EN_RELRST_B (string "FALSE") (owner "Xilinx"))
              (property DFS_FAST_UPDATE (string "FALSE") (owner "Xilinx"))
              (property DFS_CLK_EN (string "000") (owner "Xilinx"))
              (property DFS_CUSTOM_FAST_SYNC (string "0000") (owner "Xilinx"))
              (property DFS_HARDSYNC_B (string "00") (owner "Xilinx"))
              (property DFS_MPW_HIGH (string "TRUE") (owner "Xilinx"))
              (property DFS_MPW_LOW (string "TRUE") (owner "Xilinx"))
              (property DFS_OSC_ON_FX (string "FALSE") (owner "Xilinx"))
              (property DFS_OUTPUT_PSDLY_ON_CONCUR (string "FALSE") (owner "Xilinx"))
              (property DFS_PWRD_CLKIN_STOP_B (string "TRUE") (owner "Xilinx"))
              (property DFS_PWRD_CLKIN_STOP_STICKY_B (string "TRUE") (owner "Xilinx"))
              (property DFS_PWRD_REPLY_TIMES_OUT_B (string "TRUE") (owner "Xilinx"))
              (property DFS_REF_ON_FX (string "FALSE") (owner "Xilinx"))
              (property DFS_SYNC_TO_DLL (string "FALSE") (owner "Xilinx"))
              (property DFS_HF_TRIM_CAL (string "010") (owner "Xilinx"))
              (property DFS_JF_LOWER_LIMIT (string "1000") (owner "Xilinx"))
              (property DFS_SYNTH_CLOCK_SPEED (string "101") (owner "Xilinx"))
              (property DFS_SYNTH_FAST_SYNCH (string "00") (owner "Xilinx"))
              (property DFS_TAPTRIM (string "00000000000") (owner "Xilinx"))
              (property DLL_CLKFB_STOPPED_PWRD_EN_B (string "TRUE") (owner "Xilinx"))
              (property DLL_CLKIN_STOPPED_PWRD_EN_B (string "TRUE") (owner "Xilinx"))
              (property DLL_DESKEW_LOCK_BY1 (string "FALSE") (owner "Xilinx"))
              (property DLL_DESKEW_MAXTAP (string "190") (owner "Xilinx"))
              (property DLL_DESKEW_MINTAP (string "42") (owner "Xilinx"))
              (property DLL_ETPP_HOLD (string "FALSE") (owner "Xilinx"))
              (property DLL_FDBKLOST_EN (string "FALSE") (owner "Xilinx"))
              (property DLL_PERIOD_LOCK_BY1 (string "FALSE") (owner "Xilinx"))
              (property DLL_PHASE_SHIFT_CALIBRATION (string "AUTO_DPS") (owner "Xilinx"))
              (property DLL_PHASE_SHIFT_LOCK_BY1 (string "FALSE") (owner "Xilinx"))
              (property DLL_PWRD_ON_SCANMODE_B (string "TRUE") (owner "Xilinx"))
              (property DLL_PWRD_STICKY_B (string "TRUE") (owner "Xilinx"))
              (property DLL_SYNTH_CLOCK_SPEED (string "HALF") (owner "Xilinx"))
              (property DFS_TWEAK (string "00000000") (owner "Xilinx"))
              (property DLL_CLK_EN (string "0000000") (owner "Xilinx"))
              (property DLL_ZD1_EN (string "FALSE") (owner "Xilinx"))
              (property DLL_ZD1_JF_OVERFLOW_HOLD (string "FALSE") (owner "Xilinx"))
              (property DLL_TAPINIT_CTL (string "000") (owner "Xilinx"))
              (property DLL_ZD1_PWC_EN (string "FALSE") (owner "Xilinx"))
              (property DLL_TEST_MUX_SEL (string "00") (owner "Xilinx"))
              (property DLL_ZD1_PHASE_SEL_INIT (string "00") (owner "Xilinx"))
              (property DLL_ZD2_EN (string "FALSE") (owner "Xilinx"))
              (property DLL_ZD2_JF_OVERFLOW_HOLD (string "FALSE") (owner "Xilinx"))
              (property DLL_ZD2_PWC_EN (string "FALSE") (owner "Xilinx"))
              (property DLL_ZD1_PWC_TAP (string "000") (owner "Xilinx"))
              (property DLL_ZD1_TAP_INIT (string "00000000") (owner "Xilinx"))
              (property DLL_ZD2_PWC_TAP (string "000") (owner "Xilinx"))
              (property DLL_ZD2_TAP_INIT (string "0000000") (owner "Xilinx"))
              (property MUX_CLKFB_SEL (string "00000") (owner "Xilinx"))
              (property MUX_CLKIN_SEL (string "00000") (owner "Xilinx"))
              (property MUX_INV_PLL_CLK (string "FALSE") (owner "Xilinx"))
              (property MUX_CLKOUT_TEST_SEL (string "0000") (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_PLL0_CLKFBOUT_BUFG_INST "clock_generator_0/PLL0_CLKFBOUT_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_PLL0_CLKOUT5_BUFG_INST "clock_generator_0/PLL0_CLKOUT5_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_PLL0_CLKOUT4_BUFG_INST "clock_generator_0/PLL0_CLKOUT4_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_PLL0_CLKOUT3_BUFG_INST "clock_generator_0/PLL0_CLKOUT3_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_PLL0_CLKOUT2_BUFG_INST "clock_generator_0/PLL0_CLKOUT2_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_PLL0_CLKOUT1_BUFG_INST "clock_generator_0/PLL0_CLKOUT1_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_PLL0_CLKOUT0_BUFG_INST "clock_generator_0/PLL0_CLKOUT0_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_CLK270_BUFG_INST "clock_generator_0/DCM0_CLK270_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_CLK90_BUFG_INST "clock_generator_0/DCM0_CLK90_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_CLK0_BUFG_INST "clock_generator_0/DCM0_CLK0_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_rst_delay_2 "clock_generator_0/DCM0_INST/rst_delay_2")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_rst_delay_1 "clock_generator_0/DCM0_INST/rst_delay_1")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_rst_delay_0 "clock_generator_0/DCM0_INST/rst_delay_0")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_rsti_renamed_0 "clock_generator_0/DCM0_INST/rsti")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_LOCKED1 "clock_generator_0/LOCKED1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_reset1_INV_0 "clock_generator_0/DCM0_INST/reset1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_PLL0_INST_rsti1_INV_0 "clock_generator_0/PLL0_INST/rsti1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net CLKFBIN
              (joined
                (portRef CLKFBIN)
                (portRef CLKFB (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
              )
            )
            (net CLKFBOUT
              (joined
                (portRef CLKFBOUT)
                (portRef O (instanceRef clock_generator_0_DCM0_CLK0_BUFG_INST))
              )
            )
            (net CLKIN
              (joined
                (portRef CLKIN)
                (portRef CLKIN1 (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net CLKOUT0
              (joined
                (portRef CLKOUT0)
                (portRef O (instanceRef clock_generator_0_PLL0_CLKOUT0_BUFG_INST))
              )
            )
            (net CLKOUT1
              (joined
                (portRef CLKOUT1)
                (portRef C (instanceRef clock_generator_0_DCM0_INST_rst_delay_2))
                (portRef C (instanceRef clock_generator_0_DCM0_INST_rst_delay_1))
                (portRef C (instanceRef clock_generator_0_DCM0_INST_rst_delay_0))
                (portRef C (instanceRef clock_generator_0_DCM0_INST_rsti_renamed_0))
                (portRef O (instanceRef clock_generator_0_PLL0_CLKOUT1_BUFG_INST))
                (portRef CLKIN (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
              )
            )
            (net CLKOUT2
              (joined
                (portRef CLKOUT2)
                (portRef O (instanceRef clock_generator_0_PLL0_CLKOUT2_BUFG_INST))
              )
            )
            (net CLKOUT3
              (joined
                (portRef CLKOUT3)
                (portRef O (instanceRef clock_generator_0_PLL0_CLKOUT3_BUFG_INST))
              )
            )
            (net CLKOUT4
              (joined
                (portRef CLKOUT4)
                (portRef O (instanceRef clock_generator_0_PLL0_CLKOUT4_BUFG_INST))
              )
            )
            (net CLKOUT5
              (joined
                (portRef CLKOUT5)
                (portRef O (instanceRef clock_generator_0_PLL0_CLKOUT5_BUFG_INST))
              )
            )
            (net LOCKED
              (joined
                (portRef LOCKED)
                (portRef O (instanceRef clock_generator_0_LOCKED1))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CLKINSEL (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net PSDONE
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CLKOUT10)
                (portRef CLKOUT11)
                (portRef CLKOUT12)
                (portRef CLKOUT13)
                (portRef CLKOUT14)
                (portRef CLKOUT15)
                (portRef PSDONE)
                (portRef D (instanceRef clock_generator_0_DCM0_INST_rst_delay_0))
                (portRef DCLK (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef DEN (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef DWE (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef PSCLK (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef PSEN (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef PSINCDEC (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DADDR 0) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DADDR 1) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DADDR 2) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DADDR 3) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DADDR 4) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DADDR 5) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DADDR 6) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 0) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 1) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 2) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 3) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 4) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 5) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 6) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 7) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 8) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 9) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 10) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 11) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 12) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 13) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 14) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 15) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef CLKIN2 (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef DCLK (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef DEN (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef DWE (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef REL (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DADDR 0) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DADDR 1) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DADDR 2) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DADDR 3) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DADDR 4) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 0) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 1) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 2) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 3) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 4) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 5) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 6) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 7) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 8) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 9) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 10) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 11) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 12) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 13) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 14) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 15) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef CLKOUT9)
                (portRef CLKOUT8)
                (portRef CLKOUT7)
                (portRef CLKOUT6)
              )
            )
            (net RST
              (joined
                (portRef RST)
                (portRef I (instanceRef clock_generator_0_PLL0_INST_rsti1_INV_0))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_reset "clock_generator_0/DCM0_INST/reset")
              (joined
                (portRef PRE (instanceRef clock_generator_0_DCM0_INST_rst_delay_2))
                (portRef PRE (instanceRef clock_generator_0_DCM0_INST_rst_delay_1))
                (portRef PRE (instanceRef clock_generator_0_DCM0_INST_rst_delay_0))
                (portRef PRE (instanceRef clock_generator_0_DCM0_INST_rsti_renamed_0))
                (portRef O (instanceRef clock_generator_0_DCM0_INST_reset1_INV_0))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_rst_delay_0__ "clock_generator_0/DCM0_INST/rst_delay<0>")
              (joined
                (portRef D (instanceRef clock_generator_0_DCM0_INST_rst_delay_1))
                (portRef Q (instanceRef clock_generator_0_DCM0_INST_rst_delay_0))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_rst_delay_1__ "clock_generator_0/DCM0_INST/rst_delay<1>")
              (joined
                (portRef D (instanceRef clock_generator_0_DCM0_INST_rst_delay_2))
                (portRef Q (instanceRef clock_generator_0_DCM0_INST_rst_delay_1))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_rst_delay_2__ "clock_generator_0/DCM0_INST/rst_delay<2>")
              (joined
                (portRef Q (instanceRef clock_generator_0_DCM0_INST_rst_delay_2))
                (portRef D (instanceRef clock_generator_0_DCM0_INST_rsti_renamed_0))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_rsti "clock_generator_0/DCM0_INST/rsti")
              (joined
                (portRef Q (instanceRef clock_generator_0_DCM0_INST_rsti_renamed_0))
                (portRef RST (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
              )
            )
            (net (rename clock_generator_0_PLL0_INST_rsti "clock_generator_0/PLL0_INST/rsti")
              (joined
                (portRef RST (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef O (instanceRef clock_generator_0_PLL0_INST_rsti1_INV_0))
              )
            )
            (net (rename clock_generator_0_SIG_DCM0_CLK0 "clock_generator_0/SIG_DCM0_CLK0")
              (joined
                (portRef I (instanceRef clock_generator_0_DCM0_CLK0_BUFG_INST))
                (portRef CLK0 (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM0_CLK270 "clock_generator_0/SIG_DCM0_CLK270")
              (joined
                (portRef I (instanceRef clock_generator_0_DCM0_CLK270_BUFG_INST))
                (portRef CLK270 (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM0_CLK90 "clock_generator_0/SIG_DCM0_CLK90")
              (joined
                (portRef I (instanceRef clock_generator_0_DCM0_CLK90_BUFG_INST))
                (portRef CLK90 (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM0_LOCKED "clock_generator_0/SIG_DCM0_LOCKED")
              (joined
                (portRef LOCKED (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef I0 (instanceRef clock_generator_0_LOCKED1))
              )
            )
            (net (rename clock_generator_0_SIG_PLL0_CLKFBOUT "clock_generator_0/SIG_PLL0_CLKFBOUT")
              (joined
                (portRef I (instanceRef clock_generator_0_PLL0_CLKFBOUT_BUFG_INST))
                (portRef CLKFBOUT (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef CLKFBIN (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net (rename clock_generator_0_SIG_PLL0_CLKOUT0 "clock_generator_0/SIG_PLL0_CLKOUT0")
              (joined
                (portRef I (instanceRef clock_generator_0_PLL0_CLKOUT0_BUFG_INST))
                (portRef CLKOUT0 (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net (rename clock_generator_0_SIG_PLL0_CLKOUT1 "clock_generator_0/SIG_PLL0_CLKOUT1")
              (joined
                (portRef I (instanceRef clock_generator_0_PLL0_CLKOUT1_BUFG_INST))
                (portRef CLKOUT1 (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net (rename clock_generator_0_SIG_PLL0_CLKOUT2 "clock_generator_0/SIG_PLL0_CLKOUT2")
              (joined
                (portRef I (instanceRef clock_generator_0_PLL0_CLKOUT2_BUFG_INST))
                (portRef CLKOUT2 (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net (rename clock_generator_0_SIG_PLL0_CLKOUT3 "clock_generator_0/SIG_PLL0_CLKOUT3")
              (joined
                (portRef I (instanceRef clock_generator_0_PLL0_CLKOUT3_BUFG_INST))
                (portRef CLKOUT3 (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net (rename clock_generator_0_SIG_PLL0_CLKOUT4 "clock_generator_0/SIG_PLL0_CLKOUT4")
              (joined
                (portRef I (instanceRef clock_generator_0_PLL0_CLKOUT4_BUFG_INST))
                (portRef CLKOUT4 (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net (rename clock_generator_0_SIG_PLL0_CLKOUT5 "clock_generator_0/SIG_PLL0_CLKOUT5")
              (joined
                (portRef I (instanceRef clock_generator_0_PLL0_CLKOUT5_BUFG_INST))
                (portRef CLKOUT5 (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net (rename clock_generator_0_SIG_PLL0_LOCKED "clock_generator_0/SIG_PLL0_LOCKED")
              (joined
                (portRef LOCKED (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef I1 (instanceRef clock_generator_0_LOCKED1))
                (portRef I (instanceRef clock_generator_0_DCM0_INST_reset1_INV_0))
              )
            )
          )
      )
    )
  )

  (design system_clock_generator_0_wrapper
    (cellRef system_clock_generator_0_wrapper
      (libraryRef system_clock_generator_0_wrapper_lib)
    )
    (property PART (string "5vlx110tff1136-1") (owner "Xilinx"))
  )
)

