{
  "design": {
    "design_info": {
      "boundary_crc": "0x478155A45180AE4F",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../RISCV-RTDS.gen/sources_1/bd/RISCV_RTDS",
      "name": "RISCV_RTDS",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "rv_rtds_top_0": "",
      "clk_wiz": ""
    },
    "interface_ports": {
      "s1_axis": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "s1_axis_tdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "s1_axis_tvalid",
            "direction": "I"
          },
          "TREADY": {
            "physical_name": "s1_axis_tready",
            "direction": "O"
          }
        }
      },
      "s0_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "s0_axis_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "s0_axis_tvalid",
            "direction": "O"
          },
          "TREADY": {
            "physical_name": "s0_axis_tready",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "gpio_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "neoled_o": {
        "direction": "O"
      },
      "onewire_o": {
        "direction": "O"
      },
      "pwm": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "sdi_dat_o": {
        "direction": "O"
      },
      "spi_clk_o": {
        "direction": "O"
      },
      "spi_csn0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "spi_dat_o": {
        "direction": "O"
      },
      "uart0_rts_o": {
        "direction": "O"
      },
      "uart0_txd_o": {
        "direction": "O"
      },
      "uart1_rts_o": {
        "direction": "O"
      },
      "uart1_txd_o": {
        "direction": "O"
      },
      "uart1_rxd_i": {
        "direction": "I"
      },
      "uart1_cts_i": {
        "direction": "I"
      },
      "uart0_rxd_i": {
        "direction": "I"
      },
      "uart0_cts_i": {
        "direction": "I"
      },
      "spi_dat_i": {
        "direction": "I"
      },
      "sdi_dat_i": {
        "direction": "I"
      },
      "sdi_csn_i": {
        "direction": "I"
      },
      "sdi_clk_i": {
        "direction": "I"
      },
      "gpio_i": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "rv_rtds_top_0": {
        "vlnv": "xilinx.com:module_ref:rv_rtds_top:1.0",
        "ip_revision": "1",
        "xci_name": "RISCV_RTDS_rv_rtds_top_0_0",
        "xci_path": "ip\\RISCV_RTDS_rv_rtds_top_0_0\\RISCV_RTDS_rv_rtds_top_0_0.xci",
        "inst_hier_path": "rv_rtds_top_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rv_rtds_top",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s0_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s0_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s0_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "s0_axis_tready",
                "direction": "I"
              }
            }
          },
          "s1_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s1_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s1_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s1_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "sys_clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset_rtl": {
            "type": "rst",
            "direction": "I"
          },
          "gpio_i": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "gpio_o": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "neoled_o": {
            "direction": "O"
          },
          "onewire_o": {
            "direction": "O"
          },
          "pwm": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "sdi_clk_i": {
            "direction": "I"
          },
          "sdi_csn_i": {
            "direction": "I"
          },
          "sdi_dat_i": {
            "direction": "I"
          },
          "sdi_dat_o": {
            "direction": "O"
          },
          "spi_clk_o": {
            "direction": "O"
          },
          "spi_csn0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "spi_dat_i": {
            "direction": "I"
          },
          "spi_dat_o": {
            "direction": "O"
          },
          "uart0_cts_i": {
            "direction": "I"
          },
          "uart0_rts_o": {
            "direction": "O"
          },
          "uart0_rxd_i": {
            "direction": "I"
          },
          "uart0_txd_o": {
            "direction": "O"
          },
          "uart1_cts_i": {
            "direction": "I"
          },
          "uart1_rts_o": {
            "direction": "O"
          },
          "uart1_rxd_i": {
            "direction": "I"
          },
          "uart1_txd_o": {
            "direction": "O"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "RISCV_RTDS_clk_wiz_0",
        "xci_path": "ip\\RISCV_RTDS_clk_wiz_0\\RISCV_RTDS_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "rv_rtds_top_0_s0_axis": {
        "interface_ports": [
          "rv_rtds_top_0/s0_axis",
          "s0_axis"
        ]
      },
      "s1_axis_1": {
        "interface_ports": [
          "rv_rtds_top_0/s1_axis",
          "s1_axis"
        ]
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "rv_rtds_top_0/sys_clock"
        ]
      },
      "gpio_i_1": {
        "ports": [
          "gpio_i",
          "rv_rtds_top_0/gpio_i"
        ]
      },
      "rst_n_1": {
        "ports": [
          "rst_n",
          "clk_wiz/reset",
          "rv_rtds_top_0/reset_rtl"
        ]
      },
      "rv_rtds_top_0_gpio_o": {
        "ports": [
          "rv_rtds_top_0/gpio_o",
          "gpio_o"
        ]
      },
      "rv_rtds_top_0_neoled_o": {
        "ports": [
          "rv_rtds_top_0/neoled_o",
          "neoled_o"
        ]
      },
      "rv_rtds_top_0_onewire_o": {
        "ports": [
          "rv_rtds_top_0/onewire_o",
          "onewire_o"
        ]
      },
      "rv_rtds_top_0_pwm": {
        "ports": [
          "rv_rtds_top_0/pwm",
          "pwm"
        ]
      },
      "rv_rtds_top_0_sdi_dat_o": {
        "ports": [
          "rv_rtds_top_0/sdi_dat_o",
          "sdi_dat_o"
        ]
      },
      "rv_rtds_top_0_spi_clk_o": {
        "ports": [
          "rv_rtds_top_0/spi_clk_o",
          "spi_clk_o"
        ]
      },
      "rv_rtds_top_0_spi_csn0": {
        "ports": [
          "rv_rtds_top_0/spi_csn0",
          "spi_csn0"
        ]
      },
      "rv_rtds_top_0_spi_dat_o": {
        "ports": [
          "rv_rtds_top_0/spi_dat_o",
          "spi_dat_o"
        ]
      },
      "rv_rtds_top_0_uart0_rts_o": {
        "ports": [
          "rv_rtds_top_0/uart0_rts_o",
          "uart0_rts_o"
        ]
      },
      "rv_rtds_top_0_uart0_txd_o": {
        "ports": [
          "rv_rtds_top_0/uart0_txd_o",
          "uart0_txd_o"
        ]
      },
      "rv_rtds_top_0_uart1_rts_o": {
        "ports": [
          "rv_rtds_top_0/uart1_rts_o",
          "uart1_rts_o"
        ]
      },
      "rv_rtds_top_0_uart1_txd_o": {
        "ports": [
          "rv_rtds_top_0/uart1_txd_o",
          "uart1_txd_o"
        ]
      },
      "sdi_clk_i_1": {
        "ports": [
          "sdi_clk_i",
          "rv_rtds_top_0/sdi_clk_i"
        ]
      },
      "sdi_csn_i_1": {
        "ports": [
          "sdi_csn_i",
          "rv_rtds_top_0/sdi_csn_i"
        ]
      },
      "sdi_dat_i_1": {
        "ports": [
          "sdi_dat_i",
          "rv_rtds_top_0/sdi_dat_i"
        ]
      },
      "spi_dat_i_1": {
        "ports": [
          "spi_dat_i",
          "rv_rtds_top_0/spi_dat_i"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "uart0_cts_i_1": {
        "ports": [
          "uart0_cts_i",
          "rv_rtds_top_0/uart0_cts_i"
        ]
      },
      "uart0_rxd_i_1": {
        "ports": [
          "uart0_rxd_i",
          "rv_rtds_top_0/uart0_rxd_i"
        ]
      },
      "uart1_cts_i_1": {
        "ports": [
          "uart1_cts_i",
          "rv_rtds_top_0/uart1_cts_i"
        ]
      },
      "uart1_rxd_i_1": {
        "ports": [
          "uart1_rxd_i",
          "rv_rtds_top_0/uart1_rxd_i"
        ]
      }
    }
  }
}