

================================================================
== Vitis HLS Report for 'cpyData_copro'
================================================================
* Date:           Wed Aug 30 20:50:41 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        cpy_Data
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.380 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  66.000 ns|  66.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    176|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|    1150|   1262|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    164|    -|
|Register         |        -|    -|    1116|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    1|    2266|   1762|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+----+-----+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------+----------------+---------+----+-----+-----+-----+
    |Axi_lite_s_axi_U  |Axi_lite_s_axi  |        0|   0|  220|  360|    0|
    |control_s_axi_U   |control_s_axi   |        0|   0|  100|  168|    0|
    |memWR_m_axi_U     |memWR_m_axi     |        4|   0|  830|  734|    0|
    +------------------+----------------+---------+----+-----+-----+-----+
    |Total             |                |        4|   0| 1150| 1262|    0|
    +------------------+----------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |mac_muladd_12ns_11ns_11ns_23_4_1_U1  |mac_muladd_12ns_11ns_11ns_23_4_1  |  i0 * i1 + i2|
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln67_fu_411_p2                  |         +|   0|  0|  12|          11|           1|
    |add_ln71_fu_387_p2                  |         +|   0|  0|  12|          12|           1|
    |add_ln79_fu_489_p2                  |         +|   0|  0|  39|          32|           1|
    |add_ln91_fu_458_p2                  |         +|   0|  0|  71|          64|          64|
    |ap_block_state12_pp0_stage0_iter11  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_425                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_439                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_443                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_459                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_462                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_754                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_767                    |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_156_p9             |       and|   0|  0|   2|           1|           0|
    |icmp_ln66_fu_399_p2                 |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 176|         146|          94|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_numWrites_loc_0_phi_fu_252_p6            |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_22_reg_288               |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_max_col_counter_loc_1_reg_274  |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_numWrites_loc_0_reg_248        |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_rows_counter_loc_0_reg_261     |   9|          2|   11|         22|
    |ap_phi_reg_pp0_iter5_max_col_counter_loc_0_reg_238  |  14|          3|   12|         36|
    |ap_phi_reg_pp0_iter6_empty_22_reg_288               |  14|          3|   12|         36|
    |ap_phi_reg_pp0_iter6_max_col_counter_loc_1_reg_274  |  14|          3|   12|         36|
    |ap_phi_reg_pp0_iter6_rows_counter_loc_0_reg_261     |  14|          3|   11|         33|
    |columns_counter                                     |   9|          2|   12|         24|
    |max_col_counter                                     |   9|          2|   12|         24|
    |memWR_blk_n_AW                                      |   9|          2|    1|          2|
    |memWR_blk_n_B                                       |   9|          2|    1|          2|
    |memWR_blk_n_W                                       |   9|          2|    1|          2|
    |rows_counter                                        |   9|          2|   11|         22|
    |strm_in_TDATA_blk_n                                 |   9|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               | 164|         36|  185|        417|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |add_ln67_reg_598                                    |  11|   0|   11|          0|
    |add_ln71_reg_590                                    |  12|   0|   12|          0|
    |add_ln79_reg_609                                    |  32|   0|   32|          0|
    |add_ln86_reg_569                                    |  23|   0|   23|          0|
    |ap_CS_fsm                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_22_reg_288               |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_max_col_counter_loc_0_reg_238  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_max_col_counter_loc_1_reg_274  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_numWrites_loc_0_reg_248        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_rows_counter_loc_0_reg_261     |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter2_empty_22_reg_288               |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_max_col_counter_loc_0_reg_238  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_max_col_counter_loc_1_reg_274  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_numWrites_loc_0_reg_248        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_rows_counter_loc_0_reg_261     |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter3_empty_22_reg_288               |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter3_max_col_counter_loc_0_reg_238  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter3_max_col_counter_loc_1_reg_274  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter3_numWrites_loc_0_reg_248        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_rows_counter_loc_0_reg_261     |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter4_empty_22_reg_288               |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter4_max_col_counter_loc_0_reg_238  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter4_max_col_counter_loc_1_reg_274  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter4_numWrites_loc_0_reg_248        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_rows_counter_loc_0_reg_261     |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter5_empty_22_reg_288               |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter5_max_col_counter_loc_0_reg_238  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter5_max_col_counter_loc_1_reg_274  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter5_numWrites_loc_0_reg_248        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_rows_counter_loc_0_reg_261     |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter6_empty_22_reg_288               |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter6_max_col_counter_loc_1_reg_274  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter6_rows_counter_loc_0_reg_261     |  11|   0|   11|          0|
    |col_reg_549                                         |  11|   0|   11|          0|
    |col_reg_549_pp0_iter1_reg                           |  11|   0|   11|          0|
    |columns_counter                                     |  12|   0|   12|          0|
    |data_wr_reg_544                                     |  32|   0|   32|          0|
    |input_data_user_reg_533                             |   1|   0|    1|          0|
    |max_col_counter                                     |  12|   0|   12|          0|
    |max_col_counter_load_reg_584                        |  12|   0|   12|          0|
    |memWR_addr_reg_603                                  |  64|   0|   64|          0|
    |memW_read_reg_524                                   |  64|   0|   64|          0|
    |next_reset                                          |   1|   0|    1|          0|
    |next_reset_load_reg_540                             |   1|   0|    1|          0|
    |numWrites                                           |  32|   0|   32|          0|
    |rows_counter                                        |  11|   0|   11|          0|
    |rows_counter_load_reg_574                           |  11|   0|   11|          0|
    |tmp_reg_529                                         |   1|   0|    1|          0|
    |data_wr_reg_544                                     |  64|  32|   32|          0|
    |input_data_user_reg_533                             |  64|  32|    1|          0|
    |memW_read_reg_524                                   |  64|  32|   64|          0|
    |next_reset_load_reg_540                             |  64|  32|    1|          0|
    |tmp_reg_529                                         |  64|  32|    1|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               |1116| 160|  895|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+------------------------+-----+-----+--------------+------------------+--------------+
|s_axi_Axi_lite_AWVALID  |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_AWREADY  |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_AWADDR   |   in|    7|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WVALID   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WREADY   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WDATA    |   in|   32|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WSTRB    |   in|    4|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARVALID  |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARREADY  |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARADDR   |   in|    7|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RVALID   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RREADY   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RDATA    |  out|   32|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RRESP    |  out|    2|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BVALID   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BREADY   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BRESP    |  out|    2|         s_axi|          Axi_lite|       pointer|
|s_axi_control_AWVALID   |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_AWREADY   |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_AWADDR    |   in|    5|         s_axi|           control|        scalar|
|s_axi_control_WVALID    |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_WREADY    |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_WDATA     |   in|   32|         s_axi|           control|        scalar|
|s_axi_control_WSTRB     |   in|    4|         s_axi|           control|        scalar|
|s_axi_control_ARVALID   |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_ARREADY   |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_ARADDR    |   in|    5|         s_axi|           control|        scalar|
|s_axi_control_RVALID    |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_RREADY    |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_RDATA     |  out|   32|         s_axi|           control|        scalar|
|s_axi_control_RRESP     |  out|    2|         s_axi|           control|        scalar|
|s_axi_control_BVALID    |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_BREADY    |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_BRESP     |  out|    2|         s_axi|           control|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_none|     cpyData_copro|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_none|     cpyData_copro|  return value|
|m_axi_memWR_AWVALID     |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWREADY     |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWADDR      |  out|   64|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWID        |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWLEN       |  out|    8|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWSIZE      |  out|    3|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWBURST     |  out|    2|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWLOCK      |  out|    2|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWCACHE     |  out|    4|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWPROT      |  out|    3|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWQOS       |  out|    4|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWREGION    |  out|    4|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWUSER      |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_WVALID      |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_WREADY      |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_WDATA       |  out|   32|         m_axi|             memWR|       pointer|
|m_axi_memWR_WSTRB       |  out|    4|         m_axi|             memWR|       pointer|
|m_axi_memWR_WLAST       |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_WID         |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_WUSER       |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARVALID     |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARREADY     |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARADDR      |  out|   64|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARID        |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARLEN       |  out|    8|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARSIZE      |  out|    3|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARBURST     |  out|    2|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARLOCK      |  out|    2|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARCACHE     |  out|    4|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARPROT      |  out|    3|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARQOS       |  out|    4|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARREGION    |  out|    4|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARUSER      |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_RVALID      |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_RREADY      |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_RDATA       |   in|   32|         m_axi|             memWR|       pointer|
|m_axi_memWR_RLAST       |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_RID         |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_RUSER       |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_RRESP       |   in|    2|         m_axi|             memWR|       pointer|
|m_axi_memWR_BVALID      |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_BREADY      |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_BRESP       |   in|    2|         m_axi|             memWR|       pointer|
|m_axi_memWR_BID         |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_BUSER       |   in|    1|         m_axi|             memWR|       pointer|
|strm_in_TDATA           |   in|   64|          axis|  strm_in_V_data_V|       pointer|
|strm_in_TVALID          |   in|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TREADY          |  out|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TDEST           |   in|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TKEEP           |   in|    8|          axis|  strm_in_V_keep_V|       pointer|
|strm_in_TSTRB           |   in|    8|          axis|  strm_in_V_strb_V|       pointer|
|strm_in_TUSER           |   in|    1|          axis|  strm_in_V_user_V|       pointer|
|strm_in_TLAST           |   in|    1|          axis|  strm_in_V_last_V|       pointer|
|strm_in_TID             |   in|    1|          axis|    strm_in_V_id_V|       pointer|
+------------------------+-----+-----+--------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.56>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../hls_src/cpyData_copro.cpp:49]   --->   Operation 13 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln24 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [../hls_src/cpyData_copro.cpp:24]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln24 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [../hls_src/cpyData_copro.cpp:24]   --->   Operation 15 'specinterface' 'specinterface_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %memWR, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %memWR"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %strm_in_V_data_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %strm_in_V_keep_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %strm_in_V_strb_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_user_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_last_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_id_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_dest_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %memW, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %memW, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width_img"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width_img, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_10, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width_img, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows_count"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_count, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_10, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_count, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols_count"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_count, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_10, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_count, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %maxcol_cnt"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxcol_cnt, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_10, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxcol_cnt, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %statistics"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %statistics, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_10, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %statistics, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%width_img_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width_img"   --->   Operation 43 'read' 'width_img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%memW_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %memW"   --->   Operation 44 'read' 'memW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, i32 1" [../hls_src/cpyData_copro.cpp:51]   --->   Operation 45 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln51 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, void @empty_15" [../hls_src/cpyData_copro.cpp:51]   --->   Operation 46 'specaxissidechannel' 'specaxissidechannel_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %tmp, void %if.end38, void %if.then" [../hls_src/cpyData_copro.cpp:51]   --->   Operation 47 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V" [../hls_src/cpyData_copro.cpp:53]   --->   Operation 48 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%input_data_data = extractvalue i84 %empty" [../hls_src/cpyData_copro.cpp:53]   --->   Operation 49 'extractvalue' 'input_data_data' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%input_data_user = extractvalue i84 %empty" [../hls_src/cpyData_copro.cpp:53]   --->   Operation 50 'extractvalue' 'input_data_user' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%input_data_last = extractvalue i84 %empty" [../hls_src/cpyData_copro.cpp:53]   --->   Operation 51 'extractvalue' 'input_data_last' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%next_reset_load = load i1 %next_reset" [../hls_src/cpyData_copro.cpp:64]   --->   Operation 52 'load' 'next_reset_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %input_data_user, void %if.else, void %if.then2" [../hls_src/cpyData_copro.cpp:56]   --->   Operation 53 'br' 'br_ln56' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %next_reset_load, void %if.else9, void %if.then5" [../hls_src/cpyData_copro.cpp:64]   --->   Operation 54 'br' 'br_ln64' <Predicate = (tmp & !input_data_user)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %input_data_last, void %if.end14, void %if.then13" [../hls_src/cpyData_copro.cpp:72]   --->   Operation 55 'br' 'br_ln72' <Predicate = (tmp & !input_data_user & !next_reset_load)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln74 = store i1 1, i1 %next_reset" [../hls_src/cpyData_copro.cpp:74]   --->   Operation 56 'store' 'store_ln74' <Predicate = (tmp & !input_data_user & !next_reset_load & input_data_last)> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln75 = br void %if.end14" [../hls_src/cpyData_copro.cpp:75]   --->   Operation 57 'br' 'br_ln75' <Predicate = (tmp & !input_data_user & !next_reset_load & input_data_last)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln65 = store i1 0, i1 %next_reset" [../hls_src/cpyData_copro.cpp:65]   --->   Operation 58 'store' 'store_ln65' <Predicate = (tmp & !input_data_user & next_reset_load)> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln61 = store i1 0, i1 %next_reset" [../hls_src/cpyData_copro.cpp:61]   --->   Operation 59 'store' 'store_ln61' <Predicate = (tmp & input_data_user)> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.70ns)   --->   "%br_ln62 = br void %if.end16" [../hls_src/cpyData_copro.cpp:62]   --->   Operation 60 'br' 'br_ln62' <Predicate = (tmp & input_data_user)> <Delay = 1.70>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_wr = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %input_data_data, i32 32, i32 63" [../hls_src/cpyData_copro.cpp:81]   --->   Operation 61 'partselect' 'data_wr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%row = trunc i64 %input_data_data" [../hls_src/cpyData_copro.cpp:82]   --->   Operation 62 'trunc' 'row' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%col = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %input_data_data, i32 16, i32 26" [../hls_src/cpyData_copro.cpp:83]   --->   Operation 63 'partselect' 'col' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%width = trunc i32 %width_img_read" [../hls_src/cpyData_copro.cpp:85]   --->   Operation 64 'trunc' 'width' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i11 %row" [../hls_src/cpyData_copro.cpp:86]   --->   Operation 65 'zext' 'zext_ln86' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i12 %width" [../hls_src/cpyData_copro.cpp:86]   --->   Operation 66 'zext' 'zext_ln86_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 67 [3/3] (1.05ns) (grouped into DSP with root node add_ln86)   --->   "%mul_ln86 = mul i23 %zext_ln86_1, i23 %zext_ln86" [../hls_src/cpyData_copro.cpp:86]   --->   Operation 67 'mul' 'mul_ln86' <Predicate = (tmp)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 68 [2/3] (1.05ns) (grouped into DSP with root node add_ln86)   --->   "%mul_ln86 = mul i23 %zext_ln86_1, i23 %zext_ln86" [../hls_src/cpyData_copro.cpp:86]   --->   Operation 68 'mul' 'mul_ln86' <Predicate = (tmp)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln86)   --->   "%mul_ln86 = mul i23 %zext_ln86_1, i23 %zext_ln86" [../hls_src/cpyData_copro.cpp:86]   --->   Operation 69 'mul' 'mul_ln86' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i11 %col" [../hls_src/cpyData_copro.cpp:86]   --->   Operation 70 'zext' 'zext_ln86_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln86 = add i23 %mul_ln86, i23 %zext_ln86_2" [../hls_src/cpyData_copro.cpp:86]   --->   Operation 71 'add' 'add_ln86' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 72 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln86 = add i23 %mul_ln86, i23 %zext_ln86_2" [../hls_src/cpyData_copro.cpp:86]   --->   Operation 72 'add' 'add_ln86' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%rows_counter_load = load i11 %rows_counter" [../hls_src/cpyData_copro.cpp:67]   --->   Operation 73 'load' 'rows_counter_load' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%columns_counter_load = load i12 %columns_counter" [../hls_src/cpyData_copro.cpp:71]   --->   Operation 74 'load' 'columns_counter_load' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%max_col_counter_load = load i12 %max_col_counter" [../hls_src/cpyData_copro.cpp:66]   --->   Operation 75 'load' 'max_col_counter_load' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.54ns)   --->   "%add_ln71 = add i12 %columns_counter_load, i12 1" [../hls_src/cpyData_copro.cpp:71]   --->   Operation 76 'add' 'add_ln71' <Predicate = (tmp & !input_data_user & !next_reset_load)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln71 = store i12 %add_ln71, i12 %columns_counter" [../hls_src/cpyData_copro.cpp:71]   --->   Operation 77 'store' 'store_ln71' <Predicate = (tmp & !input_data_user & !next_reset_load)> <Delay = 1.58>
ST_5 : Operation 78 [1/1] (1.54ns)   --->   "%icmp_ln66 = icmp_ult  i12 %max_col_counter_load, i12 %columns_counter_load" [../hls_src/cpyData_copro.cpp:66]   --->   Operation 78 'icmp' 'icmp_ln66' <Predicate = (tmp & !input_data_user & next_reset_load)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %if.end, void %if.then7" [../hls_src/cpyData_copro.cpp:66]   --->   Operation 79 'br' 'br_ln66' <Predicate = (tmp & !input_data_user & next_reset_load)> <Delay = 1.58>
ST_5 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln66 = store i12 %columns_counter_load, i12 %max_col_counter" [../hls_src/cpyData_copro.cpp:66]   --->   Operation 80 'store' 'store_ln66' <Predicate = (tmp & !input_data_user & next_reset_load & icmp_ln66)> <Delay = 1.58>
ST_5 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln66 = br void %if.end" [../hls_src/cpyData_copro.cpp:66]   --->   Operation 81 'br' 'br_ln66' <Predicate = (tmp & !input_data_user & next_reset_load & icmp_ln66)> <Delay = 1.58>
ST_5 : Operation 82 [1/1] (1.63ns)   --->   "%add_ln67 = add i11 %rows_counter_load, i11 1" [../hls_src/cpyData_copro.cpp:67]   --->   Operation 82 'add' 'add_ln67' <Predicate = (tmp & !input_data_user & next_reset_load)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln67 = store i11 %add_ln67, i11 %rows_counter" [../hls_src/cpyData_copro.cpp:67]   --->   Operation 83 'store' 'store_ln67' <Predicate = (tmp & !input_data_user & next_reset_load)> <Delay = 1.58>
ST_5 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln68 = store i12 0, i12 %columns_counter" [../hls_src/cpyData_copro.cpp:68]   --->   Operation 84 'store' 'store_ln68' <Predicate = (tmp & !input_data_user & next_reset_load)> <Delay = 1.58>
ST_5 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln57 = store i11 0, i11 %rows_counter" [../hls_src/cpyData_copro.cpp:57]   --->   Operation 85 'store' 'store_ln57' <Predicate = (tmp & input_data_user)> <Delay = 1.58>
ST_5 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln58 = store i12 0, i12 %columns_counter" [../hls_src/cpyData_copro.cpp:58]   --->   Operation 86 'store' 'store_ln58' <Predicate = (tmp & input_data_user)> <Delay = 1.58>
ST_5 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln59 = store i12 0, i12 %max_col_counter" [../hls_src/cpyData_copro.cpp:59]   --->   Operation 87 'store' 'store_ln59' <Predicate = (tmp & input_data_user)> <Delay = 1.58>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %add_ln86, i2 0" [../hls_src/cpyData_copro.cpp:91]   --->   Operation 88 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i25 %shl_ln" [../hls_src/cpyData_copro.cpp:91]   --->   Operation 89 'zext' 'zext_ln91' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.52ns)   --->   "%add_ln91 = add i64 %zext_ln91, i64 %memW_read" [../hls_src/cpyData_copro.cpp:91]   --->   Operation 90 'add' 'add_ln91' <Predicate = (tmp)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln91, i32 2, i32 63" [../hls_src/cpyData_copro.cpp:91]   --->   Operation 91 'partselect' 'trunc_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i62 %trunc_ln" [../hls_src/cpyData_copro.cpp:91]   --->   Operation 92 'sext' 'sext_ln91' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%memWR_addr = getelementptr i32 %memWR, i64 %sext_ln91" [../hls_src/cpyData_copro.cpp:91]   --->   Operation 93 'getelementptr' 'memWR_addr' <Predicate = (tmp)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.38>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%numWrites_load = load i32 %numWrites" [../hls_src/cpyData_copro.cpp:79]   --->   Operation 94 'load' 'numWrites_load' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.end16"   --->   Operation 95 'br' 'br_ln0' <Predicate = (tmp & !input_data_user & !next_reset_load)> <Delay = 1.70>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%max_col_counter_loc_0 = phi i12 %columns_counter_load, void %if.then7, i12 %max_col_counter_load, void %if.then5" [../hls_src/cpyData_copro.cpp:71]   --->   Operation 96 'phi' 'max_col_counter_loc_0' <Predicate = (tmp & !input_data_user & next_reset_load)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.70ns)   --->   "%br_ln69 = br void %if.end16" [../hls_src/cpyData_copro.cpp:69]   --->   Operation 97 'br' 'br_ln69' <Predicate = (tmp & !input_data_user & next_reset_load)> <Delay = 1.70>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%numWrites_loc_0 = phi i32 0, void %if.then2, i32 %numWrites_load, void %if.end, i32 %numWrites_load, void %if.end14" [../hls_src/cpyData_copro.cpp:79]   --->   Operation 98 'phi' 'numWrites_loc_0' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln79 = add i32 %numWrites_loc_0, i32 1" [../hls_src/cpyData_copro.cpp:79]   --->   Operation 99 'add' 'add_ln79' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (4.38ns)   --->   "%memWR_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %memWR_addr, i32 1" [../hls_src/cpyData_copro.cpp:91]   --->   Operation 100 'writereq' 'memWR_addr_req' <Predicate = (tmp)> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln60 = store i32 %add_ln79, i32 %numWrites" [../hls_src/cpyData_copro.cpp:60]   --->   Operation 101 'store' 'store_ln60' <Predicate = (tmp)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.38>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%rows_counter_loc_0 = phi i11 0, void %if.then2, i11 %add_ln67, void %if.end, i11 %rows_counter_load, void %if.end14" [../hls_src/cpyData_copro.cpp:67]   --->   Operation 102 'phi' 'rows_counter_loc_0' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%max_col_counter_loc_1 = phi i12 0, void %if.then2, i12 %max_col_counter_loc_0, void %if.end, i12 %max_col_counter_load, void %if.end14" [../hls_src/cpyData_copro.cpp:71]   --->   Operation 103 'phi' 'max_col_counter_loc_1' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%empty_22 = phi i12 0, void %if.then2, i12 0, void %if.end, i12 %add_ln71, void %if.end14" [../hls_src/cpyData_copro.cpp:71]   --->   Operation 104 'phi' 'empty_22' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (4.38ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %memWR_addr, i32 %data_wr, i4 15" [../hls_src/cpyData_copro.cpp:91]   --->   Operation 105 'write' 'write_ln91' <Predicate = (tmp)> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 106 [1/1] (1.00ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %statistics, i32 %add_ln79" [../hls_src/cpyData_copro.cpp:92]   --->   Operation 106 'write' 'write_ln92' <Predicate = (tmp)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i11 %rows_counter_loc_0" [../hls_src/cpyData_copro.cpp:93]   --->   Operation 107 'zext' 'zext_ln93' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %rows_count, i32 %zext_ln93" [../hls_src/cpyData_copro.cpp:93]   --->   Operation 108 'write' 'write_ln93' <Predicate = (tmp)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i12 %empty_22" [../hls_src/cpyData_copro.cpp:94]   --->   Operation 109 'zext' 'zext_ln94' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.00ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %cols_count, i32 %zext_ln94" [../hls_src/cpyData_copro.cpp:94]   --->   Operation 110 'write' 'write_ln94' <Predicate = (tmp)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i12 %max_col_counter_loc_1" [../hls_src/cpyData_copro.cpp:95]   --->   Operation 111 'zext' 'zext_ln95' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (1.00ns)   --->   "%write_ln95 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %maxcol_cnt, i32 %zext_ln95" [../hls_src/cpyData_copro.cpp:95]   --->   Operation 112 'write' 'write_ln95' <Predicate = (tmp)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 8 <SV = 7> <Delay = 4.38>
ST_8 : Operation 113 [5/5] (4.38ns)   --->   "%memWR_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %memWR_addr" [../hls_src/cpyData_copro.cpp:91]   --->   Operation 113 'writeresp' 'memWR_addr_resp' <Predicate = (tmp)> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.38>
ST_9 : Operation 114 [4/5] (4.38ns)   --->   "%memWR_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %memWR_addr" [../hls_src/cpyData_copro.cpp:91]   --->   Operation 114 'writeresp' 'memWR_addr_resp' <Predicate = (tmp)> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.38>
ST_10 : Operation 115 [3/5] (4.38ns)   --->   "%memWR_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %memWR_addr" [../hls_src/cpyData_copro.cpp:91]   --->   Operation 115 'writeresp' 'memWR_addr_resp' <Predicate = (tmp)> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.38>
ST_11 : Operation 116 [2/5] (4.38ns)   --->   "%memWR_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %memWR_addr" [../hls_src/cpyData_copro.cpp:91]   --->   Operation 116 'writeresp' 'memWR_addr_resp' <Predicate = (tmp)> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 4.38>
ST_12 : Operation 117 [1/5] (4.38ns)   --->   "%memWR_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %memWR_addr" [../hls_src/cpyData_copro.cpp:91]   --->   Operation 117 'writeresp' 'memWR_addr_resp' <Predicate = (tmp)> <Delay = 4.38> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln97 = br void %if.end38" [../hls_src/cpyData_copro.cpp:97]   --->   Operation 118 'br' 'br_ln97' <Predicate = (tmp)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln98 = ret" [../hls_src/cpyData_copro.cpp:98]   --->   Operation 119 'ret' 'ret_ln98' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ memWR]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ strm_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ memW]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld_nt:ce=0
Port [ cols_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld_nt:ce=0
Port [ maxcol_cnt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld_nt:ce=0
Port [ statistics]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld_nt:ce=0
Port [ rows_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ columns_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ max_col_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ numWrites]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ next_reset]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln49        (specpipeline       ) [ 0000000000000]
spectopmodule_ln24       (spectopmodule      ) [ 0000000000000]
specinterface_ln24       (specinterface      ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
width_img_read           (read               ) [ 0000000000000]
memW_read                (read               ) [ 0111110000000]
tmp                      (nbreadreq          ) [ 0111111111111]
specaxissidechannel_ln51 (specaxissidechannel) [ 0000000000000]
br_ln51                  (br                 ) [ 0000000000000]
empty                    (read               ) [ 0000000000000]
input_data_data          (extractvalue       ) [ 0000000000000]
input_data_user          (extractvalue       ) [ 0111111000000]
input_data_last          (extractvalue       ) [ 0100000000000]
next_reset_load          (load               ) [ 0111111000000]
br_ln56                  (br                 ) [ 0000000000000]
br_ln64                  (br                 ) [ 0000000000000]
br_ln72                  (br                 ) [ 0000000000000]
store_ln74               (store              ) [ 0000000000000]
br_ln75                  (br                 ) [ 0000000000000]
store_ln65               (store              ) [ 0000000000000]
store_ln61               (store              ) [ 0000000000000]
br_ln62                  (br                 ) [ 0111111100000]
data_wr                  (partselect         ) [ 0111111100000]
row                      (trunc              ) [ 0000000000000]
col                      (partselect         ) [ 0111000000000]
width                    (trunc              ) [ 0000000000000]
zext_ln86                (zext               ) [ 0111000000000]
zext_ln86_1              (zext               ) [ 0111000000000]
mul_ln86                 (mul                ) [ 0100100000000]
zext_ln86_2              (zext               ) [ 0100100000000]
add_ln86                 (add                ) [ 0100010000000]
rows_counter_load        (load               ) [ 0100001100000]
columns_counter_load     (load               ) [ 0100011000000]
max_col_counter_load     (load               ) [ 0100011100000]
add_ln71                 (add                ) [ 0100001100000]
store_ln71               (store              ) [ 0000000000000]
icmp_ln66                (icmp               ) [ 0100010000000]
br_ln66                  (br                 ) [ 0100011000000]
store_ln66               (store              ) [ 0000000000000]
br_ln66                  (br                 ) [ 0100011000000]
add_ln67                 (add                ) [ 0100001100000]
store_ln67               (store              ) [ 0000000000000]
store_ln68               (store              ) [ 0000000000000]
store_ln57               (store              ) [ 0000000000000]
store_ln58               (store              ) [ 0000000000000]
store_ln59               (store              ) [ 0000000000000]
shl_ln                   (bitconcatenate     ) [ 0000000000000]
zext_ln91                (zext               ) [ 0000000000000]
add_ln91                 (add                ) [ 0000000000000]
trunc_ln                 (partselect         ) [ 0000000000000]
sext_ln91                (sext               ) [ 0000000000000]
memWR_addr               (getelementptr      ) [ 0100001111111]
numWrites_load           (load               ) [ 0000000000000]
br_ln0                   (br                 ) [ 0100001100000]
max_col_counter_loc_0    (phi                ) [ 0100001100000]
br_ln69                  (br                 ) [ 0100001100000]
numWrites_loc_0          (phi                ) [ 0111111000000]
add_ln79                 (add                ) [ 0100000100000]
memWR_addr_req           (writereq           ) [ 0000000000000]
store_ln60               (store              ) [ 0000000000000]
rows_counter_loc_0       (phi                ) [ 0100000100000]
max_col_counter_loc_1    (phi                ) [ 0100000100000]
empty_22                 (phi                ) [ 0100000100000]
write_ln91               (write              ) [ 0000000000000]
write_ln92               (write              ) [ 0000000000000]
zext_ln93                (zext               ) [ 0000000000000]
write_ln93               (write              ) [ 0000000000000]
zext_ln94                (zext               ) [ 0000000000000]
write_ln94               (write              ) [ 0000000000000]
zext_ln95                (zext               ) [ 0000000000000]
write_ln95               (write              ) [ 0000000000000]
memWR_addr_resp          (writeresp          ) [ 0000000000000]
br_ln97                  (br                 ) [ 0000000000000]
ret_ln98                 (ret                ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="memWR">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memWR"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_in_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="strm_in_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="strm_in_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="strm_in_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="strm_in_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="strm_in_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="strm_in_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="memW">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memW"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="width_img">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_img"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rows_count">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_count"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cols_count">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_count"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="maxcol_cnt">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxcol_cnt"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="statistics">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="statistics"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows_counter">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_counter"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="columns_counter">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="columns_counter"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="max_col_counter">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_col_counter"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="numWrites">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numWrites"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="next_reset">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_reset"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i23.i2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="width_img_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_img_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="memW_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="memW_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_nbreadreq_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="0" index="3" bw="8" slack="0"/>
<pin id="161" dir="0" index="4" bw="1" slack="0"/>
<pin id="162" dir="0" index="5" bw="1" slack="0"/>
<pin id="163" dir="0" index="6" bw="1" slack="0"/>
<pin id="164" dir="0" index="7" bw="1" slack="0"/>
<pin id="165" dir="0" index="8" bw="1" slack="0"/>
<pin id="166" dir="1" index="9" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="empty_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="84" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="0" index="3" bw="8" slack="0"/>
<pin id="181" dir="0" index="4" bw="1" slack="0"/>
<pin id="182" dir="0" index="5" bw="1" slack="0"/>
<pin id="183" dir="0" index="6" bw="1" slack="0"/>
<pin id="184" dir="0" index="7" bw="1" slack="0"/>
<pin id="185" dir="1" index="8" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_writeresp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="memWR_addr_req/6 memWR_addr_resp/8 "/>
</bind>
</comp>

<comp id="201" class="1004" name="write_ln91_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="2"/>
<pin id="204" dir="0" index="2" bw="32" slack="6"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln91/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln92_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="1"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln92/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln93_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="11" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln94_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="12" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln95_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="12" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln95/7 "/>
</bind>
</comp>

<comp id="238" class="1005" name="max_col_counter_loc_0_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="1"/>
<pin id="240" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="max_col_counter_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="max_col_counter_loc_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="12" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_col_counter_loc_0/6 "/>
</bind>
</comp>

<comp id="248" class="1005" name="numWrites_loc_0_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="5"/>
<pin id="250" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="numWrites_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="numWrites_loc_0_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="5"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="4" bw="32" slack="0"/>
<pin id="258" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="numWrites_loc_0/6 "/>
</bind>
</comp>

<comp id="261" class="1005" name="rows_counter_loc_0_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="6"/>
<pin id="263" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="rows_counter_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="rows_counter_loc_0_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="6"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="11" slack="2"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="4" bw="11" slack="2"/>
<pin id="271" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="6" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rows_counter_loc_0/7 "/>
</bind>
</comp>

<comp id="274" class="1005" name="max_col_counter_loc_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="6"/>
<pin id="276" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="max_col_counter_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="max_col_counter_loc_1_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="6"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="12" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="4" bw="12" slack="2"/>
<pin id="284" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_col_counter_loc_1/7 "/>
</bind>
</comp>

<comp id="288" class="1005" name="empty_22_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="1"/>
<pin id="290" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty_22 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="empty_22_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="6"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="4" bw="12" slack="2"/>
<pin id="298" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_22/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="input_data_data_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="84" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_data/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="input_data_user_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="84" slack="0"/>
<pin id="308" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_user/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="input_data_last_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="84" slack="0"/>
<pin id="312" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_last/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="next_reset_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_reset_load/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln74_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln65_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln61_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="data_wr_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="0" index="2" bw="7" slack="0"/>
<pin id="340" dir="0" index="3" bw="7" slack="0"/>
<pin id="341" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_wr/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="row_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="col_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="0" index="1" bw="64" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="0" index="3" bw="6" slack="0"/>
<pin id="355" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="width_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln86_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln86_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="12" slack="0"/>
<pin id="370" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_1/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln86_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="2"/>
<pin id="374" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_2/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="rows_counter_load_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rows_counter_load/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="columns_counter_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="0"/>
<pin id="381" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="columns_counter_load/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="max_col_counter_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_col_counter_load/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln71_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln71_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="0"/>
<pin id="395" dir="0" index="1" bw="12" slack="0"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln66_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="0"/>
<pin id="401" dir="0" index="1" bw="12" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln66_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="12" slack="0"/>
<pin id="407" dir="0" index="1" bw="12" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln67_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln67_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="0"/>
<pin id="419" dir="0" index="1" bw="11" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln68_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="12" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln57_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="11" slack="0"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln58_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="12" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln59_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="12" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="shl_ln_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="25" slack="0"/>
<pin id="449" dir="0" index="1" bw="23" slack="1"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln91_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="25" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln91_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="25" slack="0"/>
<pin id="460" dir="0" index="1" bw="64" slack="4"/>
<pin id="461" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="62" slack="0"/>
<pin id="465" dir="0" index="1" bw="64" slack="0"/>
<pin id="466" dir="0" index="2" bw="3" slack="0"/>
<pin id="467" dir="0" index="3" bw="7" slack="0"/>
<pin id="468" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln91_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="62" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="memWR_addr_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="0" index="1" bw="64" slack="0"/>
<pin id="480" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memWR_addr/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="numWrites_load_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="numWrites_load/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln79_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln60_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln93_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln94_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="12" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln95_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="12" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/7 "/>
</bind>
</comp>

<comp id="516" class="1007" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="0"/>
<pin id="518" dir="0" index="1" bw="11" slack="0"/>
<pin id="519" dir="0" index="2" bw="11" slack="0"/>
<pin id="520" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86/1 add_ln86/3 "/>
</bind>
</comp>

<comp id="524" class="1005" name="memW_read_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="4"/>
<pin id="526" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="memW_read "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="533" class="1005" name="input_data_user_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="4"/>
<pin id="535" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_data_user "/>
</bind>
</comp>

<comp id="540" class="1005" name="next_reset_load_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="4"/>
<pin id="542" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="next_reset_load "/>
</bind>
</comp>

<comp id="544" class="1005" name="data_wr_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="6"/>
<pin id="546" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="data_wr "/>
</bind>
</comp>

<comp id="549" class="1005" name="col_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="11" slack="2"/>
<pin id="551" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="554" class="1005" name="zext_ln86_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="23" slack="1"/>
<pin id="556" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln86 "/>
</bind>
</comp>

<comp id="559" class="1005" name="zext_ln86_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="23" slack="1"/>
<pin id="561" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln86_1 "/>
</bind>
</comp>

<comp id="564" class="1005" name="zext_ln86_2_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="23" slack="1"/>
<pin id="566" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln86_2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="add_ln86_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="23" slack="1"/>
<pin id="571" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="574" class="1005" name="rows_counter_load_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="11" slack="2"/>
<pin id="576" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="rows_counter_load "/>
</bind>
</comp>

<comp id="579" class="1005" name="columns_counter_load_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="1"/>
<pin id="581" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="columns_counter_load "/>
</bind>
</comp>

<comp id="584" class="1005" name="max_col_counter_load_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="12" slack="1"/>
<pin id="586" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="max_col_counter_load "/>
</bind>
</comp>

<comp id="590" class="1005" name="add_ln71_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="2"/>
<pin id="592" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="598" class="1005" name="add_ln67_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="11" slack="2"/>
<pin id="600" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="603" class="1005" name="memWR_addr_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="memWR_addr "/>
</bind>
</comp>

<comp id="609" class="1005" name="add_ln79_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="148"><net_src comp="92" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="94" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="167"><net_src comp="96" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="156" pin=5"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="156" pin=6"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="156" pin=7"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="156" pin=8"/></net>

<net id="186"><net_src comp="102" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="176" pin=5"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="176" pin=6"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="176" pin=7"/></net>

<net id="199"><net_src comp="134" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="136" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="138" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="214"><net_src comp="140" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="140" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="140" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="140" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="142" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="247"><net_src comp="241" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="124" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="273"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="277"><net_src comp="122" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="238" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="122" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="300"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="176" pin="8"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="176" pin="8"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="176" pin="8"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="104" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="106" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="106" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="108" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="302" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="110" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="112" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="349"><net_src comp="302" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="114" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="302" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="64" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="116" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="363"><net_src comp="144" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="346" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="360" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="28" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="32" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="379" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="118" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="30" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="383" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="379" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="379" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="32" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="375" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="120" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="28" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="122" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="30" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="124" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="122" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="30" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="122" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="32" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="126" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="128" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="447" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="469"><net_src comp="130" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="458" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="132" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="112" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="476"><net_src comp="463" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="0" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="34" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="493"><net_src comp="252" pin="6"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="40" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="34" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="265" pin="6"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="509"><net_src comp="292" pin="6"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="514"><net_src comp="278" pin="6"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="521"><net_src comp="368" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="364" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="372" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="150" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="532"><net_src comp="156" pin="9"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="306" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="314" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="336" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="552"><net_src comp="350" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="557"><net_src comp="364" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="562"><net_src comp="368" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="567"><net_src comp="372" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="572"><net_src comp="516" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="577"><net_src comp="375" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="265" pin=4"/></net>

<net id="582"><net_src comp="379" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="587"><net_src comp="383" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="593"><net_src comp="387" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="292" pin=4"/></net>

<net id="601"><net_src comp="411" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="606"><net_src comp="477" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="612"><net_src comp="489" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="209" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: memWR | {6 7 8 9 10 11 12 }
	Port: rows_count | {7 }
	Port: cols_count | {7 }
	Port: maxcol_cnt | {7 }
	Port: statistics | {7 }
	Port: rows_counter | {5 }
	Port: columns_counter | {5 }
	Port: max_col_counter | {5 }
	Port: numWrites | {6 }
	Port: next_reset | {1 }
 - Input state : 
	Port: cpyData_copro : strm_in_V_data_V | {1 }
	Port: cpyData_copro : strm_in_V_keep_V | {1 }
	Port: cpyData_copro : strm_in_V_strb_V | {1 }
	Port: cpyData_copro : strm_in_V_user_V | {1 }
	Port: cpyData_copro : strm_in_V_last_V | {1 }
	Port: cpyData_copro : strm_in_V_id_V | {1 }
	Port: cpyData_copro : strm_in_V_dest_V | {1 }
	Port: cpyData_copro : memW | {1 }
	Port: cpyData_copro : width_img | {1 }
	Port: cpyData_copro : rows_counter | {5 }
	Port: cpyData_copro : columns_counter | {5 }
	Port: cpyData_copro : max_col_counter | {5 }
	Port: cpyData_copro : numWrites | {6 }
	Port: cpyData_copro : next_reset | {1 }
  - Chain level:
	State 1
		br_ln56 : 1
		br_ln64 : 1
		br_ln72 : 1
		data_wr : 1
		row : 1
		col : 1
		zext_ln86 : 2
		zext_ln86_1 : 1
		mul_ln86 : 3
	State 2
	State 3
		add_ln86 : 1
	State 4
	State 5
		add_ln71 : 1
		store_ln71 : 2
		icmp_ln66 : 1
		br_ln66 : 2
		store_ln66 : 1
		add_ln67 : 1
		store_ln67 : 2
		zext_ln91 : 1
		add_ln91 : 2
		trunc_ln : 3
		sext_ln91 : 4
		memWR_addr : 5
	State 6
		numWrites_loc_0 : 1
		add_ln79 : 2
		store_ln60 : 3
	State 7
		zext_ln93 : 1
		write_ln93 : 2
		zext_ln94 : 1
		write_ln94 : 2
		zext_ln95 : 1
		write_ln95 : 2
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln71_fu_387      |    0    |    0    |    12   |
|    add   |       add_ln67_fu_411      |    0    |    0    |    12   |
|          |       add_ln91_fu_458      |    0    |    0    |    71   |
|          |       add_ln79_fu_489      |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln66_fu_399      |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_516         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | width_img_read_read_fu_144 |    0    |    0    |    0    |
|   read   |    memW_read_read_fu_150   |    0    |    0    |    0    |
|          |      empty_read_fu_176     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| nbreadreq|    tmp_nbreadreq_fu_156    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_194    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   write_ln91_write_fu_201  |    0    |    0    |    0    |
|          |   write_ln92_write_fu_209  |    0    |    0    |    0    |
|   write  |   write_ln93_write_fu_216  |    0    |    0    |    0    |
|          |   write_ln94_write_fu_223  |    0    |    0    |    0    |
|          |   write_ln95_write_fu_230  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   input_data_data_fu_302   |    0    |    0    |    0    |
|extractvalue|   input_data_user_fu_306   |    0    |    0    |    0    |
|          |   input_data_last_fu_310   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       data_wr_fu_336       |    0    |    0    |    0    |
|partselect|         col_fu_350         |    0    |    0    |    0    |
|          |       trunc_ln_fu_463      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |         row_fu_346         |    0    |    0    |    0    |
|          |        width_fu_360        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln86_fu_364      |    0    |    0    |    0    |
|          |     zext_ln86_1_fu_368     |    0    |    0    |    0    |
|          |     zext_ln86_2_fu_372     |    0    |    0    |    0    |
|   zext   |      zext_ln91_fu_454      |    0    |    0    |    0    |
|          |      zext_ln93_fu_501      |    0    |    0    |    0    |
|          |      zext_ln94_fu_506      |    0    |    0    |    0    |
|          |      zext_ln95_fu_511      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln_fu_447       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln91_fu_473      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   146   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln67_reg_598      |   11   |
|       add_ln71_reg_590      |   12   |
|       add_ln79_reg_609      |   32   |
|       add_ln86_reg_569      |   23   |
|         col_reg_549         |   11   |
| columns_counter_load_reg_579|   12   |
|       data_wr_reg_544       |   32   |
|       empty_22_reg_288      |   12   |
|   input_data_user_reg_533   |    1   |
| max_col_counter_load_reg_584|   12   |
|max_col_counter_loc_0_reg_238|   12   |
|max_col_counter_loc_1_reg_274|   12   |
|      memWR_addr_reg_603     |   32   |
|      memW_read_reg_524      |   64   |
|   next_reset_load_reg_540   |    1   |
|   numWrites_loc_0_reg_248   |   32   |
|  rows_counter_load_reg_574  |   11   |
|  rows_counter_loc_0_reg_261 |   11   |
|         tmp_reg_529         |    1   |
|     zext_ln86_1_reg_559     |   23   |
|     zext_ln86_2_reg_564     |   23   |
|      zext_ln86_reg_554      |   23   |
+-----------------------------+--------+
|            Total            |   403  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_194 |  p0  |   2  |   1  |    2   |
|      grp_fu_516      |  p0  |   2  |  12  |   24   ||    9    |
|      grp_fu_516      |  p1  |   3  |  11  |   33   ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   59   ||  4.8833 ||    23   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   146  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   23   |
|  Register |    -   |    -   |   403  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   403  |   169  |
+-----------+--------+--------+--------+--------+
