// SPDX-License-Identifier: GPL-2.0-only
/*
 * Amlogic Meson8b, Meson8m2 and GXBB DWMAC glue layer
 *
 * Copyright (C) 2016 Martin Blumenstingl <martin.blumenstingl@googlemail.com>
 */

#include <linux/bitfield.h>
#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/device.h>
#include <linux/ethtool.h>
#include <linux/io.h>
#include <linux/ioport.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_net.h>
#include <linux/mfd/syscon.h>
#include <linux/platform_device.h>
#include <linux/stmmac.h>

#include "stmmac_platform.h"
#if IS_ENABLED(CONFIG_AMLOGIC_ETH_PRIVE)
#include <linux/amlogic/cpu_version.h>
#ifdef CONFIG_PM_SLEEP
#include <linux/amlogic/scpi_protocol.h>
#ifdef MBOX_NEW_VERSION
#include <linux/amlogic/aml_mbox.h>
#endif
#include <linux/input.h>
#include <linux/amlogic/pm.h>
#include <linux/amlogic/arm-smccc.h>
#endif
#include <linux/amlogic/aml_phy_debug.h>
#include "amlogic-wol.h"
#endif

#define PRG_ETH0			0x0

#define PRG_ETH0_RGMII_MODE		BIT(0)

#define PRG_ETH0_EXT_PHY_MODE_MASK	GENMASK(2, 0)
#define PRG_ETH0_EXT_MII_MODE		0
#define PRG_ETH0_EXT_RGMII_MODE		1
#define PRG_ETH0_EXT_RMII_MODE		4

#if IS_ENABLED(CONFIG_AMLOGIC_ETH_PRIVE)
#define PRG_ETH0_MAC_ENABLE_RX		BIT(2)
#define PRG_ETH0_MAC_ENABLE_TX		BIT(3)
#endif

/* mux to choose between fclk_div2 (bit unset) and mpll2 (bit set) */
#define PRG_ETH0_CLK_M250_SEL_MASK	GENMASK(4, 4)

/* TX clock delay in ns = "8ns / 4 * tx_dly_val" (where 8ns are exactly one
 * cycle of the 125MHz RGMII TX clock):
 * 0ns = 0x0, 2ns = 0x1, 4ns = 0x2, 6ns = 0x3
 */
#define PRG_ETH0_TXDLY_MASK		GENMASK(6, 5)

/* divider for the result of m250_sel */
#define PRG_ETH0_CLK_M250_DIV_SHIFT	7
#define PRG_ETH0_CLK_M250_DIV_WIDTH	3

#define PRG_ETH0_RGMII_TX_CLK_EN	10

#define PRG_ETH0_INVERTED_RMII_CLK	BIT(11)
#define PRG_ETH0_TX_AND_PHY_REF_CLK	BIT(12)

/* Bypass (= 0, the signal from the GPIO input directly connects to the
 * internal sampling) or enable (= 1) the internal logic for RXEN and RXD[3:0]
 * timing tuning.
 */
#define PRG_ETH0_ADJ_ENABLE		BIT(13)
/* Controls whether the RXEN and RXD[3:0] signals should be aligned with the
 * input RX rising/falling edge and sent to the Ethernet internals. This sets
 * the automatically delay and skew automatically (internally).
 */
#define PRG_ETH0_ADJ_SETUP		BIT(14)
/* An internal counter based on the "timing-adjustment" clock. The counter is
 * cleared on both, the falling and rising edge of the RX_CLK. This selects the
 * delay (= the counter value) when to start sampling RXEN and RXD[3:0].
 */
#define PRG_ETH0_ADJ_DELAY		GENMASK(19, 15)
/* Adjusts the skew between each bit of RXEN and RXD[3:0]. If a signal has a
 * large input delay, the bit for that signal (RXEN = bit 0, RXD[3] = bit 1,
 * ...) can be configured to be 1 to compensate for a delay of about 1ns.
 */
#define PRG_ETH0_ADJ_SKEW		GENMASK(24, 20)

#define PRG_ETH1			0x4

/* Defined for adding a delay to the input RX_CLK for better timing.
 * Each step is 200ps. These bits are used with external RGMII PHYs
 * because RGMII RX only has the small window. cfg_rxclk_dly can
 * adjust the window between RX_CLK and RX_DATA and improve the stability
 * of "rx data valid".
 */
#define PRG_ETH1_CFG_RXCLK_DLY		GENMASK(19, 16)

#define PRG_ETH_TX_GLITCH_FIX		0x28

struct meson8b_dwmac;

struct meson8b_dwmac_data {
	int (*set_phy_mode)(struct meson8b_dwmac *dwmac);
	bool has_prg_eth1_rgmii_rx_delay;
#if IS_ENABLED(CONFIG_AMLOGIC_ETH_PRIVE)
#ifdef CONFIG_PM_SLEEP
	int (*suspend)(struct meson8b_dwmac *dwmac);
	void (*resume)(struct meson8b_dwmac *dwmac);
#endif
#endif
};

struct meson8b_dwmac {
	struct device			*dev;
	void __iomem			*regs;

	const struct meson8b_dwmac_data	*data;
	phy_interface_t			phy_mode;
	struct clk			*rgmii_tx_clk;
	u32				tx_delay_ns;
	u32				rx_delay_ps;
	struct clk			*timing_adj_clk;
#if IS_ENABLED(CONFIG_AMLOGIC_ETH_PRIVE)
#ifdef CONFIG_PM_SLEEP
	struct input_dev		*input_dev;
	struct mbox_chan		*mbox_chan;
#if IS_ENABLED(CONFIG_AMLOGIC_WOL)
	bool				wol_en;		/* MAC frames are processed in BL30 */
#endif
#endif
#endif
};

struct meson8b_dwmac_clk_configs {
	struct clk_mux		m250_mux;
	struct clk_divider	m250_div;
	struct clk_fixed_factor	fixed_div2;
	struct clk_gate		rgmii_tx_en;
};

static void meson8b_dwmac_mask_bits(struct meson8b_dwmac *dwmac, u32 reg,
				    u32 mask, u32 value)
{
	u32 data;

	data = readl(dwmac->regs + reg);
	data &= ~mask;
	data |= (value & mask);

	writel(data, dwmac->regs + reg);
}

static struct clk *meson8b_dwmac_register_clk(struct meson8b_dwmac *dwmac,
					      const char *name_suffix,
					      const struct clk_parent_data *parents,
					      int num_parents,
					      const struct clk_ops *ops,
					      struct clk_hw *hw)
{
	struct clk_init_data init = { };
	char clk_name[32];

	snprintf(clk_name, sizeof(clk_name), "%s#%s", dev_name(dwmac->dev),
		 name_suffix);

	init.name = clk_name;
	init.ops = ops;
	init.flags = CLK_SET_RATE_PARENT;
	init.parent_data = parents;
	init.num_parents = num_parents;

	hw->init = &init;

	return devm_clk_register(dwmac->dev, hw);
}

static int meson8b_init_rgmii_tx_clk(struct meson8b_dwmac *dwmac)
{
	struct clk *clk;
	struct device *dev = dwmac->dev;
	static const struct clk_parent_data mux_parents[] = {
		{ .fw_name = "clkin0", },
		{ .index = -1, },
	};
	static const struct clk_div_table div_table[] = {
		{ .div = 2, .val = 2, },
		{ .div = 3, .val = 3, },
		{ .div = 4, .val = 4, },
		{ .div = 5, .val = 5, },
		{ .div = 6, .val = 6, },
		{ .div = 7, .val = 7, },
		{ /* end of array */ }
	};
	struct meson8b_dwmac_clk_configs *clk_configs;
	struct clk_parent_data parent_data = { };

	clk_configs = devm_kzalloc(dev, sizeof(*clk_configs), GFP_KERNEL);
	if (!clk_configs)
		return -ENOMEM;

	clk_configs->m250_mux.reg = dwmac->regs + PRG_ETH0;
	clk_configs->m250_mux.shift = __ffs(PRG_ETH0_CLK_M250_SEL_MASK);
	clk_configs->m250_mux.mask = PRG_ETH0_CLK_M250_SEL_MASK >>
				     clk_configs->m250_mux.shift;
	clk = meson8b_dwmac_register_clk(dwmac, "m250_sel", mux_parents,
					 ARRAY_SIZE(mux_parents), &clk_mux_ops,
					 &clk_configs->m250_mux.hw);
	if (WARN_ON(IS_ERR(clk)))
		return PTR_ERR(clk);

	parent_data.hw = &clk_configs->m250_mux.hw;
	clk_configs->m250_div.reg = dwmac->regs + PRG_ETH0;
	clk_configs->m250_div.shift = PRG_ETH0_CLK_M250_DIV_SHIFT;
	clk_configs->m250_div.width = PRG_ETH0_CLK_M250_DIV_WIDTH;
	clk_configs->m250_div.table = div_table;
	clk_configs->m250_div.flags = CLK_DIVIDER_ALLOW_ZERO |
				      CLK_DIVIDER_ROUND_CLOSEST;
	clk = meson8b_dwmac_register_clk(dwmac, "m250_div", &parent_data, 1,
					 &clk_divider_ops,
					 &clk_configs->m250_div.hw);
	if (WARN_ON(IS_ERR(clk)))
		return PTR_ERR(clk);

	parent_data.hw = &clk_configs->m250_div.hw;
	clk_configs->fixed_div2.mult = 1;
	clk_configs->fixed_div2.div = 2;
	clk = meson8b_dwmac_register_clk(dwmac, "fixed_div2", &parent_data, 1,
					 &clk_fixed_factor_ops,
					 &clk_configs->fixed_div2.hw);
	if (WARN_ON(IS_ERR(clk)))
		return PTR_ERR(clk);

	parent_data.hw = &clk_configs->fixed_div2.hw;
	clk_configs->rgmii_tx_en.reg = dwmac->regs + PRG_ETH0;
	clk_configs->rgmii_tx_en.bit_idx = PRG_ETH0_RGMII_TX_CLK_EN;
	clk = meson8b_dwmac_register_clk(dwmac, "rgmii_tx_en", &parent_data, 1,
					 &clk_gate_ops,
					 &clk_configs->rgmii_tx_en.hw);
	if (WARN_ON(IS_ERR(clk)))
		return PTR_ERR(clk);

	dwmac->rgmii_tx_clk = clk;

	return 0;
}

static int meson8b_set_phy_mode(struct meson8b_dwmac *dwmac)
{
	switch (dwmac->phy_mode) {
	case PHY_INTERFACE_MODE_RGMII:
	case PHY_INTERFACE_MODE_RGMII_RXID:
	case PHY_INTERFACE_MODE_RGMII_ID:
	case PHY_INTERFACE_MODE_RGMII_TXID:
		/* enable RGMII mode */
		meson8b_dwmac_mask_bits(dwmac, PRG_ETH0,
					PRG_ETH0_RGMII_MODE,
					PRG_ETH0_RGMII_MODE);
		break;
	case PHY_INTERFACE_MODE_RMII:
		/* disable RGMII mode -> enables RMII mode */
		meson8b_dwmac_mask_bits(dwmac, PRG_ETH0,
					PRG_ETH0_RGMII_MODE, 0);
		break;
	default:
		dev_err(dwmac->dev, "fail to set phy-mode %s\n",
			phy_modes(dwmac->phy_mode));
		return -EINVAL;
	}

	return 0;
}

static int meson_axg_set_phy_mode(struct meson8b_dwmac *dwmac)
{
	switch (dwmac->phy_mode) {
	case PHY_INTERFACE_MODE_RGMII:
	case PHY_INTERFACE_MODE_RGMII_RXID:
	case PHY_INTERFACE_MODE_RGMII_ID:
	case PHY_INTERFACE_MODE_RGMII_TXID:
		/* enable RGMII mode */
		meson8b_dwmac_mask_bits(dwmac, PRG_ETH0,
					PRG_ETH0_EXT_PHY_MODE_MASK,
					PRG_ETH0_EXT_RGMII_MODE);
		break;
	case PHY_INTERFACE_MODE_RMII:
		/* disable RGMII mode -> enables RMII mode */
		meson8b_dwmac_mask_bits(dwmac, PRG_ETH0,
					PRG_ETH0_EXT_PHY_MODE_MASK,
					PRG_ETH0_EXT_RMII_MODE);
		break;
	case PHY_INTERFACE_MODE_MII:
		/* enables MII mode */
		meson8b_dwmac_mask_bits(dwmac, PRG_ETH0,
					PRG_ETH0_EXT_PHY_MODE_MASK,
					PRG_ETH0_EXT_MII_MODE);
		break;
	default:
		dev_err(dwmac->dev, "fail to set phy-mode %s\n",
			phy_modes(dwmac->phy_mode));
		return -EINVAL;
	}

	return 0;
}

static void meson8b_clk_disable_unprepare(void *data)
{
	clk_disable_unprepare(data);
}

static int meson8b_devm_clk_prepare_enable(struct meson8b_dwmac *dwmac,
					   struct clk *clk)
{
	int ret;

	ret = clk_prepare_enable(clk);
	if (ret)
		return ret;

	return devm_add_action_or_reset(dwmac->dev,
					meson8b_clk_disable_unprepare, clk);
}

static int meson8b_init_rgmii_delays(struct meson8b_dwmac *dwmac)
{
	u32 tx_dly_config, rx_adj_config, cfg_rxclk_dly, delay_config;
	int ret;

	rx_adj_config = 0;
	cfg_rxclk_dly = 0;
	tx_dly_config = FIELD_PREP(PRG_ETH0_TXDLY_MASK,
				   dwmac->tx_delay_ns >> 1);

	if (dwmac->data->has_prg_eth1_rgmii_rx_delay)
		cfg_rxclk_dly = FIELD_PREP(PRG_ETH1_CFG_RXCLK_DLY,
					   dwmac->rx_delay_ps / 200);
	else if (dwmac->rx_delay_ps == 2000)
		rx_adj_config = PRG_ETH0_ADJ_ENABLE | PRG_ETH0_ADJ_SETUP;

	switch (dwmac->phy_mode) {
	case PHY_INTERFACE_MODE_RGMII:
		delay_config = tx_dly_config | rx_adj_config;
		break;
	case PHY_INTERFACE_MODE_RGMII_RXID:
		delay_config = tx_dly_config;
		cfg_rxclk_dly = 0;
		break;
	case PHY_INTERFACE_MODE_RGMII_TXID:
		delay_config = rx_adj_config;
		break;
	case PHY_INTERFACE_MODE_RGMII_ID:
	case PHY_INTERFACE_MODE_RMII:
	case PHY_INTERFACE_MODE_MII:
		delay_config = 0;
		cfg_rxclk_dly = 0;
		break;
	default:
		dev_err(dwmac->dev, "unsupported phy-mode %s\n",
			phy_modes(dwmac->phy_mode));
		return -EINVAL;
	}

	if (delay_config & PRG_ETH0_ADJ_ENABLE) {
		if (!dwmac->timing_adj_clk) {
			dev_err(dwmac->dev,
				"The timing-adjustment clock is mandatory for the RX delay re-timing\n");
			return -EINVAL;
		}

		/* The timing adjustment logic is driven by a separate clock */
		ret = meson8b_devm_clk_prepare_enable(dwmac,
						      dwmac->timing_adj_clk);
		if (ret) {
			dev_err(dwmac->dev,
				"Failed to enable the timing-adjustment clock\n");
			return ret;
		}
	}

	meson8b_dwmac_mask_bits(dwmac, PRG_ETH0, PRG_ETH0_TXDLY_MASK |
				PRG_ETH0_ADJ_ENABLE | PRG_ETH0_ADJ_SETUP |
				PRG_ETH0_ADJ_DELAY | PRG_ETH0_ADJ_SKEW,
				delay_config);

	meson8b_dwmac_mask_bits(dwmac, PRG_ETH1, PRG_ETH1_CFG_RXCLK_DLY,
				cfg_rxclk_dly);

	return 0;
}

static int meson8b_init_prg_eth(struct meson8b_dwmac *dwmac)
{
	int ret;

	if (phy_interface_mode_is_rgmii(dwmac->phy_mode)) {
		/* only relevant for RMII mode -> disable in RGMII mode */
		meson8b_dwmac_mask_bits(dwmac, PRG_ETH0,
					PRG_ETH0_INVERTED_RMII_CLK, 0);

		/* Configure the 125MHz RGMII TX clock, the IP block changes
		 * the output automatically (= without us having to configure
		 * a register) based on the line-speed (125MHz for Gbit speeds,
		 * 25MHz for 100Mbit/s and 2.5MHz for 10Mbit/s).
		 */
		ret = clk_set_rate(dwmac->rgmii_tx_clk, 125 * 1000 * 1000);
		if (ret) {
			dev_err(dwmac->dev,
				"failed to set RGMII TX clock\n");
			return ret;
		}

		ret = meson8b_devm_clk_prepare_enable(dwmac,
						      dwmac->rgmii_tx_clk);
		if (ret) {
			dev_err(dwmac->dev,
				"failed to enable the RGMII TX clock\n");
			return ret;
		}
	} else {
		/* invert internal clk_rmii_i to generate 25/2.5 tx_rx_clk */
		meson8b_dwmac_mask_bits(dwmac, PRG_ETH0,
					PRG_ETH0_INVERTED_RMII_CLK,
					PRG_ETH0_INVERTED_RMII_CLK);
	}

	/* enable TX_CLK and PHY_REF_CLK generator */
	meson8b_dwmac_mask_bits(dwmac, PRG_ETH0, PRG_ETH0_TX_AND_PHY_REF_CLK,
				PRG_ETH0_TX_AND_PHY_REF_CLK);

	return 0;
}

#if IS_ENABLED(CONFIG_AMLOGIC_ETH_PRIVE)
#ifdef CONFIG_PM_SLEEP
static bool mac_wol_enable;
void set_wol_notify_bl31(u32 enable_bl31)
{
	struct arm_smccc_res res;

	arm_smccc_smc(0x8200009D, enable_bl31,
					0, 0, 0, 0, 0, 0, &res);
}

static void set_wol_notify_bl30(struct meson8b_dwmac *dwmac, u32 enable_bl30)
{
	#ifdef MBOX_NEW_VERSION
	aml_mbox_transfer_data(dwmac->mbox_chan, MBOX_CMD_SET_ETHERNET_WOL,
			       &enable_bl30, 4, NULL, 0, MBOX_SYNC);
	#else
	scpi_set_ethernet_wol(enable_bl30);
	#endif
}
#endif
void __iomem *ee_reset_base;
int eth_reset_bit;
unsigned int mc_val;
unsigned int phy_mii_clk_sel;
static int aml_custom_setting(struct platform_device *pdev, struct meson8b_dwmac *dwmac)
{
	struct device_node *np = pdev->dev.of_node;
	struct net_device *ndev = platform_get_drvdata(pdev);
	struct stmmac_priv *priv = netdev_priv(ndev);
	void __iomem *addr = NULL;
	unsigned int cali_val = 0;
	unsigned int eth_reset_reg;

	pr_debug("aml_cust_setting\n");

	if (of_property_read_u32(np, "eth_reset_reg", &eth_reset_reg) == 0) {
		addr = devm_ioremap(&pdev->dev, eth_reset_reg, 4);
		if (IS_ERR_OR_NULL(addr)) {
			dev_err(&pdev->dev, "Unable to map reset base\n");
			ee_reset_base = NULL;
		} else {
			pr_info("eth_reset_reg=0x%x\n", eth_reset_reg);
			ee_reset_base = addr;
			if (of_property_read_u32(np, "eth_reset_bit", &eth_reset_bit) != 0)
				eth_reset_bit = 11;
			pr_info("eth_reset_bit=%d\n", eth_reset_bit);
		}
	} else {
		ee_reset_base = NULL;
	}

	if (of_property_read_u32(np, "mc_val", &mc_val) == 0) {
		pr_debug("cover mc_val as 0x%x\n", mc_val);
		writel(mc_val, dwmac->regs + PRG_ETH0);
	}

	if (of_property_read_u32(np, "phy-mii-clk-sel", &phy_mii_clk_sel) == 0) {
		pr_info("config phy-mii-clk-sel as 0x%x\n", phy_mii_clk_sel);
		/* mii_clk_sel switch to RMII interface */
		writel(phy_mii_clk_sel, dwmac->regs + PRG_ETH_TX_GLITCH_FIX);
	}

	if (of_property_read_u32(np, "eee-enable", &priv->eth_priv.inphy_eee_enable) != 0)
		priv->eth_priv.inphy_eee_enable = 0; // not found, default eee disable

	if (of_property_read_u32(np, "internal_phy", &priv->eth_priv.internal_phy) != 0)
		pr_debug("use default internal_phy as 0\n");

	ndev->ethtool->wol_enabled = true;
#ifdef CONFIG_PM_SLEEP
	if (priv->eth_priv.internal_phy == 2) {
		if (of_property_read_u32(np, "wol", &priv->eth_priv.support_gpio_wol) != 0) {
			pr_info("no gpio wol %d\n", priv->eth_priv.support_gpio_wol);
		} else {
			pr_info("gpio %d\n", priv->eth_priv.support_gpio_wol);
			ndev->ethtool->wol_enabled = false;
		}

		if (of_property_read_u32(np, "mdns_wkup", &priv->eth_priv.exphy_mdns_wkup) == 0)
			pr_debug("feature exphy_mdns_wkup\n");
	} else {
		if (of_property_read_u32(np, "mac_wol", &priv->eth_priv.wol_switch_from_user) == 0)
			pr_info("feature mac_wol\n");

		if (of_property_read_u32(np, "mdns_wkup",
					 &priv->eth_priv.mdns_switch_from_user) == 0)
			pr_debug("feature mdns_switch_from_user\n");
	}
#if IS_ENABLED(CONFIG_AMLOGIC_WOL)
	dwmac->wol_en = of_property_read_bool(np, "amlogic,wol-enable");
#endif
#endif

	/*internal_phy 1:inphy;2:exphy; 0 as default*/
	if (priv->eth_priv.internal_phy == 2) {
		ndev->ethtool->wol_enabled = false;
		if (of_property_read_u32(np, "cali_val", &cali_val) != 0)
			pr_err("set default cali_val as 0\n");
		writel(cali_val, dwmac->regs + PRG_ETH1);
	}
	mc_val = readl(dwmac->regs + PRG_ETH0);

	return 0;
}
#endif

static int meson8b_dwmac_probe(struct platform_device *pdev)
{
	struct plat_stmmacenet_data *plat_dat;
	struct stmmac_resources stmmac_res;
	struct meson8b_dwmac *dwmac;
#if IS_ENABLED(CONFIG_AMLOGIC_ETH_PRIVE)
#ifdef CONFIG_PM_SLEEP
	struct input_dev *input_dev;
#endif
	struct net_device *ndev = platform_get_drvdata(pdev);
	struct stmmac_priv *priv = netdev_priv(ndev);
#endif
	int ret;

	ret = stmmac_get_platform_resources(pdev, &stmmac_res);
	if (ret)
		return ret;

	plat_dat = devm_stmmac_probe_config_dt(pdev, stmmac_res.mac);
	if (IS_ERR(plat_dat))
		return PTR_ERR(plat_dat);

	dwmac = devm_kzalloc(&pdev->dev, sizeof(*dwmac), GFP_KERNEL);
	if (!dwmac)
		return -ENOMEM;

	dwmac->data = (const struct meson8b_dwmac_data *)
		of_device_get_match_data(&pdev->dev);
	if (!dwmac->data)
		return -EINVAL;
	dwmac->regs = devm_platform_ioremap_resource(pdev, 1);
	if (IS_ERR(dwmac->regs))
		return PTR_ERR(dwmac->regs);

	dwmac->dev = &pdev->dev;
	ret = of_get_phy_mode(pdev->dev.of_node, &dwmac->phy_mode);
	if (ret) {
		dev_err(&pdev->dev, "missing phy-mode property\n");
		return ret;
	}

	/* use 2ns as fallback since this value was previously hardcoded */
	if (of_property_read_u32(pdev->dev.of_node, "amlogic,tx-delay-ns",
				 &dwmac->tx_delay_ns))
		dwmac->tx_delay_ns = 2;

	/* RX delay defaults to 0ps since this is what many boards use */
	if (of_property_read_u32(pdev->dev.of_node, "rx-internal-delay-ps",
				 &dwmac->rx_delay_ps)) {
		if (!of_property_read_u32(pdev->dev.of_node,
					  "amlogic,rx-delay-ns",
					  &dwmac->rx_delay_ps))
			/* convert ns to ps */
			dwmac->rx_delay_ps *= 1000;
	}

	if (dwmac->data->has_prg_eth1_rgmii_rx_delay) {
		if (dwmac->rx_delay_ps > 3000 || dwmac->rx_delay_ps % 200) {
			dev_err(dwmac->dev,
				"The RGMII RX delay range is 0..3000ps in 200ps steps");
			return -EINVAL;
		}
	} else {
		if (dwmac->rx_delay_ps != 0 && dwmac->rx_delay_ps != 2000) {
			dev_err(dwmac->dev,
				"The only allowed RGMII RX delays values are: 0ps, 2000ps");
			return -EINVAL;
		}
	}

	dwmac->timing_adj_clk = devm_clk_get_optional(dwmac->dev,
						      "timing-adjustment");
	if (IS_ERR(dwmac->timing_adj_clk))
		return PTR_ERR(dwmac->timing_adj_clk);

	ret = meson8b_init_rgmii_delays(dwmac);
	if (ret)
		return ret;

	ret = meson8b_init_rgmii_tx_clk(dwmac);
	if (ret)
		return ret;

	ret = dwmac->data->set_phy_mode(dwmac);
	if (ret)
		return ret;

	ret = meson8b_init_prg_eth(dwmac);
	if (ret)
		return ret;

	plat_dat->bsp_priv = dwmac;

#if IS_ENABLED(CONFIG_AMLOGIC_ETH_PRIVE)
	ret = stmmac_dvr_probe(&pdev->dev, plat_dat, &stmmac_res);
	if (ret)
		return ret;
	aml_custom_setting(pdev, dwmac);
#ifdef CONFIG_PM_SLEEP
	device_init_wakeup(&pdev->dev, true);
	mac_wol_enable = priv->eth_priv.wol_switch_from_user;

	/*input device to send virtual pwr key for android*/
	input_dev = input_allocate_device();
	if (!input_dev) {
		pr_err("[abner test]input_allocate_device failed\n");
		return -EINVAL;
	}
	set_bit(EV_KEY,  input_dev->evbit);
	set_bit(KEY_POWER, input_dev->keybit);
	set_bit(133, input_dev->keybit);

	input_dev->name = "input_ethrcu";
	input_dev->phys = "input_ethrcu/input0";
	input_dev->dev.parent = &pdev->dev;
	input_dev->id.bustype = BUS_ISA;
	input_dev->id.vendor = 0x0001;
	input_dev->id.product = 0x0001;
	input_dev->id.version = 0x0100;
	input_dev->rep[REP_DELAY] = 0xffffffff;
	input_dev->rep[REP_PERIOD] = 0xffffffff;
	ret = input_register_device(input_dev);
	if (ret < 0) {
		pr_err("[abner test]input_register_device failed: %d\n", ret);
		input_free_device(input_dev);
		return -EINVAL;
	}
	dwmac->input_dev = input_dev;

#ifdef MBOX_NEW_VERSION
	dwmac->mbox_chan = aml_mbox_request_channel_byidx(&pdev->dev, 0);
#endif
#if IS_ENABLED(CONFIG_AMLOGIC_WOL)
	if (dwmac->wol_en)
		amlogic_wol_setup(dwmac->dev, dwmac->mbox_chan);
#endif
#endif
	return 0;
#else
	return stmmac_dvr_probe(&pdev->dev, plat_dat, &stmmac_res);
#endif
}

#if IS_ENABLED(CONFIG_AMLOGIC_ETH_PRIVE)
#ifdef CONFIG_PM_SLEEP
static void meson8b_dwmac_shutdown(struct platform_device *pdev)
{
	struct net_device *ndev = platform_get_drvdata(pdev);
	struct stmmac_priv *priv = netdev_priv(ndev);
	struct meson8b_dwmac *dwmac = get_stmmac_bsp_priv(&pdev->dev);
	int ret;

	if (priv->eth_priv.internal_phy == 2) {
		set_wol_notify_bl31(0);
		set_wol_notify_bl30(dwmac, 2);
	} else {
		set_wol_notify_bl31(0);
		set_wol_notify_bl30(dwmac, 0);
	}

	pr_info("aml_eth_shutdown\n");
	ret = stmmac_suspend(priv->device);
	if (priv->eth_priv.internal_phy != 2) {
		if (dwmac->data->suspend)
			ret = dwmac->data->suspend(dwmac);
	}
}

static int dwmac_suspend(struct meson8b_dwmac *dwmac)
{
	struct net_device *ndev = dev_get_drvdata(dwmac->dev);
	struct stmmac_priv *priv = netdev_priv(ndev);

	pr_info("disable analog\n");
	writel(0x00000000, priv->eth_priv.phy_analog_config_addr + 0x0);
	writel(0x003e0000, priv->eth_priv.phy_analog_config_addr + 0x4);
	writel(0x12844008, priv->eth_priv.phy_analog_config_addr + 0x8);
	writel(0x0800a40c, priv->eth_priv.phy_analog_config_addr + 0xc);
	writel(0x00000000, priv->eth_priv.phy_analog_config_addr + 0x10);
	writel(0x031d161c, priv->eth_priv.phy_analog_config_addr + 0x14);
	writel(0x00001683, priv->eth_priv.phy_analog_config_addr + 0x18);
	if (priv->eth_priv.phy_pll_mode == 1)
		writel(0x608200a0, priv->eth_priv.phy_analog_config_addr + 0x44);
	else if (priv->eth_priv.phy_pll_mode == 3) /*s7d*/
		writel(readl(priv->eth_priv.phy_analog_config_addr + 0x50) & 0xfffffffc,
		       priv->eth_priv.phy_analog_config_addr + 0x50);
	else
		writel(0x09c0040a, priv->eth_priv.phy_analog_config_addr + 0x44);
	return 0;
}

static void dwmac_resume(struct meson8b_dwmac *dwmac)
{
	struct net_device *ndev = dev_get_drvdata(dwmac->dev);
	struct stmmac_priv *priv = netdev_priv(ndev);

	pr_info("recover analog\n");
	if (priv->eth_priv.phy_pll_mode == 1) {
		writel(0x608200a0, priv->eth_priv.phy_analog_config_addr + 0x44);
		writel(0xea002000, priv->eth_priv.phy_analog_config_addr + 0x48);
		writel(0x00000150, priv->eth_priv.phy_analog_config_addr + 0x4c);
		writel(0x00000000, priv->eth_priv.phy_analog_config_addr + 0x50);
		writel(0x708200a0, priv->eth_priv.phy_analog_config_addr + 0x44);
		usleep_range(100, 200);
		writel(0x508200a0, priv->eth_priv.phy_analog_config_addr + 0x44);
		writel(0x00000110, priv->eth_priv.phy_analog_config_addr + 0x4c);
		if (priv->eth_priv.phy_mode == 2) {
			writel(0x74047, priv->eth_priv.phy_analog_config_addr + 0x84);
			writel(0x34047, priv->eth_priv.phy_analog_config_addr + 0x84);
			writel(0x74047, priv->eth_priv.phy_analog_config_addr + 0x84);
		}
	} else if (priv->eth_priv.phy_pll_mode == 2) {/*s7 new*/
		writel(0x00510630, priv->eth_priv.phy_analog_config_addr + 0x44);
		writel(0x222210a0, priv->eth_priv.phy_analog_config_addr + 0x48);
		writel(0x00518630, priv->eth_priv.phy_analog_config_addr + 0x44);
		usleep_range(100, 200);
		writel(0x222200a0, priv->eth_priv.phy_analog_config_addr + 0x48);
		usleep_range(100, 200);
		writel(0x00118630, priv->eth_priv.phy_analog_config_addr + 0x44);

		usleep_range(800, 1000);
		writel(0x12804008, priv->eth_priv.phy_analog_config_addr + 0x8);
	} else if (priv->eth_priv.phy_pll_mode == 3) {/*s7d new*/
		writel(readl(priv->eth_priv.phy_analog_config_addr + 0x50) & 0xfffffffc,
		       priv->eth_priv.phy_analog_config_addr + 0x50);
		writel(0x00c091a2, priv->eth_priv.phy_analog_config_addr + 0x44);
		writel(0x01111140, priv->eth_priv.phy_analog_config_addr + 0x48);
		writel(readl(priv->eth_priv.phy_analog_config_addr + 0x50) | 0x2,
		       priv->eth_priv.phy_analog_config_addr + 0x50);
		usleep_range(100, 200);
		writel(readl(priv->eth_priv.phy_analog_config_addr + 0x50) | 0x3,
		       priv->eth_priv.phy_analog_config_addr + 0x50);
		usleep_range(100, 200);
		writel(0x00e091a2, priv->eth_priv.phy_analog_config_addr + 0x44);
		usleep_range(800, 1000);

		writel(0x12804008, priv->eth_priv.phy_analog_config_addr + 0x8);
	} else if (priv->eth_priv.phy_pll_mode == 4) {/*t6x*/
		writel(0x07d21003, priv->eth_priv.phy_analog_config_addr + 0x44);
		writel(0x000008c0, priv->eth_priv.phy_analog_config_addr + 0x48);
		usleep_range(100, 200);
		writel(0x07d21007, priv->eth_priv.phy_analog_config_addr + 0x44);
		usleep_range(100, 200);
		writel(0x07d21006, priv->eth_priv.phy_analog_config_addr + 0x44);
		usleep_range(100, 200);
		writel(0x07d21004, priv->eth_priv.phy_analog_config_addr + 0x44);

		usleep_range(800, 1000);
		writel(0x12804008, priv->eth_priv.phy_analog_config_addr + 0x8);
	} else {
		writel(0x19c0040a, priv->eth_priv.phy_analog_config_addr + 0x44);
	}
	writel(0x0, priv->eth_priv.phy_analog_config_addr + 0x4);
}

int backup_adv;
int without_reset;
static int meson8b_suspend(struct device *dev)
{
	struct net_device *ndev = dev_get_drvdata(dev);
	struct stmmac_priv *priv = netdev_priv(ndev);
	struct meson8b_dwmac *dwmac = priv->plat->bsp_priv;
	struct phy_device *phydev = ndev->phydev;
	int ret;

#if IS_ENABLED(CONFIG_AMLOGIC_WOL)
	/* Using the new WOL mode (processing MAC frames in BL30) */
	if (dwmac->wol_en) {
		/* disable the old WOL to prevent the MAC from being re-enabled */
		priv->eth_priv.wol_switch_from_user = 0;
		/* enable WOL when phy ready and wakeup source is not empty */
		if (phydev && amlogic_wol_wakeup_src_not_empty(dev)) {
			phydev->irq_suspended = 0;
			set_wol_notify_bl31(true);
			set_wol_notify_bl30(dwmac, 4);
			amlogic_wol_enter(dev);
		} else {
			set_wol_notify_bl30(dwmac, false);
			/* if it is not an external phy */
			if (priv->eth_priv.internal_phy != 2 && dwmac->data->suspend)
				dwmac->data->suspend(dwmac);
		}
		return stmmac_suspend(dev);
	}
#endif

	/*open wol, shutdown phy when not link*/
	if (priv->eth_priv.wol_switch_from_user && phydev && phydev->link) {
		set_wol_notify_bl31(true);
		set_wol_notify_bl30(dwmac, true);
		/*our phy not support wol by now*/
		phydev->irq_suspended = 0;
		if (priv->eth_priv.mdns_switch_from_user)
			priv->wolopts = (0x1 << 5) | (0x1 << 8);
		else
			priv->wolopts = WAKE_MAGIC;
		ret = stmmac_suspend(dev);
		without_reset = 1;
	} else {
		if (priv->eth_priv.support_gpio_wol == 0 && priv->eth_priv.internal_phy == 2) {
			pr_info("suspend: pull exphy reset\n");
			set_wol_notify_bl31(false);
			set_wol_notify_bl30(dwmac, 2);
		} else {
			pr_info("suspend: exphy wol\n");
			set_wol_notify_bl31(false);
			set_wol_notify_bl30(dwmac, false);
		}
		ret = stmmac_suspend(dev);
		if (priv->eth_priv.internal_phy != 2) {
			if (dwmac->data->suspend)
				ret = dwmac->data->suspend(dwmac);
		}
		without_reset = 0;
	}
	return ret;
}

static int meson8b_resume(struct device *dev)
{
	struct net_device *ndev = dev_get_drvdata(dev);
	struct stmmac_priv *priv = netdev_priv(ndev);
	struct meson8b_dwmac *dwmac = priv->plat->bsp_priv;
	struct phy_device *phydev = ndev->phydev;
	int ret;

#if IS_ENABLED(CONFIG_AMLOGIC_WOL)
	/* Using the new WOL mode (processing MAC frames in BL30) */
	if (dwmac->wol_en) {
		if (phydev && amlogic_wol_wakeup_src_not_empty(dev)) {
			if (amlogic_wol_exit(dev)) {
				input_event(dwmac->input_dev, EV_KEY, KEY_POWER, 1);
				input_sync(dwmac->input_dev);
				input_event(dwmac->input_dev, EV_KEY, KEY_POWER, 0);
				input_sync(dwmac->input_dev);
			}
			phydev->irq_suspended = 0;
		} else {
			/* if it is not an external phy */
			if (priv->eth_priv.internal_phy != 2 && dwmac->data->resume)
				dwmac->data->resume(dwmac);
		}
		ret = stmmac_resume(dev);
		/* The following code fixes the tx exception issue after resume */
		priv->amlogic_task_action = 100;
		stmmac_trigger_amlogic_task(priv);
		return ret;
	}
#endif

	priv->wolopts = 0;
	if (priv->eth_priv.wol_switch_from_user && without_reset) {
		ret = stmmac_resume(dev);

		if (get_resume_method() == ETH_PHY_WAKEUP  &&
		    !priv->eth_priv.mdns_switch_from_user) {
			pr_info("evan---wol rx--KEY_POWER\n");
			input_event(dwmac->input_dev,
				EV_KEY, KEY_POWER, 1);
			input_sync(dwmac->input_dev);
			input_event(dwmac->input_dev,
				EV_KEY, KEY_POWER, 0);
			input_sync(dwmac->input_dev);
		}
		/*RTC wait linkup*/
		pr_info("eth hold wakelock 5s\n");
		pm_wakeup_event(dev, 5000);
		if (priv->plat->has_gmac) {
			priv->amlogic_task_action = 100;
			stmmac_trigger_amlogic_task(priv);
		} else {
			if (priv->eth_priv.mdns_switch_from_user) {
				priv->amlogic_task_action = 100;
				stmmac_trigger_amlogic_task(priv);
			}
		}
	} else {
		if (priv->eth_priv.internal_phy == 2) {
			if (phydev) {
				phy_resume(phydev);
				/*our phy not support wol by now*/
				phydev->irq_suspended = 0;
			}
			ret = stmmac_resume(dev);
		}
		if (priv->eth_priv.internal_phy != 2) {
			if (ee_reset_base) {
				pr_info("do eth reset\n");
				writel((1 << eth_reset_bit), ee_reset_base);
				writel(mc_val, dwmac->regs + PRG_ETH0);
				g12a_resume_enable_internal_mdio(priv->eth_priv.mdio_dev);
				/*our phy not support wol by now*/
				if (phydev)
					phydev->irq_suspended = 0;
				ret = stmmac_resume(dev);
			} else {
				if (dwmac->data->resume)
					dwmac->data->resume(dwmac);
				/*our phy not support wol by now*/
				if (phydev)
					phydev->irq_suspended = 0;
				ret = stmmac_resume(dev);
			}
			/* only for eth reset or txhd2.
			 * txhd2: restore register due to PHY must poweroff
			 */
			if (ee_reset_base || priv->eth_priv.phy_mode == 2) {
				if (phydev)
					gxl_resume_internal_registers(phydev);
			}
		}
		/*RTC wait linkup*/
		pr_info("eth hold wakelock 5s\n");
		pm_wakeup_event(dev, 5000);
		if (priv->plat->has_gmac) {
			priv->amlogic_task_action = 100;
			stmmac_trigger_amlogic_task(priv);
		}
	}

	if (priv->eth_priv.support_gpio_wol) {
		if (get_resume_method() == ETH_PHY_GPIO && !priv->eth_priv.exphy_mdns_wkup) {
			pr_info("resume: gpio wol rx--KEY_POWER\n");
			input_event(dwmac->input_dev,
				EV_KEY, KEY_POWER, 1);
			input_sync(dwmac->input_dev);
			input_event(dwmac->input_dev,
				EV_KEY, KEY_POWER, 0);
			input_sync(dwmac->input_dev);
		}
	}

	return ret;
}

static void meson8b_dwmac_remove(struct platform_device *pdev)
{
	struct meson8b_dwmac *dwmac = get_stmmac_bsp_priv(&pdev->dev);

#if IS_ENABLED(CONFIG_AMLOGIC_WOL)
	if (dwmac->wol_en)
		amlogic_wol_remove(dwmac->dev);
#endif
	input_unregister_device(dwmac->input_dev);

	stmmac_dvr_remove(&pdev->dev);
}

#ifdef CONFIG_HIBERNATION
static int meson8b_freeze(struct device *dev)
{
	int ret;

	ret = stmmac_suspend(dev);
	return ret;
}

static int meson8b_thaw(struct device *dev)
{
	return 0;
}

static int meson8b_restore(struct device *dev)
{
	struct net_device *ndev = dev_get_drvdata(dev);
	struct stmmac_priv *priv = netdev_priv(ndev);
	struct meson8b_dwmac *dwmac = priv->plat->bsp_priv;
	struct phy_device *phydev = ndev->phydev;
	int ret;

	if (!phydev)
		return 0;

	if (mc_val)
		writel(mc_val, dwmac->regs + PRG_ETH0);
	else
		writel(0x4be04, dwmac->regs + PRG_ETH0);

	if (phy_mii_clk_sel)
		writel(phy_mii_clk_sel, dwmac->regs + PRG_ETH_TX_GLITCH_FIX);

	g12a_resume_enable_internal_mdio(priv->eth_priv.mdio_dev);
	/*our phy not support wol by now*/
	phydev->irq_suspended = 0;
	ret = stmmac_resume(dev);
	gxl_resume_internal_registers(phydev);

	priv->amlogic_task_action = 100;
	stmmac_trigger_amlogic_task(priv);

	return ret;
}
#endif

static const struct dev_pm_ops meson8b_pm_ops = {
	.suspend	= meson8b_suspend,
	.resume		= meson8b_resume,
#ifdef CONFIG_HIBERNATION
	.freeze		= meson8b_freeze,
	.thaw		= meson8b_thaw,
	.restore	= meson8b_restore,
#endif
};
#endif
#endif
static const struct meson8b_dwmac_data meson8b_dwmac_data = {
	.set_phy_mode = meson8b_set_phy_mode,
	.has_prg_eth1_rgmii_rx_delay = false,
};

static const struct meson8b_dwmac_data meson_axg_dwmac_data = {
	.set_phy_mode = meson_axg_set_phy_mode,
	.has_prg_eth1_rgmii_rx_delay = false,
#if IS_ENABLED(CONFIG_AMLOGIC_ETH_PRIVE)
#ifdef CONFIG_PM_SLEEP
	.suspend = dwmac_suspend,
	.resume = dwmac_resume,
#endif
#endif
};

static const struct meson8b_dwmac_data meson_g12a_dwmac_data = {
	.set_phy_mode = meson_axg_set_phy_mode,
	.has_prg_eth1_rgmii_rx_delay = true,
};

static const struct of_device_id meson8b_dwmac_match[] = {
	{
		.compatible = "amlogic,meson8b-dwmac",
		.data = &meson8b_dwmac_data,
	},
	{
		.compatible = "amlogic,meson8m2-dwmac",
		.data = &meson8b_dwmac_data,
	},
	{
		.compatible = "amlogic,meson-gxbb-dwmac",
		.data = &meson8b_dwmac_data,
	},
	{
		.compatible = "amlogic,meson-axg-dwmac",
		.data = &meson_axg_dwmac_data,
	},
	{
		.compatible = "amlogic,meson-g12a-dwmac",
		.data = &meson_g12a_dwmac_data,
	},
	{ }
};
MODULE_DEVICE_TABLE(of, meson8b_dwmac_match);

static struct platform_driver meson8b_dwmac_driver = {
	.probe  = meson8b_dwmac_probe,
#if IS_ENABLED(CONFIG_AMLOGIC_ETH_PRIVE)
#ifdef CONFIG_PM_SLEEP
	.remove_new = meson8b_dwmac_remove,
#endif
#else
	.remove_new = stmmac_pltfr_remove,
#endif
#if IS_ENABLED(CONFIG_AMLOGIC_ETH_PRIVE)
#ifdef CONFIG_PM_SLEEP
	.shutdown = meson8b_dwmac_shutdown,
#endif
#endif
	.driver = {
		.name           = "meson8b-dwmac",
#if IS_ENABLED(CONFIG_AMLOGIC_ETH_PRIVE)
#ifdef CONFIG_PM_SLEEP
		.pm		= &meson8b_pm_ops,
#endif
#else
		.pm		= &stmmac_pltfr_pm_ops,
#endif
		.of_match_table = meson8b_dwmac_match,
	},
};
module_platform_driver(meson8b_dwmac_driver);

MODULE_AUTHOR("Martin Blumenstingl <martin.blumenstingl@googlemail.com>");
MODULE_DESCRIPTION("Amlogic Meson8b, Meson8m2 and GXBB DWMAC glue layer");
MODULE_LICENSE("GPL v2");
