{
    "component_name": "carry_skip_adder",
    "parameters": [
        {
            "name": "N",
            "value": "8"
        },
        {
            "name": "BLOCK_SIZE",
            "value": "4"
        }
    ],
    "inputs": [
        [
            "input",
            "wire",
            "unsigned",
            "6:0",
            "a"
        ],
        [
            "input",
            "wire",
            "unsigned",
            "6:0",
            "b"
        ],
        [
            "input",
            "wire",
            "unsigned",
            "1",
            "cin"
        ]
    ],
    "outputs": [
        [
            "output",
            "wire",
            "unsigned",
            "6:0",
            "sum"
        ],
        [
            "output",
            "wire",
            "unsigned",
            "1",
            "cout"
        ]
    ],
    "others": {
        "N": [
            "wire",
            "",
            ""
        ],
        "n": [
            "wire",
            "",
            "ci"
        ],
        "t": [
            "wire",
            "",
            "cou"
        ],
        "S": [
            "wire",
            "",
            "NUM_BLOCK"
        ]
    },
    "submodules": {
        "ripple_carry_adder": {
            "component_name": "ripple_carry_adder",
            "parameters": [
                {
                    "name": "N",
                    "value": "2"
                }
            ],
            "inputs": [
                [
                    "input",
                    "wire",
                    "unsigned",
                    "N-1:0",
                    "a"
                ],
                [
                    "input",
                    "wire",
                    "unsigned",
                    "N-1:0",
                    "b"
                ],
                [
                    "input",
                    "wire",
                    "unsigned",
                    "1",
                    "cin"
                ]
            ],
            "outputs": [
                [
                    "output",
                    "wire",
                    "unsigned",
                    "N-1:0",
                    "sum"
                ],
                [
                    "output",
                    "wire",
                    "unsigned",
                    "1",
                    "cout"
                ]
            ],
            "others": {
                "N": [
                    "wire",
                    "",
                    ""
                ],
                "n": [
                    "wire",
                    "",
                    "ci"
                ],
                "t": [
                    "wire",
                    "",
                    "cou"
                ]
            },
            "submodules": {
                "full_adder": {
                    "component_name": "full_adder",
                    "parameters": [],
                    "inputs": [
                        [
                            "input",
                            "wire",
                            "unsigned",
                            "1",
                            "a"
                        ],
                        [
                            "input",
                            "wire",
                            "unsigned",
                            "1",
                            "b"
                        ],
                        [
                            "input",
                            "wire",
                            "unsigned",
                            "1",
                            "cin"
                        ]
                    ],
                    "outputs": [
                        [
                            "output",
                            "wire",
                            "unsigned",
                            "1",
                            "sum"
                        ],
                        [
                            "output",
                            "wire",
                            "unsigned",
                            "1",
                            "cout"
                        ]
                    ],
                    "others": {
                        "n": [
                            "wire",
                            "",
                            "ci"
                        ],
                        "m": [
                            "wire",
                            "",
                            "su"
                        ],
                        "t": [
                            "wire",
                            "",
                            "cou"
                        ],
                        "1": [
                            "wire",
                            "",
                            "c"
                        ]
                    },
                    "submodules": {
                        "half_adder": {
                            "component_name": "half_adder",
                            "parameters": [],
                            "inputs": [
                                [
                                    "input",
                                    "wire",
                                    "unsigned",
                                    "1",
                                    "a"
                                ],
                                [
                                    "input",
                                    "wire",
                                    "unsigned",
                                    "1",
                                    "b"
                                ]
                            ],
                            "outputs": [
                                [
                                    "output",
                                    "wire",
                                    "unsigned",
                                    "1",
                                    "sum"
                                ],
                                [
                                    "output",
                                    "wire",
                                    "unsigned",
                                    "1",
                                    "cout"
                                ]
                            ],
                            "others": {
                                "m": [
                                    "wire",
                                    "",
                                    "su"
                                ],
                                "t": [
                                    "wire",
                                    "",
                                    "cou"
                                ]
                            },
                            "submodules": {}
                        }
                    }
                }
            }
        },
        "skip_logic": {
            "component_name": "skip_logic",
            "parameters": [
                {
                    "name": "N",
                    "value": "4"
                }
            ],
            "inputs": [
                [
                    "input",
                    "wire",
                    "unsigned",
                    "N-1:0",
                    "a"
                ],
                [
                    "input",
                    "wire",
                    "unsigned",
                    "N-1:0",
                    "b"
                ],
                [
                    "input",
                    "wire",
                    "unsigned",
                    "1",
                    "cin"
                ],
                [
                    "input",
                    "wire",
                    "unsigned",
                    "1",
                    "cout"
                ]
            ],
            "outputs": [
                [
                    "output",
                    "wire",
                    "unsigned",
                    "1",
                    "cin_next"
                ]
            ],
            "others": {
                "t": [
                    "wire",
                    "",
                    "cou"
                ],
                "N": [
                    "wire",
                    "",
                    ""
                ],
                "n": [
                    "wire",
                    "",
                    "ci"
                ],
                "P": [
                    "wire",
                    "",
                    ""
                ]
            },
            "submodules": {}
        }
    },
    "param_comb": [
        [
            "N",
            7
        ],
        [
            "BLOCK_SIZE",
            5
        ]
    ],
    "rules": [
        "AdderRule"
    ],
    "stimuli": [
        "a = 7'b0001110; b = 7'b0010111; cin = 1'b0;",
        "a = 7'b0010001; b = 7'b0100001; cin = 1'b0;",
        "a = 7'b1010100; b = 7'b0001111; cin = 1'b0;",
        "a = 7'b0110100; b = 7'b1000101; cin = 1'b1;",
        "a = 7'b1010011; b = 7'b1111110; cin = 1'b0;",
        "a = 7'b0011000; b = 7'b1111000; cin = 1'b0;",
        "a = 7'b1001101; b = 7'b1001001; cin = 1'b1;",
        "a = 7'b0000000; b = 7'b0101011; cin = 1'b1;",
        "a = 7'b0100011; b = 7'b1111011; cin = 1'b0;",
        "a = 7'b1110010; b = 7'b1101010; cin = 1'b1;",
        "a = 7'b1101011; b = 7'b0111011; cin = 1'b1;",
        "a = 7'b0001010; b = 7'b0100000; cin = 1'b0;",
        "a = 7'b1001001; b = 7'b0100100; cin = 1'b0;",
        "a = 7'b0110101; b = 7'b1010100; cin = 1'b1;",
        "a = 7'b0100101; b = 7'b0100100; cin = 1'b1;",
        "a = 7'b0110001; b = 7'b0010010; cin = 1'b0;",
        "a = 7'b0110011; b = 7'b1101001; cin = 1'b0;",
        "a = 7'b1010101; b = 7'b1000111; cin = 1'b1;",
        "a = 7'b1010011; b = 7'b0010101; cin = 1'b1;",
        "a = 7'b0100111; b = 7'b0100000; cin = 1'b0;",
        "a = 7'b1001111; b = 7'b1011011; cin = 1'b1;",
        "a = 7'b0101010; b = 7'b0100001; cin = 1'b1;",
        "a = 7'b0000010; b = 7'b1111010; cin = 1'b0;",
        "a = 7'b0100110; b = 7'b0010010; cin = 1'b1;",
        "a = 7'b1100000; b = 7'b1100000; cin = 1'b1;",
        "a = 7'b0100000; b = 7'b0101010; cin = 1'b0;",
        "a = 7'b1001101; b = 7'b1101011; cin = 1'b0;",
        "a = 7'b1000011; b = 7'b1001011; cin = 1'b1;",
        "a = 7'b1000001; b = 7'b0011111; cin = 1'b1;",
        "a = 7'b1001010; b = 7'b0110001; cin = 1'b1;",
        "a = 7'b1001100; b = 7'b1001001; cin = 1'b1;",
        "a = 7'b1011010; b = 7'b0011000; cin = 1'b1;",
        "a = 7'b0010111; b = 7'b0001110; cin = 1'b0;"
    ],
    "expected": [
        {
            "sum": 37,
            "cout": 0
        },
        {
            "sum": 50,
            "cout": 0
        },
        {
            "sum": 99,
            "cout": 0
        },
        {
            "sum": 122,
            "cout": 0
        },
        {
            "sum": 81,
            "cout": 1
        },
        {
            "sum": 16,
            "cout": 1
        },
        {
            "sum": 23,
            "cout": 1
        },
        {
            "sum": 44,
            "cout": 0
        },
        {
            "sum": 30,
            "cout": 1
        },
        {
            "sum": 93,
            "cout": 1
        },
        {
            "sum": 39,
            "cout": 1
        },
        {
            "sum": 42,
            "cout": 0
        },
        {
            "sum": 109,
            "cout": 0
        },
        {
            "sum": 10,
            "cout": 1
        },
        {
            "sum": 74,
            "cout": 0
        },
        {
            "sum": 67,
            "cout": 0
        },
        {
            "sum": 28,
            "cout": 1
        },
        {
            "sum": 29,
            "cout": 1
        },
        {
            "sum": 105,
            "cout": 0
        },
        {
            "sum": 71,
            "cout": 0
        },
        {
            "sum": 43,
            "cout": 1
        },
        {
            "sum": 76,
            "cout": 0
        },
        {
            "sum": 124,
            "cout": 0
        },
        {
            "sum": 57,
            "cout": 0
        },
        {
            "sum": 65,
            "cout": 1
        },
        {
            "sum": 74,
            "cout": 0
        },
        {
            "sum": 56,
            "cout": 1
        },
        {
            "sum": 15,
            "cout": 1
        },
        {
            "sum": 97,
            "cout": 0
        },
        {
            "sum": 124,
            "cout": 0
        },
        {
            "sum": 22,
            "cout": 1
        },
        {
            "sum": 115,
            "cout": 0
        },
        {
            "sum": 37,
            "cout": 0
        }
    ],
    "param_component_name": "N7_BLOCK_SIZE5_carry_skip_adder"
}